



Wake on LAN* Header Recommendations

Revision 1.7

March 1998



Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from:

Intel Corporation
P.O. Box 7641
Mt. Prospect IL 60056-7641
or call 1-800-879-4683.

Many documents are available for download from Intel's website at <http://www.intel.com>.

Copyright © Intel Corporation, 1997

*Third-party brands and names are the property of their respective owners.



Important Information and Disclaimers

1. The Intel Corporation (and any contributor) makes no warranties with regard to this specification, and in particular does not warrant or represent that this specifications or any products made in conformance with this specifications will work in the intended manner nor that the specification may contain or have any liabilities or obligations for damages including, but not limited to, special, incidental, indirect, punitive, or consequential damages whether arising from or in connection with the use of this specification in any way.
2. No representations or warranties are made that any product based in whole or in part on this specification will be free from defects or safe for use for its intended purpose. Any person making, using or selling such products does so at his or her own risk.
3. The user of this specification hereby expressly acknowledges that the specification is provided as is, and that the Intel Corporation (and any contributor) makes no representations, extends any warranties of any kind, either express or implied, oral or written, including any warranty of merchantability or fitness for a particular purpose, or warranty or representation that the specification or any product or technology utilizing the specification or any subset of the specification will be free from any claims of infringement of any intellectual property, including patents, copyright and trade secrets nor does Intel (or any contributor) assume any other responsibilities whatsoever with respect to the specification or such products.
4. A license is hereby granted to copy and reproduce this specification for any purpose provided this “Important Information and Disclaimers” section (paragraphs one through four) is provided in whole. No other license, express or implied, by estoppel or otherwise, to any other intellectual property rights is granted herein.



Contents

1.0	SCOPE.....	1
2.0	OVERVIEW.....	1
3.0	SYSTEM REQUIREMENTS	1
3.1	Motherboards.....	1
3.2	Network Interface Cards.....	1
3.3	Power Supply Unit	2
4.0	PROBLEM DEFINITION	2
4.1	Background.....	2
4.2	Problem	2
5.0	CONNECTORS AND CABLES.....	3
5.1	System Block Diagram	3
5.2	Interconnect Cable and Components	3
6.0	ELECTRICAL CHARACTERISTICS	4



1.0 Scope

This document provides a reference for implementation of a Wake on LAN (WOL) header. This header is used to connect an add-in Network Interface Card (NIC) that has WOL capability to a system board. It is provided as a guideline only and is not intended to replace or supplement independent designs and validation activities. This document includes information relating to connector types, part numbers, and important signal information.

More information regarding Wake on LAN functionality and specifications can be found at the following URLs:

- IBM Wake on LAN Information Brief
<http://www.pc.ibm.com/us/infobrf/iblan.html>
- AMD Magic Packet* explanation and proposed AMD implementation of WOL header (to be updated to correlate with this specification)
<http://www.amd.com/products/npd/overview/20212d.html>
- Intel Managed PC website
<http://www.intel.com/managedpc/>
- search by part number for connector specs
<http://www.amp.com>

2.0 Overview

The *Wake on LAN Header Recommendations* document proposes the adoption of a connector (header) on both the motherboard and an add-in NIC with WOL capability.

The proposed solution is to use identical 3-pin headers on both the motherboard and the NIC.

3.0 System Requirements

The following subsections describe requirements in order to use the proposed WOL connector.

3.1 Motherboards

- 5 V standby input routed to WOL header
- A 3-pin header to interconnect the NIC and the motherboard
- Support for the Magic Packet* wake-up pulse to turn on the system
- BIOS support for boot-from-LAN (BIOS boot specification) if required

3.2 Network Interface Cards

- WOL capability

- 3-pin header to match the motherboard header or a special dongle cable for NICs with 2 headers as illustrated in [Figure 4](#).

Note: Existing NICs (with 2 connectors) could be used with the header defined in this document; however, a custom cable (or dongle) is required between the single motherboard header and the current NIC headers. [Figure 1](#) illustrates this.




Figure 1.

Note: The addition of a WOL NIC to a system should not be an end-user activity unless the system has been preconfigured to support a WOL NIC by the OEM. This is due to the higher current requirements of the power supply unit (5VSB), wake-up signal support of the motherboard, and possible BIOS enhancements for WOL support (such as an alternate boot sequence).

3.3 Power Supply Unit

A 5 V segmented power supply with a minimum rating of 600 mA is required for WOL implementations

4.0 Problem Definition

4.1 Background

Wake on LAN is a key manageability feature for corporate systems and is defined as the ability of a management application to remotely power-up a system that is powered-off. (A description of the Wake on LAN functionality can be found on the IBM website: www.pc.ibm.com/us/infobrf/iblan.html.)

4.2 Problem

To support the WOL feature, a computer system must have the ability to detect a Magic Packet via the LAN and turn on the computer. The most elegant solution is a LAN On Motherboard (LOM) that includes WOL support. However, many systems will not include LOM or WOL support; thus, it is desired to add that functionality through an add-in NIC that supports WOL. The purpose of this recommendation is to define a method which can be used to interconnect the NIC and the motherboard in such a system.

5.0 Connectors and Cables

5.1 System Block Diagram




Figure 2.

5.2 Interconnect Cable and Components




Figure 3.

The motherboard or NIC can use either a vertical or a 90° header as desired. Interconnect cable can be oriented in either direction. Headers are friction-locking and shrouded (in other words, the connectors are keyed).



Note: Always refer to manufacturer’s WOL cabling documentation for specific cabling requirements.

6.0 Electrical Characteristics

The WOL input signal from an external or internal source may be from one of several different devices including Ethernet, Token Ring, etc. This signal may come from various logic families or transistor types. This specification delineates the acceptable parameters for this device as well as the input characteristics required (such as V_{IH} and V_{IL} for the host motherboard) to define bias resistors, impedances, and current load maximum values.

AC Electrical Characteristics for Devices Driving the WOL Signals

Symbol	Parameter	Min	Max
V_{OL}	Low level output voltage		0.8 V
V_{OH}	High level output voltage	2.6 V (at 0.5 mA)	V_{CC}
t_{TLH} / t_{THL}	Output transition time	0 ns	50 ns
	Pulse width	50 ms	




Figure 4.

Note: The wake-up signal is defined for a 5 V tolerant environment.

Appendix A: Detailed Header and Cabling Harness Illustrations

