PIC16C774

PIC16C774 Rev. A Silicon Errata Sheet

The PIC16C774 (Rev. A) parts you have received conform functionally to the Device Data Sheet (DS30275**A**), except for the anomalies described below.

All the problems listed here will be addressed in future revisions of the PIC16C774 silicon.

1. Module: RESET


The minimum specification for the \overline{MCLR} must be met in order to RESET the PIC16CXXX. If a \overline{MCLR} pulse occurs that is less that the minimum specification (parameter #30), improper device operation can occur.

If the minimum specification cannot be met, then an external circuit must be used to insure that any pulse width less than the specification will be filtered before it reaches the $\overline{\text{MCLR}}$ pin.

Work Around

A possible circuit is shown in Figure 1. Proper design validation needs to be done to ensure desire operation over the applications operating conditions.

FIGURE 1: MCLR EXTERNAL CIRCUIT



Note: As with any windowed EPROM device, please cover the window at all times, except when erasing.

PIC16C774

2. Module: OSCILLATOR

The Oscillator Start-up Timer (Tost) delay may not occur when the device wakes-up from sleep.

Figure 2 shows the start-up of the crystal after the event that causes the device to wake up from sleep mode (as specified in device data sheet). The start-up time (Tost) may not occur.

The events that wake-up the device from sleep are:


- An interrupt
- A WDT overflow (wake-up)
- A Brown-out Reset
- A MCLR reset

In applications where time based measurements are started immediately after wake-up from sleep, the suggested work around should be implemented.

Work Around

After the SLEEP instruction, do a software delay of 256 Tcy (same as 1024 Tosc). At the Reset and Interrupt vector addresses, test to see if the device woke from sleep (the $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits), and if the device did wake from sleep, ensure that the total cycle delay is 256 Tcy.

FIGURE 2: WAKE-UP FROM SLEEP



- Note 1: For Tost delay to be enabled, the XT, HS or LP oscillator mode must be selected.
 - 2: Tost = 1024Tosc. This delay may not occur and every valid clock edge will generate internal device clocks.
 - **3:** CLKOUT is not available in these osc modes, but shown here for timing reference.

Module: TMR1

When operating in external clock mode (TMR1CS is set), reading either of the timer 1 registers (TMR1H or TMR1L) may cause the timer not to increment as expected. This occurs for both synchronous and asynchronous inputs.

The scenarios which display this are:

- When a read operation of the TMR1H register occurs, the TMR1L register may not increment.
- When a read operation of the TMR1L register occurs, the TMR1H register may not increment. This improper operation is only an issue when the TMR1L register increments from FFh to 00h (FFh → 00H) during the read of the TMR1L register.

Work Around

Do not read either the TMR1H or the TMR1L registers when operating in external clock mode (TMR1CS is set). If the application needs to read the 16-bit counter, evaluate if this function can be moved to the TMR0 or one of the other timer resources on the device.

Module: MSSP- SPI™ Mode

The SDI pin cannot be used as a general purpose output by clearing the TRIS bit when the MSSP module is in SPI mode.

Work Around

None for current silicon revision.

5. Module: VREF

a. The operating voltage range for VRL is VDD \geq 3.0V. (See parameter D400)

Work Around

None.

b. The maximum output voltage for VRL is 2.25V. The minimum output voltage for VRL is 1.8V. The maximum output voltage for VRH is 4.5V. The minimum output voltage for VRH is 3.7V. (See parameter D400)

Work Around

None.

 The VRH and VRL outputs may have an output voltage fluctuation that is typically 50mV p-p.

Work Around

Connecting a $1\mu F$ capacitor to each voltage reference pin that is used will reduce the fluctuations, if present.

6. Module: 12-bit A/D Converter

The maximum integral error specification for the A/D converter (parameter A03) is +/-3 LSb.

The maximum offset error specification for the A/D converter (parameter A06) is +/-5 LSb.

The maximum integral error specification (parameter A03) may be exceeded when either of the VREF module outputs is used as a reference for the A/D converter.

The operating voltage range for the A/D converter is $3.5V \le VDD \le 5.5V$.

Work Around

None.

7. Module: LVD Work Around

The minimum levels (parameter D420) specified for the LVD module differ from the Device Data Sheet as

follows:

None.

TABLE 15-3 ELECTRICAL CHARACTERISTICS: LVD

	Standard Operating Conditions (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for industrial and										
DC CHAI	RACTERISTICS	Operating temper	erature -4	40°C	$\leq TA \leq 1$	+85°C	for industr	ial and			
DO CITA	KACILMOTICO		0	0° C $\leq TA \leq +70^{\circ}$ C for commercial							
		Operating voltage	ge VDD range	as des	cribed i	in DC s	pec Section	on 15.1 and Section 15.2.			
Param No.	Charact	eristic	Symbol	Min	Тур†	Max	Units	Conditions			
D420	LVD Voltage	LVV = 0100		2.25	2.58	2.66	V				
		LVV = 0101		2.44	2.78	2.86	V				
		LVV = 0110		2.55	2.89	2.98	V				
		LVV = 0111		2.76	3.1	3.2	V				
		LVV = 1000		3.04	3.41	3.52	V				
		LVV = 1001		3.25	3.61	3.72	V				
		LVV = 1010		3.35	3.72	3.84	V				
		LVV = 1011		3.53	3.92	4.04	V				
		LVV = 1100		3.72	4.13	4.26	V				
		LVV = 1101		3.89	4.33	4.46	V				
		LVV = 1110		4.17	4.64	4.78	V				
D421	Supply Current		Δ ILVD	_	10	20	μΑ				
D422*	LVD Voltage Drift Temperature		TCVout	_	15	50	ppm/°C				
	coefficient										
D423*	LVD Voltage Drift v	vith respect to	ΔVLVD/	_	_	50	μV/V				
	VDD Regulation		ΔVDD								
D424*	Low-voltage Detec	t Hysteresis	VLHYS	TBD		100	mV				

^{*} These parameters are characterized but not tested.

Note 1: Production tested at Tamb = 25°C. Specifications over temperature limits ensured by characterization.

8. Module: BOR Work Around

The maximum levels specified (parameter D005) for the BOR module differ from the Device Data Sheet

None.

as follows:

TABLE 15-4 ELECTRICAL CHARACTERISTICS: BOR

Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C}$ for industrial and $0^{\circ}\text{C} \leq \text{TA} \leq +70^{\circ}\text{C}$ for commercial Operating voltage VDD range as described in DC spec Section 15.1 and Section 15.2.							al	
Param No.	Character	ristic	Symbol	Min	Тур	Max	Units	Conditions
D005	BOR Voltage	BORV1:0 = 11		1.8	2.58	2.8		
		BORV1:0 = 10	VBOR	2.0	2.78	2.9	V	
		BORV1:0 = 01	VBOK	3.6	4.33	4.45	v	
		BORV1:0 = 00		4.0	4.64	4.85		
D006*	BOR Voltage Drift Temperature coefficient		TCVout		15	50	ppm/°C	
D006A*	BOR Voltage Drift wit	th respect to	ΔVBOR/	_	_	50	μV/V	

These parameters are characterized but not tested.

Note 1: Production tested at TAMB = 25°C. Specifications over temperature limits ensured by characterization.

 $\Delta V \text{dd}$

VBHYS

 ΔIBOR

TBD

10

100

TBD

m۷

μΑ

9. Module: PORTE

D007

D022A

VDD Regulation

Supply Current

Brown-out Hysteresis

The minimum VIH specification for PORTE (parameter D040) is 2.4 volts.

Work Around

None.

Clarifications/Corrections to the Data Sheet:

In the Device Data Sheet (DS30275A), the following clarifications and corrections should be noted.

The typical A/D converter supply current (parameter D026) should be the value indicated in Table 15-1 and Table 15-2 below.

15.1 DC Characteristics: PIC16C77X (Commercial, Industrial)

DC CHA	RACTERISTICS		Standa Operati	-	_		tions (unless otherwise stated) O°C ≤ Ta ≤ +85°C for industrial and C ≤ Ta ≤ +70°C for commercial
Param No.	Characteristic	Sym	Min	Тур†	Max	Units	Conditions
D001 D001A	Supply Voltage	VDD	4.0 4.5		5.5 5.5	V	XT, RC and LP osc configuration HS osc configuration
D002*	RAM Data Retention Voltage (Note 1)	VDR	_	1.5	_	V	
D003	VDD start voltage to ensure internal Power-on Reset signal	VPOR	_	Vss		V	See section on Power on Reset for details
D004*	VDD rise rate to ensure internal Power-on Reset signal	SVDD	0.05	1	1/	Wings	See section on Power-on Reset for details. PWRT enabled
D010	Supply Current (Note 2)	IDD	\ \ \	2.7	5	√mA	XT, RC osc configuration Fosc = 4 MHz, VDD = 5.5V (Note 4)
D013			1	13.5	30	mA	HS osc configuration Fosc = 20 MHz, VDD = 5.5V
D020 D020A	Power-down Current (Note 3)	IPD		1.5 1.5	16 19	μA μA	VDD = 4.0V, -0°C to +70°C VDD = 4.0V, -40°C to +85°C
	Module Differential Cur- rent (Note 5)						
D021	Watchdog Timer	ΔI WDT	_	6.0	20	μΑ	VDD = 4.0V
D023B*	Bandgap voltage generator	ΔIBG^6	_	40μΑ	TBD	μΑ	
D025*	Timer1 oscillator	ΔIT1osc	_	5	9	μΑ	VDD = 4.0V
D026*	A/D Converter	Δ lad	_	70	_	μΑ	VDD = 5.5V, A/D on, not converting

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: This is the limit to which VDD can be lowered without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD.

MCLR = VDD; WDT enabled/disabled as specified.

- 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or Vss.
- **4:** For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.
- 5: The Δ current is the additional current consumed when the peripheral is enabled. This current should be added to the base (IPD or IDD) current.
- **6:** The bandgap voltage reference provides 1.22V to the VRL, VRH, LVD and BOR circuits. When calculating current consumption, use the following formula: ΔIVRL + ΔIVRH + ΔILVD + ΔIBOR + ΔIBG. Any of the ΔIVRL, ΔIVRH, ΔILVD or ΔIBOR can be 0.

15.2 <u>DC Characteristics:PIC16LC77X-04 (Commercial, Industrial)</u>

DC CHARACTERISTICS				ard Ope ing tem	-	-	itions (unless otherwise stated) $0^{\circ}C \leq TA \leq +85^{\circ}C$ for industrial and $C \leq TA \leq +70^{\circ}C$ for commercial
Param No.	Characteristic	Sym	Min	Тур†	Max	Units	Conditions
D001	Supply Voltage	VDD	2.5	_	5.5	V	LP, XT, RC osc configuration (DC - 4 MHz)
D002*	RAM Data Retention Voltage (Note 1)	VDR	_	1.5	_	V	
D003	VDD start voltage to ensure internal Power-on Reset signal	VPOR	_	Vss	_	V	See section on Power-on Reset for details
D004*	VDD rise rate to ensure internal Power-on Reset signal	SVDD	0.05	_	_	V/ms	See section on Power on Reset for details. PWRT enabled
D010	Supply Current (Note 2)	IDD	_	2.0	3.8	mX	XT, RC osc configuration FOSC = 4 MHz, VDD = 3.0V (Note 4)
D010A			\ \ \	22.5	48	μA	LP osc configuration Fosc = 32 kHz, VDD = 3.0V, WDT disabled
D020 D020A	Power-down Current (Note 3)	1PD	17	0.9	5 5	μA μA	VDD = 3.0V, 0°C to +70°C VDD = 3.0V, -40°C to +85°C
	Module Differential Current (notes)						
D021	Watchdog Timer	ΔłWDT	_	6	20	μΑ	VDD = 3.0V
D025*	Timer1 osdillator	ΔIT1osc	_	1.5	3	μΑ	VDD = 3.0V
D026*	A/D Converter	ΔIAD	_	70	_	μΑ	VDD = 5.5V, A/D on, not converting

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- **Note 1:** This is the limit to which VDD can be lowered without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD.

MCLR = VDD; WDT enabled/disabled as specified.

- 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or Vss.
- **4:** For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.
- 5: The Δ current is the additional current consumed when the peripheral is enabled. This current should be added to the base (IPD or IDD) current.

The typical Vref line regulation should be the value specified in Table 15-2 below.

TABLE 15-2 ELECTRICAL CHARACTERISTICS: VREF

	Standard Operating Conditions (unless otherwise stated)									
DC CHVB	ACTERISTICS Operating to	mperature	nperature -40°C ≤ TA ≤ +85°C for industrial and							
DC CITAIN	ACTERISTICS		0°C	≤ TA :	≤ +70°C	for comme	ercial			
	Operating voltage VDD range as described in DC spec Section 15.1 and Section 15.2									
Param	Characteristic	Cumbal	Min	Tunt	Max	Units	0			
No.	Characteristic	Symbol	Min	Тур†	Max	Units	Conditions			
D400	Output Voltage	VRL	2.0	2.048	2.1	V	VDD ≥ 2.5V			
		VRH	4.0	4.096	√ 4.2	V	VDD ≥ 4.5V			
D401A	VRL Quiescent Supply Current	ΔIV RL	_	70/	ŢBD	μΑ	No load on VRL.			
D401B	VRH Quiescent Supply Current	ΔIV RH		70	TBD	μΑ	No load on VRH.			
D402	Ouput Voltage Drift	TCVout	7	15*	5 0*	ppm/°C	Note 1			
D404	External Load Source	IVREFSO	$///\sim$	\mathcal{A}	5*	mA				
D405	External Load Sink	IVREESI	12	\searrow	-5*	mA				
D406	Load Regulation	1/	(7)	1	TBD*		Isource = 0 mA to			
		\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \	\triangleright			mV/mA	5 mA			
		// \$10ht	_	1	TBD*	1117/1117	Isink = 0 mA to			
							5 mA			
D407	Line Regulation	ΔVOUT/ ΔVDD	_	1	_	mV/V				

^{*} These parameters are characterized but not tested.

Note 1: Production tested at TAMB = 25°C. Specifications over temp limits ensured by characterization.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

The maximum LVD supply current (parameter D421) should be the value indicated in Table 15-3 below.

TABLE 15-3 ELECTRICAL CHARACTERISTICS: LVD

	Standard Operating Co	nditions (unless otherwise stated)		
DC CHARACTERISTICS	Operating temperature	Operating temperature $-40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C}$ for industri			
DC CHARACTERISTICS		0°C	≤ Ta ≤ +70°C for commercial		
	Operating voltage VDD ra	inge as de	escribed in DC spec Section 15.1 and Section		

Operating voltage VDD range as described in DC spec Section 15.1 and Section 15.2.

Param No.	Characteristic		Symbol	Min	Тур†	Max		Conditions
D420	LVD Voltage	LVV = 0100		2.5	2.58	2.66	> \ \	
		LVV = 0101		2.7	2.78	2.86	∕V	
		LVV = 0110		2.8	\ 2 ,89	2,98	V	
		LVV = 0111	^	3.0	13/T	3.2	V	
		LVV = 1000		3.3	3:41	3.52	V	
		LVV = 1001		3.5	3.61	3.72	V	
	LVV = 1010			3.6	3.72	3.84	V	
		LVV = 1011	/ 4) ,	3.8	3.92	4.04	V	
		LVV = 1100))	4.0	4.13	4.26	V	
		LVV \$ 1101\		4.2	4.33	4.46	V	
		LVV=1110		4.5	4.64	4.78	V	
D421	Supply Current	V	Δ llvd	_	10	TBD	μΑ	
D422*	LVD Voltage Drift Temperature coefficient		TCVout		15	50	ppm/°C	
D423*	LVD Voltage Drift with respect to		ΔVLVD/	_	_	50	μV/V	
	VDD Regulation		ΔVDD					
D424*	Low-voltage Detect	Hysteresis	VLHYS	TBD	_	100	mV	

^{*} These parameters are characterized but not tested.

Note 1: Production tested at Tamb = 25°C. Specifications over temperature limits ensured by characterization.

The maximum BOR supply current (parameter D022A) should be the value indicated in Table 15-4 below.

TABLE 15-4 ELECTRICAL CHARACTERISTICS: BOR

	Standard Operating Cor	nditions (unless otherwise stated)
	Operating temperature	-40°C	≤ TA ≤ +85°C for industrial and
DC CHARACTERISTICS		0°C	≤ TA ≤ +70°C for commercial
	Operating voltage VDD ra	nge as de	escribed in DC spec Section 15.1 and

Section 15.2.

Param No.	Characteristic		Symbol	Min	Тур	Max	Units	Conditions
D005	BOR Voltage BORV1:0 = 11			2.5	2.58	2.66		
		BORV1:0 = 10	VBOR	2.7	2.78	2.86	V	
		BORV1:0 = 01	VBOR	4.2	4.33	4.46	V	
		BORV1:0 = 00		4.5	4.64	4.78		
D006*	BOR Voltage Drift Temperature coef- ficient		TCVout	_	15	50	ppm/°C	
D006A*	BOR Voltage Drift wit	th respect to	ΔVBOR/	_	_	50	μV/V	
	VDD Regulation		ΔVDD					
D007	Brown-out Hysteresis		VBHYS	TBD	_	100	mV	
D022A	Supply Current	•	$\Delta IBOR$		10	TBD	μΑ	

^{*} These parameters are characterized but not tested.

Note 1: Production tested at TAMB = 25°C. Specifications over temperature limits ensured by characterization.

D	101	6	\frown	77	Λ
Г		יס	<i>ا</i> ا		4

NOTES:



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office

Microchip Technology Inc. 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-786-7200 Fax: 480-786-7277 Technical Support: 480-786-7627 Web Address: http://www.microchip.com

Atlanta

Microchip Technology Inc. 500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770-640-0034 Fax: 770-640-0307

Boston

Microchip Technology Inc. 5 Mount Royal Avenue Marlborough, MA 01752 Tel: 508-480-9990 Fax: 508-480-8575

Chicago

Microchip Technology Inc. 333 Pierce Road, Suite 180 Itasca, IL 60143

Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Microchip Technology Inc. 4570 Westgrove Drive, Suite 160 Addison, TX 75248 Tel: 972-818-7423 Fax: 972-818-2924

Dayton

Microchip Technology Inc. Two Prestige Place, Suite 150 Miamisburg, OH 45342

Tel: 937-291-1654 Fax: 937-291-9175

Detroit

Microchip Technology Inc. Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260

Los Angeles

Microchip Technology Inc. 18201 Von Karman, Suite 1090 Irvine, CA 92612 Tel: 949-263-1888 Fax: 949-263-1338

New York

Microchip Technology Inc. 150 Motor Parkway, Suite 202 Hauppauge, NY 11788 Tel: 631-273-5305 Fax: 631-273-5335

San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

AMERICAS (continued)

Toronto

Microchip Technology Inc. 5925 Airport Road, Suite 200 Mississauga, Ontario L4V 1W1, Canada Tel: 905-405-6279 Fax: 905-405-6253

ASIA/PACIFIC

Hong Kong

Microchip Asia Pacific Unit 2101, Tower 2 Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2-401-1200 Fax: 852-2-401-3431

Beijing

Microchip Technology, Beijing Unit 915, 6 Chaoyangmen Bei Dajie Dong Erhuan Road, Dongcheng District New China Hong Kong Manhattan Building Beijing 100027 PRC Tel: 86-10-85282100 Fax: 86-10-85282104

India

Microchip Technology Inc. India Liaison Office No. 6, Legacy, Convent Road Bangalore 560 025, India Tel: 91-80-229-0061 Fax: 91-80-229-0062

Japan

Microchip Technology Intl. Inc. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa 222-0033 Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea

Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea Tel: 82-2-554-7200 Fax: 82-2-558-5934

Shanghai

Microchip Technology RM 406 Shanghai Golden Bridge Bldg. 2077 Yan'an Road West, Hong Qiao District Shanghai, PRC 200335 Tel: 86-21-6275-5700 Fax: 86 21-6275-5060

ASIA/PACIFIC (continued)

Singapore

Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore 188980

Tel: 65-334-8870 Fax: 65-334-8850

Taiwan, R.O.C

Microchip Technology Taiwan 10F-1C 207 Tung Hua North Road Taipei, Taiwan, ROC Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

United Kingdom

505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44 118 921 5858 Fax: 44-118 921-5835

Arizona Microchip Technology Ltd.

Denmark

Microchip Technology Denmark ApS Regus Business Centre Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910

France

Arizona Microchip Technology SARL Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - Ier Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany

Arizona Microchip Technology GmbH Gustav-Heinemann-Ring 125 D-81739 München, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44

Italy

Arizona Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Milan, Italy Tel: 39-039-65791-1 Fax: 39-039-6899883



Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELOQ® code hopping devices, Serial EEPROMs and microperipheral products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.

All rights reserved. © 1999 Microchip Technology Incorporated. Printed in the USA. 11/99



Information contained in this publication regarding device applications and the like is intended for suggestion only and may be superseded by updates. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infiningement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchips products ac critical components in life support systems is not authorized except with express written approval by Microchip, No licenses are conveyed, implicitly or otherwise, under any intellectual property rights. The Microchip logo and name are registered trademarks of Microchip Technology Inc. in the U.S.A. and other countries. All rights reserved. All other trademarks mentioned herein are the property of their respective companies.