


KDJ11-B

KDJ11-B CLUSTER DIAG
COKDAAO

COPYRIGHT (c) 1983
AH-T854A-MC
FICHE 1 OF 3

APR 1984
digital
Made In USA




KDJ11-B

KDJ11-B CLUSTER DIAG
COKDRAO

COPYRIGHT (c) 1983
AH-T854A-MC
FICHE 2 OF 3

APR 1984
digital
Made In USA




KDJ11-B

KDJ11-B CLUSTER DIAG
COKDAA0

COPYRIGHT (c) 1983
AH-T854A-MC
FICHE 3 OF 3

APR 1984
digital
Made In USA



1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42

.REM 6

IDENTIFICATION

PRODUCT CODE: AC-T853A-MC
PRODUCT NAME: COKDAAO KDJ11-B CLUSTER DIAG
PRODUCT DATE: DECEMBER, 1983
MAINTAINER: DIAGNOSTIC ENGINEERING

THE INFORMATION IN THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY DIGITAL EQUIPMENT CORPORATION. DIGITAL EQUIPMENT CORPORATION ASSUMES NO RESPONSIBILITY FOR ANY ERRORS THAT MAY APPEAR IN THIS DOCUMENT.

NO RESPONSIBILITY IS ASSUMED FOR THE USE OR RELIABILITY OF SOFTWARE ON EQUIPMENT THAT IS NOT SUPPLIED BY DIGITAL OR ITS AFFILIATED COMPANIES.

COPYRIGHT (C) 1983 BY DIGITAL EQUIPMENT CORPORATION

THE FOLLOWING ARE TRADEMARKS OF DIGITAL EQUIPMENT CORPORATION:

DIGITAL	PDP	UNIBUS	MASSBUS
DEC	DECUS	DECTAPE	

43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73

TABLE OF CONTENTS

- 1. PROGRAM ABSRACT
- 2. SYSTEM REQUIREMENTS
- 3. LOADING AND STARTING PROCEDURES
- 4. SPECIAL ENVIRONMENTS
- 5. PROGRAM OPTIONS
- 6. EXECUTION TIMES
- 7. ERROR INFORMATION
- 8. EXAMPLES
- 9. PROGRAM DESCRIPTION
 - 9.1 J11 CODE
 - 9.2 CACHE CODE
 - 9.3 ON-BOARD ROM CODE
 - 9.4 LINE TIME CLOCK CODE
 - 9.5 SERIAL LINE UNIT CODE
 - 9.6 Q228E CODE

74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129

1. PROGRAM ABSTRACT

THIS PROGRAM TESTS OUT KDJ11-B CPU BOARD, INCLUDING THE J11 CHIP SET, ON-BOARD CACHE, ON-BOARD ROM'S, SERIAL LINE UNIT, AND LINE TIME CLOCKS.

THE KDJ11-B IS A PDP-11 CPU THAT INCORPORATES THE J11 CHIP SET AS THE HEART OF THE PROCESSOR. IT IS A QUAD HEIGHT Q22 BUS MODULE. IT HAS ON-BOARD CACHE, SOME OF THE FUNCTIONALITY OF THE CACHE IS HIDDEN INSIDE THE J11 AND THE REST OF THE FUNCTIONS IMPLEMENTED IN TWO ON-BOARD GATE ARRAYS. THE STORAGE CAPACITY OF THE CACHE IS 4K BYTES OF RAM, CALLED DATA RAM'S. THE CACHE IS IMPLEMENTED AS A DIRECT MAPPED CACHE WITH ADDRESS BITS 21 THROUGH 13 STORED IN A DIFFERENT SET OF RAM'S CALLED TAG STORE.

THE KDJ11-B ALSO HAS TWO ON-BOARD ROM'S. ONE OF THEM, THE 16-BIT ADDRESSABLE ROM, CONTAINS THE SELF-TEST AND THE BOOT CODES. THE OTHER ROM, THE 8-BIT ADDRESSABLE ONE, CONTAINS THE BASE AREA WITH HARDWARE SELECTION PARAMETERS, OPTIONAL BOOTSTRAPS, OPTIONAL UFD (USER FRIENDLY DIAGNOSTIC) SYSTEM DESCRIPTION AREA, AND OPTIONAL FOREIGN LANGUAGE TEXT.

THE SERIAL LINE UNIT IS IMPLEMENTED THRU A DLART CHIP WHICH PROVIDES THE STANDARD CONSOLE INTERFACE TO THE CPU. IT HAS INTERNAL LOOP BACK MODE AND PROVIDES WITH THREE CLOCK LINES: 800HZ, 60HZ, AND 50HZ. THE LINE TIME CLOCK FUNCTIONS ARE IMPLEMENTED USING THOSE THREE LINES AND THE BEVENT LINE. THE LINE CLOCK STATUS REGISTER IS IMPLEMENTED IN ONE OF THE GATE ARRAYS.

2. SYSTEM REQUIREMENTS

HARDWARE REQUIREMENTS

TO RUN SUCCESSFULLY THE DIAGNOSTIC NEEDS:

1. KDJ11-B CPU MODULE
2. CONSOLE TERMINAL
3. AT LEAST 28K OF MEMORY

IN DVT, AND STAGE ONE MANUFACTURING (MODULE ASSEMBLY) THE Q22 BUS EXERCISER IS NEEDED TO CHECK Q22 BUS LOGIC.

3. LOADING AND STARTING PROCEDURES

TO START-UP THIS PROGRAM:

1. BOOT XXDP.
2. TYPE "R NAME", WHERE NAME IS THE NAME OF THE BIN OR BIC FILE FOR THIS PROGRAM.

THE STARTING ADDRESS OF THE PROGRAM IS 200.

NOTE: IF TRYING TO RESTART THE PROGRAM IN AN ARBITRARY PLACE AFTER HALT ON BREAK THE FOLLOWING REGISTERS SHOULD BE SET UP:
17777572=0 TO DISABLE MEMORY MANAGEMENT

130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185

17777520=1000 TO CLEAR DIAGNOSTIC MODE (BIT 8), BUT STILL SAVE
 HALT ON BREAK
17777746=400 TO FLUSH THE CACHE

4. SPECIAL ENVIRONMENTS

THE PROGRAM IS APT COMPATIBLE. IT CAN ALSO BE RUN UNDER THE UFD MONITOR.
IN THOSE CASES NONE OF THE STANDARD ERROR PRINTOUTS OCCUR. REFER
TO CORRESPONDING DOCUMENTS ON RUNNING PROCEDURES IN APT AND UNDER
UFD MONITOR.

5. PROGRAM OPTIONS

THE Q22 BUS EXERCISER IS UTILIZED IF IT IS PRESENT IN THE SYSTEM AND
THE DIAGNOSTIC IS NOT RUNNING IN UFD MODE.
STANDARD CAPABILITIES OF LOOPING ON TEST AND ON ERROR ARE PROVIDED.
IN ORDER TO RUN THE EXTENSIVE CACHE DATA RAM TEST BIT 7 HAS TO BE SET
IN THE SOFTWARE SWITCH REGISTER. TO RUN THE EXTENSIVE CACHE TAG RAM TEST
BIT 6 HAS TO BE SET IN THE SOFTWARE SWITCH REGISTER.

SWITCH REGISTER SELECTION:

BIT NUMBER	USE
15	HALT ON ERROR
14	LOOP ON PRESENT TEST
13	INHIBIT ERROR TYPEOUTS
11	INHIBIT ITERATIONS
10	BELL ON ERROR
9	LOOP ON ERROR
8	LOOP ON TEST IN SWR<5-0>
7	DO EXTENSIVE DATA RAM TEST
6	DO EXTENSIVE TAG RAM TEST

6. EXECUTION TIMES

WITHOUT EXTENSIVE RAM TESTS, THE DIAGNOSTIC RUNS IN UNDER 15 SECONDS.
WITH THEM, IT TAKES ABOUT 2 MINUTES.

7. ERROR INFORMATION

IN THE CASE OF ERRORS, A FAILING PC AND TEST NUMBERS ARE GIVEN.
WHERE IT IS POSSIBLE, EXPECTED AND RECEIVED DATA ARE GIVEN.
FOR AN EXAMPLE, SEE SECTION 8.

8. EXAMPLES

AFTER BOOTING XXDP AND STARTING THE PROGRAM, THE FOLLOWING
WILL APPEAR ON THE TERMINAL:

KDJ11-B CPU DIAGNOSTIC

SWR = XXXXXX NEW =

WHERE XXXXXX CORRESPOND TO PRESENT SOFTWARE SWITCH REGISTER

186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236

SETTING.
AFTER "NEW" AN OPERATOR CAN DO ONE OF THE FOLLOWING:
1) TYPE IN A NEW SOFTWARE SWITCH REGISTER SETTING FOLLOWED BY CARRIGE RETURN OR
2) JUST TYPE IN CARRIAGE RETURN IN WHICH CASE THE SOFTWARE REGISTER WILL REMAIN UNCHANGED.

EXAMPLE OF ERROR PRINTOUT:
ERROR IN TAG STORE
TEST ERROR ADDRESS ADDRESS
0 PC <21-16> <15-0>
27 105620 66600 000000

NOTE: THIS MAY NOT CORRESPOND TO THE ACTUAL PROGRAM COUNTER.

9. PROGRAM DESCRIPTION

9.1 J11 CODE

THIS PORTION OF THE CODE TESTS OUT THE J11 CHIP SET. IT IS BROKEN INTO 3 PIECES: CPU TESTS, WHICH VERIFY DIFFERENT INSTRUCTIONS IN DIFFERENT MODES AND DIFFERENT TRAP CONDITIONS; MMU TESTS, WHICH VERIFY DIFFERENT FUNCTIONS OF MMU; AND FFP TESTS, WHICH DO DIFFERENT FLOATING POINT INSTRUCTIONS.

THIS PORTION OF THE CODE HAVE BEEN WRITTEN IN CLOSE RELATIONSHIP WITH THE J11 MICROCODE. THEREFORE, EVEN THOUGH NOT ALL POSSIBLE INSTRUCTIONS IN ALL POSSIBLE ADDRESSING MODE HAVE BEEN TESTED, AN ATTEMPT HAS BEEN MADE TO EXERCISE ALL OF THE MICROCODE.

9.2 CACHE CODE

THIS PORTION OF THE DIAGNOSTIC VERIFIES ALL CACHE FUNCTIONS. DATA AND TAG RAM'S TESTS ARE ALSO INCLUDED.

NOTE: IN ORDER TO RUN EXTENSIVE CACHE RAM'S TESTS THE CORRESPONDING BITS IN THE SOFTWARE SWITCH REGISTER SHOULD BE SET. SEE SECTION 5.

9.3 ON-BOARD ROM'S CODE

THESE TESTS VERIFY THE CHECKSUMS OF THE 16-BIT ROM AND THE BASE AREA OF THE 8-BIT ROM.

9.4 LINE TIME CLOCKS CODE

THIS PART OF THE PROGRAM VERIFIES THE FUNCTIONS OF ALL 4 CLOCK LINES: 3 OF THEM FROM THE SERIAL LINE CHIP (50HZ, 60HZ, 800HZ) AND BEVENT LINE.

NOTE: IN UFD MODE ONLY FUNCTIONS CORRESPONDING TO BOOT ROM SELECTION ARE CHECKED.

9.5 SERIAL LINE UNIT CODE

THESE TESTS VERIFY THE FUNCTIONALITY OF THE SLU CHIP UTILIZING THE MAINTENANCE MODE OF THE CHIP.

G1

COKDAAO KDJ11-B CLUSTER MACY11 30(1046) 23-JAN 84 18:56 PAGE 6
COKDAA.P11 23 JAN-84 18:55

SEQ 0006

237
238
239
240
241
242
243

9.6 Q22BE CODE
THESE TESTS VERIFY INTERRUPT ARBITRATION OF THE KDJ11 B, DMA
PROTOCOL, AND CACHE FUNCTIONS RELATED TO THE DMA ACTIVITIES,
INCLUDING PMG COUNTER.

E

```

244      167400      $SWR=167400
245      000300      $SWRMK=300
246      .TITLE COKDAAO KDJ11-B CLUSTER
247      ;*COPYRIGHT (C) DEC 83
248      ;*DIGITAL EQUIPMENT CORP.
249      ;*MAYNARD, MASS. 01754
250      ;*
251      ;*PROGRAM BY DIAG. ENG.
252      ;*
253      ;*THIS PROGRAM WAS ASSEMBLED USING THE PDP-11 MAINDEC SYSMAC
254      ;*PACKAGE (MAINDEC-11-DZQAC-C8), OCT, 1982.
255      ;*
256      000001      $TN=1
257      .SBTTL OPERATIONAL SWITCH SETTINGS
258      ;*
259      ;*      SWITCH      USE
260      ;*      -----
261      ;*      15      HALT ON ERROR
262      ;*      14      LOOP ON TEST
263      ;*      13      INHIBIT ERROR TYPEOUTS
264      ;*      11      INHIBIT ITERATIONS
265      ;*      10      BELL ON ERROR
266      ;*      9      LOOP ON ERROR
267      ;*      8      LOOP ON TEST IN SWR<5:0>
268      ;*      7      DO EXTENSIVE DATA RAM TEST
269      ;*      6      DO EXTENSIVE TAG RAM TEST
270      .SBTTL MEMORY MANAGEMENT DEFINITIONS
271
272      ;*KT11 VECTOR ADDRESS
273
274      000250      MMVEC= 250
275
276      ;*KT11 STATUS REGISTER ADDRESSES
277
278      177572      SR0= 177572
279      177574      SR1= 177574
280      177576      SR2= 177576
281      172516      SR3= 172516
282
283      ;*USER "I" PAGE DESCRIPTOR REGISTERS
284
285      177600      UIPDR0= 177600
286      177602      UIPDR1= 177602
287      177604      UIPDR2= 177604
288      177606      UIPDR3= 177606
289      177610      UIPDR4= 177610
290      177612      UIPDR5= 177612
291      177614      UIPDR6= 177614
292      177616      UIPDR7= 177616
293
294      ;*USER "D" PAGE DESCRIPTOR REGISTORS
295
296      177620      UDPDR0= 177620
297      177622      UDPDR1= 177622
298      177624      UDPDR2= 177624
299      177626      UDPDR3= 177626

```

300	177630	UDPDR4= 177630
301	177632	UDPDR5= 177632
302	177634	UDPDR6= 177634
303	177636	UDPDR7= 177636
304		
305		;*USER "I" PAGE ADDRESS REGISTERS
306		
307	177640	UIPAR0= 177640
308	177642	UIPAR1= 177642
309	177644	UIPAR2= 177644
310	177646	UIPAR3= 177646
311	177650	UIPAR4= 177650
312	177652	UIPAR5= 177652
313	177654	UIPAR6= 177654
314	177656	UIPAR7= 177656
315		
316		;*USER "D" PAGE ADDRESS REGISTERS
317		
318	177660	UDPAR0= 177660
319	177662	UDPAR1= 177662
320	177664	UDPAR2= 177664
321	177666	UDPAR3= 177666
322	177670	UDPAR4= 177670
323	177672	UDPAR5= 177672
324	177674	UDPAR6= 177674
325	177676	UDPAR7= 177676
326		
327		;*SUPERVISOR "I" PAGE DESCRIPTOR REGISTERS
328		
329	172200	SIPDR0= 172200
330	172202	SIPDR1= 172202
331	172204	SIPDR2= 172204
332	172206	SIPDR3= 172206
333	172210	SIPDR4= 172210
334	172212	SIPDR5= 172212
335	172214	SIPDR6= 172214
336	172216	SIPDR7= 172216
337		
338		;*SUPERVISOR "D" PAGE DESCRIPTOR REGISTERS
339		
340	172220	SDPDR0= 172220
341	172222	SDPDR1= 172222
342	172224	SDPDR2= 172224
343	172226	SDPDR3= 172226
344	172230	SDPDR4= 172230
345	172232	SDPDR5= 172232
346	172234	SDPDR6= 172234
347	172236	SDPDR7= 172236
348		
349		;*SUPERVISOR "I" PAGE ADDRESS REGISTERS
350		
351	172240	SIPAR0= 172240
352	172242	SIPAR1= 172242
353	172244	SIPAR2= 172244
354	172246	SIPAR3= 172246
355	172250	SIPAR4= 172250

356	172252	SIPAR5= 172252
357	172254	SIPAR6= 172254
358	172256	SIPAR7= 172256
359		
360		;*SUPERVISOR "D" PAGE ADDRESS REGISTERS
361		
362	172260	SDPAR0= 172260
363	172262	SDPAR1= 172262
364	172264	SDPAR2= 172264
365	172266	SDPAR3= 172266
366	172270	SDPAR# 172270
367	172272	SDPAR = 172272
368	172274	SDPAR6= 172274
369	172276	SDPAR7= 172276
370		
371		;*KERNEL "I" PAGE DESCRIPTOR REGISTERS
372		
373	172300	KIPDR0= 172300
374	172302	KIPDR1= 172302
375	172304	KIPDR2= 172304
376	172306	KIPDR3= 172306
377	172310	KIPDR4= 172310
378	172312	KIPDR5= 172312
379	172314	KIPDR6= 172314
380	172316	KIPDR7= 172316
381		
382		;*KERNEL "D" PAGE DESCRIPTOR REGISTERS
383		
384	172320	KDPDR0= 172320
385	172322	KDPDR1= 172322
386	172324	KDPDR2= 172324
387	172326	KDPDR3= 172326
388	172330	KDPDR4= 172330
389	172332	KDPDR5= 172332
390	172334	KDPDR6= 172334
391	172336	KDPDR7= 172336
392		
393		;*KERNEL "I" PAGE ADDRESS REGISTERS
394		
395	172340	KIPAR0= 172340
396	172342	KIPAR1= 172342
397	172344	KIPAR2= 172344
398	172346	KIPAR3= 172346
399	172350	KIPAR4= 172350
400	172352	KIPAR5= 172352
401	172354	KIPAR6= 172354
402	172356	KIPAR7= 172356
403		
404		;*KERNEL "D" PAGE ADDRESS REGISTERS
405		
406	172360	KDPAR0= 172360
407	172362	KDPAR1= 172362
408	172364	KDPAR2= 172364
409	172366	KDPAR3= 172366
410	172370	KDPAR4= 172370
411	172372	KDPAR5= 172372

```

412      172374      KDPAR6= 172374
413      172376      KDPAR7= 172376
414
415      .SBTTL BASIC DEFINITIONS
416
417      ;*INITIAL ADDRESS OF THE STACK POINTER *** 1100 ***
418      001100      STACK= 1100
419      104000      ERROR= EMT          ;;BASIC DEFINITION OF ERROR CALL
420      000004      SCOPE= IOT          ;;BASIC DEFINITION OF SCOPE CALL
421
422      ;*MISCELLANEOUS DEFINITIONS
423      000011      MT= 11              ;;CODE FOR HORIZONTAL TAB
424      000012      LF= 12              ;;CODE FOR LINE FEED
425      000015      CR= 15              ;;CODE FOR CARRIAGE RETURN
426      000200      CRLF= 200          ;;CODE FOR CARRIAGE RETURN-LINE FEED
427      177776      PS= 177776        ;;PROCESSOR STATUS WORD
428      177776      PSW= PS
429      177774      STKLMT= 177774     ;;STACK LIMIT REGISTER
430      177772      PIRQ= 177772      ;;PROGRAM INTERRUPT REQUEST REGISTER
431      177570      DSMR= 177570      ;;HARDWARE SWITCH REGISTER
432      177570      DDISP= 177570     ;;HARDWARE DISPLAY REGISTER
433
434      ;*GENERAL PURPOSE REGISTER DEFINITIONS
435      000000      R0= #0              ;;GENERAL REGISTER
436      000001      R1= #1              ;;GENERAL REGISTER
437      000002      R2= #2              ;;GENERAL REGISTER
438      000003      R3= #3              ;;GENERAL REGISTER
439      000004      R4= #4              ;;GENERAL REGISTER
440      000005      R5= #5              ;;GENERAL REGISTER
441      000006      R6= #6              ;;GENERAL REGISTER
442      000007      R7= #7              ;;GENERAL REGISTER
443      000006      SP= #6             ;;STACK POINTER
444      000007      PC= #7             ;;PROGRAM COUNTER
445
446      ;*PRIORITY LEVEL DEFINITIONS
447      000000      PR0= 0              ;;PRIORITY LEVEL 0
448      000040      PR1= 40             ;;PRIORITY LEVEL 1
449      000100      PR2= 100           ;;PRIORITY LEVEL 2
450      000140      PR3= 140           ;;PRIORITY LEVEL 3
451      000200      PR4= 200           ;;PRIORITY LEVEL 4
452      000240      PR5= 240           ;;PRIORITY LEVEL 5
453      000300      PR6= 300           ;;PRIORITY LEVEL 6
454      000340      PR7= 340           ;;PRIORITY LEVEL 7
455
456      ;*"SWITCH REGISTER" SWITCH DEFINITIONS
457      100000      SW15= 100000
458      040000      SW14= 40000
459      020000      SW13= 20000
460      010000      SW12= 10000
461      004000      SW11= 4000
462      002000      SW10= 2000
463      001000      SW09= 1000
464      000400      SW08= 400
465      000200      SW07= 200
466      000100      SW06= 100
467      000040      SW05= 40

```

L1

468	000020	SW04=	20
469	000010	SW03=	10
470	000004	SW02=	4
471	000002	SW01=	2
472	000001	SW00=	1
473	001000	SW9=	SW09
474	000400	SW8=	SW08
475	000200	SW7=	SW07
476	000100	SW6=	SW06
477	000040	SW5=	SW05
478	000020	SW4=	SW04
479	000010	SW3=	SW03
480	000004	SW2=	SW02
481	000002	SW1=	SW01
482	000001	SW0=	SW00

;*DATA BIT DEFINITIONS (BIT00 TO BIT15)

485	100000	BIT15=	100000
486	040000	BIT14=	40000
487	020000	BIT13=	20000
488	010000	BIT12=	10000
489	004000	BIT11=	4000
490	002000	BIT10=	2000
491	001000	BIT09=	1000
492	000400	BIT08=	400
493	000200	BIT07=	200
494	000100	BIT06=	100
495	000040	BIT05=	40
496	000020	BIT04=	20
497	000010	BIT03=	10
498	000004	BIT02=	4
499	000002	BIT01=	2
500	000001	BIT00=	1
501	001000	BIT9=	BIT09
502	000400	BIT8=	BIT08
503	000200	BIT7=	BIT07
504	000100	BIT6=	BIT06
505	000040	BIT5=	BIT05
506	000020	BIT4=	BIT04
507	000010	BIT3=	BIT03
508	000004	BIT2=	BIT02
509	000002	BIT1=	BIT01
510	000001	BIT0=	BIT00

;*BASIC "CPU" TRAP VECTOR ADDRESSES

513	000004	ERRVEC=	4	::TIME OUT AND OTHER ERRORS
514	000010	RESVEC=	10	::RESERVED AND ILLEGAL INSTRUCTIONS
515	000014	TBITVEC=	14	::"T" BIT
516	000014	TRTVEC=	14	::TRACE TRAP
517	000014	BPTVEC=	14	::BREAKPOINT TRAP (BPT)
518	000020	IOTVEC=	20	::INPUT/OUTPUT TRAP (IOT) **SCOPE**
519	000024	PWRVEC=	24	::POWER FAIL
520	000030	EMTVEC=	30	::EMULATOR TRAP (EMT) **ERROR**
521	000034	TRAPVEC=	34	::"TRAP" TRAP
522	000060	TKVEC=	60	::TTY KEYBOARD VECTOR
523	000064	TPVEC=	64	::TTY PRINTER VECTOR

```

524          000240      PIRQVEC=240          ;;PROGRAM INTERRUPT REQUEST VECTOR
525          000001      UFDSET=          1          ;;FLAG FOR UFD
526          .SBTTL TRAP CATCHER
527
528          .=0
529          ;*ALL UNUSED LOCATIONS FROM 4 - 776 CONTAIN A ".+2,HALT"
530          ;*SEQUENCE TO CATCH ILLEGAL TRAPS AND INTERRUPTS
531          ;*LOCATION 0 CONTAINS 0 TO CATCH IMPROPERLY LOADED VECTORS
532          .=174
533 000174 000000      DISPREG: .WORD 0          ;;SOFTWARE DISPLAY REGISTER
534 000176 000000      SWREG: .WORD 0          ;;SOFTWARE SWITCH REGISTER
535          .=200
536 000200 005037 001160      CLR $TMP0
537 000204 000137 003764      JMP @START
538          .=220
539 000220 012737 000777 001160      MOV @777,$TMP0
540 000226 000137 003764      JMP @START
541
542          .SBTTL ACT11 HOOKS
543
544          ;;*****
545          ;HOOKS REQUIRED BY ACT11
546          $SVPC=.          ;SAVE PC
547          .=46
548 000046 133020      $ENDAD          ;;1)SET LOC.46 TO ADDRESS OF $ENDAD IN .$EOP
549          .=52
550 000052 000000      .WORD 0          ;;2)SET LOC.52 TO ZERO
551          .=$SVPC          ;; RESTORE PC
552          .SBTTL APT PARAMETER BLOCK
553
554          ;;*****
555          ;SET LOCATIONS 24 AND 44 AS REQUIRED FOR APT
556          ;;*****
557          . $X=.          ;;SAVE CURRENT LOCATION
558          .=24          ;;SET POW R FAIL TO POINT TO START OF PROGRAM
559 000024 000200      200          ;;FOR AP START UP
560          .=44          ;;POINT TO APT INDIRECT ADDRESS PNTR.
561 000044 000232      $APTHDR ;;POINT TO APT HEADER BLOCK
562          .=$X          ;;RESET LOCATION COUNTER
563          ;;*****
564          ;SETUP APT PARAMETER BLOCK AS DEFINED IN THE APT-PDP11 DIAGNOSTIC
565          ;INTERFACE SPEC.
566
567 000232      $APTHD:
568 000232 000000      $HIBTS: .WORD 0          ;;TWO HIGH BITS OF 18 BIT MAILBOX ADDR.
569 000234 001200      $MBADR: .WORD $MAIL          ;;ADDRESS OF APT MAILBOX (BITS 0-15)
570 000236 000000      $TSTM: .WORD          ;;RUN TIM OF LONGEST TEST
571 000240 000000      $PASTM: .WORD          ;;RUN TIME IN SECS. OF 1ST PASS ON 1 UNIT (QUICK VERIFY)
572 000242 000000      $UNITM: .WORD          ;;ADDITIONAL RUN TIME (SECS) OF A PASS FOR EACH ADDITIONAL UNIT
573 000244 000052      .WORD $ETEND-$MAIL/2 ;;LENGTH MAILBOX-ETABLE(WORDS)

```

```

574 .SBTTL COMMON TAGS
575
576 ;*****
577 ;*THIS TABLE CONTAINS VARIOUS COMMON STORAGE LOCATIONS
578 ;*USED IN THE PROGRAM.
579
580 001100 .=1100
581 001100 $CMTAG: .WORD 0 ;:START OF COMMON TAGS
582 001100 000000 .WORD 0 ;:CONTAINS THE TEST NUMBER
583 001102 000 .BYTE 0 ;:CONTAINS ERROR FLAG
584 001103 000 .BYTE 0 ;:CONTAINS SUBTEST ITERATION COUNT
585 001104 000000 .WORD 0 ;:CONTAINS SCOPE LOOP ADDRESS
586 001106 000000 .WORD 0 ;:CONTAINS SCOPE RETURN FOR ERRORS
587 001110 000000 .WORD 0 ;:CONTAINS TOTAL ERRORS DETECTED
588 001112 000000 .WORD 0 ;:CONTAINS ITEM CONTROL BYTE
589 001114 000 .BYTE 0 ;:CONTAINS MAX. ERRORS PER TEST
590 001115 001 .BYTE 1 ;:CONTAINS PC OF LAST ERROR INSTRUCTION
591 001116 000000 .WORD 0 ;:CONTAINS ADDRESS OF 'GOOD' DATA
592 001120 000000 .WORD 0 ;:CONTAINS ADDRESS OF 'BAD' DATA
593 001122 000000 .WORD 0 ;:CONTAINS 'GOOD' DATA
594 001124 000000 .WORD 0 ;:CONTAINS 'BAD' DATA
595 001126 000000 .WORD 0 ;:RESERVED--NOT TO BE USED
596 001130 000000 .WORD 0
597 001132 000000 .WORD 0
598 001134 000 .BYTE 0 ;:AUTOMATIC MODE INDICATOR
599 001135 000 .BYTE 0 ;:INTERRUPT MODE INDICATOR
600 001136 000000 .WORD 0
601 001140 177570 SWR: .WORD DSWR ;:ADDRESS OF SWITCH REGISTER
602 001142 177570 DISPLAY: .WORD DDISP ;:ADDRESS OF DISPLAY REGISTER
603 001144 177560 $TKS: 177560 ;:TTY KBD STATUS
604 001146 177562 $TKB: 177562 ;:TTY KBD BUFFER
605 001150 177564 $TPS: 177564 ;:TTY PRINTER STATUS REG. ADDRESS
606 001152 177566 $TPB: 177566 ;:TTY PRINTER BUFFER REG. ADDRESS
607 001154 000 .BYTE 0 ;:CONTAINS NULL CHARACTER FOR FILLS
608 001155 002 .BYTE 2 ;:CONTAINS # OF FILLER CHARACTERS REQUIRED
609 001156 012 .BYTE 12 ;:INSERT FILL CHARS. AFTER A "LINE FEED"
610 001157 000 .BYTE 0 ;:"TERMINAL AVAILABLE" FLAG (BIT<07>=0=YES)
611 001160 000000 .WORD 0 ;:USER DEFINED
612 001162 000000 .WORD 0 ;:USER DEFINED
613 001164 000000 $TIMES: 0 ;:MAX. NUMBER OF ITERATIONS
614 001166 000000 $ESCAPE: 0 ;:ESCAPE ON ERROR ADDRESS
615 001170 177607 000377 $BELL: .ASCIZ <207><377><377> ;:CODE FOR BELL
616 001174 077 $QUES: .ASCII /?/ ;:QUESTION MARK
617 001175 015 $CRLF: .ASCII <15> ;:CARRIAGE RETURN
618 001176 000012 $LF: .ASCIZ <12> ;:LINE FEED
619 ;*****
620 .SBTTL APT MAILBOX-ETABLE
621
622 ;*****
623 .EVEN
624 001200 $MAIL: ;:APT MAILBOX
625 001200 000000 $MSGTY: .WORD AMSGTY ;:MESSAGE TYPE CODE
626 001202 000000 $FATAL: .WORD AFATAL ;:FATAL ERROR NUMBER
627 001204 000000 $TESTN: .WORD ATESTN ;:TEST NUMBER
628 001206 000000 $PASS: .WORD APASS ;:PASS COUNT
629 001210 000000 $DEVCT: .WORD ADEVCT ;:DEVICE COUNT
    
```


630	001212	000000	\$UNIT: .WORD	AUNIT	:: I/O UNIT NUMBER
631	001214	000000	\$MSGAD: .WORD	AMSGAD	:: MESSAGE ADDRESS
632	001216	000000	\$MSGLG: .WORD	AMSLG	:: MESSAGE LENGTH
633	001220		\$ETABLE:		:: APT ENVIRONMENT TABLE
634	001220	000	\$ENV: .BYTE	AENV	:: ENVIRONMENT BYTE
635	001221	000	\$ENVM: .BYTE	AENVM	:: ENVIRONMENT MODE BITS
636	001222	000000	\$SMREG: .WORD	ASWREG	:: APT SWITCH REGISTER
637	001224	000000	\$USWR: .WORD	AUSWR	:: USER SWITCHES
638	001226	000000	\$CPUOP: .WORD	ACPUOP	:: CPU TYPE, OPTIONS
639			*		BITS 15-11=CPU TYPE
640			*		11/04=01,11/05=02,11/20=03,11/40=04,11/45=05
641			*		11/70=06,PDQ=07,Q=10
642			*		BIT 10=REAL TIME CLOCK
643			*		BIT 9=FLOATING POINT PROCESSOR
644			*		BIT 8=MEMORY MANAGEMENT
645	0J1230	000	\$HAMS1: .BYTE	AMAMS1	:: HIGH ADDRESS, M.S. BYTE
646	001231	000	\$HTYP1: .BYTE	AMTYP1	:: MEM. TYPE, BLK#1
647			*		MEM. TYPE BYTE -- (HIGH BYTE)
648			*		900 NSEC CORE=001
649			*		300 NSEC BIPOLAR=002
650			*		500 NSEC MOS=003
651	001232	000000	\$HADR1: .WORD	AMADR1	:: HIGH ADDRESS, BLK#1
652			*		MEM. LAST ADDR. =3 BYTES, THIS WORD AND LOW OF "TYPE" ABOVE
653	001234	000	\$HAMS2: .BYTE	AMAMS2	:: HIGH ADDRESS, M.S. BYTE
654	001235	000	\$HTYP2: .BYTE	AMTYP2	:: MEM. TYPE, BLK#2
655	001236	000000	\$HADR2: .WORD	AMADR2	:: MEM. LAST ADDRESS, BLK#2
656	001240	000	\$HAMS3: .BYTE	AMAMS3	:: HIGH ADDRESS, M.S. BYTE
657	001241	000	\$HTYP3: .BYTE	AMTYP3	:: MEM. TYPE, BLK#3
658	001242	000000	\$HADR3: .WORD	AMADR3	:: MEM. LAST ADDRESS, BLK#3
659	001244	000	\$HAMS4: .BYTE	AMAMS4	:: HIGH ADDRESS, M.S. BYTE
660	001245	000	\$HTYP4: .BYTE	AMTYP4	:: MEM. TYPE, BLK#4
661	001246	000000	\$HADR4: .WORD	AMADR4	:: MEM. LAST ADDRESS, BLK#4
662	001250	000000	\$VECT1: .WORD	AVECT1	:: INTERRUPT VECTOR#1, BUS PRIORITY#1
663	001252	000000	\$VECT2: .WORD	AVECT2	:: INTERRUPT VECTOR#2, BUS PRIORITY#2
664	001254	000000	\$BASE: .WORD	ABASE	:: BASE ADDRESS OF EQUIPMENT UNDER TEST
665	001256	000000	\$DEVH: .WORD	ADEVH	:: DEVICE MAP
666	001260	000000	\$CDW1: .WORD	ACDW1	:: CONTROLLER DESCRIPTION WORD#1
667	001262	000000	\$CDW2: .WORD	ACDW2	:: CONTROLLER DESCRIPTION WORD#2
668	001264	000000	\$DDW0: .WORD	ADDW0	:: DEVICE DESCRIPTOR WORD#0
669	001266	000000	\$DDW1: .WORD	ADDW1	:: DEVICE DESCRIPTOR WORD#1
670	001270	000000	\$DDW2: .WORD	ADDW2	:: DEVICE DESCRIPTOR WORD#2
671	001272	000000	\$DDW3: .WORD	ADDW3	:: DEVICE DESCRIPTOR WORD#3
672	001274	000000	\$DDW4: .WORD	ADDW4	:: DEVICE DESCRIPTOR WORD#4
673	001276	000000	\$DDW5: .WORD	ADDW5	:: DEVICE DESCRIPTOR WORD#5
674	001300	000000	\$DDW6: .WORD	ADDW6	:: DEVICE DESCRIPTOR WORD#6
675	001302	000000	\$DDW7: .WORD	ADDW7	:: DEVICE DESCRIPTOR WORD#7
676	001304	000000	\$DDW8: .WORD	ADDW8	:: DEVICE DESCRIPTOR WORD#8
677	001306	000000	\$DDW9: .WORD	ADDW9	:: DEVICE DESCRIPTOR WORD#9
678	001310	000000	\$DDW10: .WORD	ADDW10	:: DEVICE DESCRIPTOR WORD#10
679	001312	000000	\$DDW11: .WORD	ADDW11	:: DEVICE DESCRIPTOR WORD#11
680	001314	000000	\$DDW12: .WORD	ADDW12	:: DEVICE DESCRIPTOR WORD#12
681	001316	000000	\$DDW13: .WORD	ADDW13	:: DEVICE DESCRIPTOR WORD#13
682	001320	000000	\$DDW14: .WORD	ADDW14	:: DEVICE DESCRIPTOR WORD#14
683	001322	000000	\$DDW15: .WORD	ADDW15	:: DEVICE DESCRIPTOR WORD#15
684					
685					

C2

COKDAAO KDJ11 B CLUSTER MACY11 30(1046) 23-JAN 84 18:56 PAGE 15
COKDAA.P11 23-JAN-84 18:55 APT MAILBOX ETABLE

SEQ 0015

686 001324
687

\$ETEND:

D.

688
689
690
691
692
693
694
695
696
697
698
699
700
701
702 001324
703
704
705
706
707 001324 122020
708 001326 127564
709 001330 130634
710 001332 000000
711
712 001334 122054
713 001336 127564
714 001340 130634
715 001342 000000
716
717 001344 122066
718 001346 127564
719 001350 130634
720 001352 000000
721
722 001354 122100
723 001356 127611
724 001360 130642
725 001362 000000
726
727 001364 122140
728 001366 127676
729 001370 130654
730 001372 000000
731
732 001374 122173
733 001376 127676
734 001400 130654
735 001402 000000
736
737 001404 122236
738 001406 127775
739 001410 130670
740 001412 000000
741
742 001414 122272
743 001416 127775

```
.SBTTL ERROR POINTER TABLE

; * THIS TABLE CONTAINS THE INFORMATION FOR EACH ERROR THAT CAN OCCUR.
; * THE INFORMATION IS OBTAINED BY USING THE INDEX NUMBER FOUND IN
; * LOCATION $ITEMB. THIS NUMBER INDICATES WHICH ITEM IN THE TABLE IS PERTINENT.
; * NOTE1: IF $ITEMB IS 0 THE ONLY PERTINENT DATA IS ($ERRPC).
; * NOTE2: EACH ITEM IN THE TABLE CONTAINS 4 POINTERS EXPLAINED AS FOLLOWS:

; *      EM          ;;POINTS TO THE ERROR MESSAGE
; *      DM          ;;POINTS TO THE DATA HEADER
; *      DT          ;;POINTS TO THE DATA
; *      DF          ;;POINTS TO THE DATA FORMAT

$ERRTB:

.SBTTL ERROR DEFINITIONS
;ITEM 1
      EM1          ;CPU ERROR
      DM1          ;TEST #, ERROR PC
      DT1          ;$TMP1,$ERRPC
      0

;ITEM 2
      EM2          ;MMU ERROR
      DM1          ;TEST #, ERROR PC
      DT1          ;$TMP1,$ERRPC
      0

;ITEM 3
      EM3          ;FPP ERROR
      DM1          ;TEST #, ERROR PC
      DT1          ;$TMP1,$ERRPC
      0

;ITEM 4
      EM4          ;ERROR IN READ-WRITE BITS OF CCR
      DM4          ;TEST #, PC, EXPECTED DATA, RECEIVED DATA
      DT4          ;$TMP1,$ERRPC,R1,CCR
      0

;ITEM 5
      EM5          ;FORCE MISS WRITES TO CACHE
      DM5          ;TEST #, PC, HIT/MISS, DATA IN CACHE, DATA IN MEMORY
      DT5          ;$TMP1,$ERRPC, R2, R1, $GDDAT
      0

;ITEM 6
      EM6          ;FORCE MISS WRITE INVALIDATES CACHE
      DM5          ;TEST #, PC, HIT/MISS, DATA IN CACHE, DATA IN MEMORY
      DT5          ;$TMP1,$ERRPC, R2, R1, $GDDAT
      0

;ITEM 7
      EM7          ;UNEXPECTED PARITY INTERRUPT
      DM7          ;TEST #, PC, ADDRESS ACCESSED, MSER
      DT7          ;$TMP1,$ERRPC,$BDADR,MSER
      0

;ITEM 10
      EM10         ;TAG PARITY ERROR
      DM7          ;TEST #, PC, ADDRESS ACCESSED, MSER
```

E2

SEQ 0017

744	001420	130670	DT7	;	TMP1,ERRPC,BDADR,MSER
745	001422	000000	0		
746			;	ITEM 11	
747	001424	122313	EM11	;	DATA PARITY ERROR
748	001426	127775	DH7	;	TEST @, PC, ADDRESS ACCESSED, MSER
749	001430	130670	DT7	;	TMP1,ERRPC,BDADR,MSER
750	001432	000000	0		
751			;	ITEM 12	
752	001434	122335	EM12	;	LOW BYTE PARITY ERROR
753	001436	127775	DH7	;	TEST @, PC, ADDRESS ACCESSED, MSER
754	001440	130670	DT7	;	TMP1,ERRPC,BDADR,MSER
755	001442	000000	0		
756			;	ITEM 13	
757	001444	122363	EM13	;	HIGH BYTE PARITY ERROR
758	001446	127775	DH7	;	TEST @, PC, ADDRESS ACCESSED, MSER
759	001450	130670	DT7	;	TMP1,ERRPC,BDADR,MSER
760	001452	000000	0		
761			;	ITEM 14	
762	001454	122412	EM14	;	ERROR DATA PATH
763	001456	127611	DH4	;	TEST @, PC, EXPECTED DATA, RECEIVED DATA
764	001460	130702	DT14	;	TMP1,ERRPC,GDDAT,TSTLOC
765	001462	000000	0		
766			;	ITEM 15	
767	001464	122435	EM15	;	FORCE MISS READS FROM CACHE
768	001466	127676	DH5	;	TEST @, PC, HIT/MISS, DATA IN CACHE, DATA IN MEMORY
769	001470	130654	DT5	;	TMP1,ERRPC,R2,R1,GDDAT
770	001472	000000	0		
771			;	ITEM 16	
772	001474	122471	EM16	;	FORCE MISS READS FROM CACHE AND MISS
773	001476	127676	DH5	;	TEST @, PC, HIT/MISS, DATA IN CACHE, DATA IN MEMORY
774	001500	130654	DT5	;	TMP1,ERRPC,R2,R1,GDDAT
775	001502	000000	0		
776			;	ITEM 17	
777	001504	122536	EM17	;	ERROR IN RECORDING HITS IN HIT/MISS
778	001506	127611	DH4	;	TEST @, PC, EXPECTED DATA, RECEIVED DATA
779	001510	130714	DT17	;	TMP1,ERRPC,GDDAT,RECDAT
780	001512	000000	0		
781			;	ITEM 20	
782	001514	122602	EM20	;	WRITE BYTE ALLOCATES CACHE
783	001516	127564	DH1	;	TEST @, PC
784	001520	130634	DT1	;	TMP1,ERRPC
785	001522	000000	0		
786			;	ITEM 21	
787	001524	122635	EM21	;	WRITE BYTE HIT DOES NOT RECORD HIT
788	001526	127564	DH1	;	TEST @, PC
789	001530	130634	DT1	;	TMP1,ERRPC
790	001532	000000	0		
791			;	ITEM 22	
792	001534	122700	EM22	;	BYTES REVERSED ON WRITE CYCLES
793	001536	127564	DH1	;	TEST @, PC
794	001540	130634	DT1	;	TMP1,ERRPC
795	001542	000000	0		
796			;	ITEM 23	
797	001544	122737	EM23	;	CONDITIONAL BYPASS DOESN'T INVALIDATE CACHE
798	001546	127676	DH5	;	TEST @, PC, HIT/MISS, DATA IN CACHE, DATA IN MEMORY
799	001550	130654	DT5	;	TMP1,ERRPC,R2,R1,GDDAT

800	001552	000000	0	
801			;ITEM 24	
802	001554	123013	EM24	;HITS RECORDED AFTER FLUSHING CACHE
803	001556	130050	DH24	;TEST @, PC, NUMBER OF HITS
804	001560	130726	DT24	;#TMP1,#ERRPC,R3
805	001562	000000	0	
806			;ITEM 25	
807	001564	123056	EM25	;BYPASS DOESN'T INVALIDATE CACHE
808	001566	127564	DH1	;TEST @, PC
809	001570	130634	DT1	;#TMP1,#ERRPC
810	001572	000000	0	
811			;ITEM 26	
812	001574	123116	EM26	;MSER DOES NOT CLEAR ON WRITE REFERENCE
813	001576	127564	DH1	;TEST @, PC
814	001600	130634	DT1	;#TMP1,#ERRPC
815	001602	000000	0	
816			;ITEM 27	
817	001604	123165	EM27	;PARITY ERROR DON'T CAUSE A MISS
818	001606	130114	DH27	;TEST @, PC, MSER, HIT/MISS
819	001610	130736	DT27	;#TMP1,#ERRPC,MSER,R3,0
820	001612	000000	0	
821			;ITEM 30	
822	001614	123225	EM30	;PARITY ERROR DON'T SET MSER WITH CCR<7>=0
823	001616	130114	DH27	;TEST @, PC, MSER, HIT/MISS
824	001620	130736	DT27	;#TMP1,#ERRPC,MSER,R3,0
825	001622	000000	0	
826			;ITEM 31	
827	001624	123277	EM31	;PARITY ERROR IGNORED
828	001626	127564	DH1	;TEST @, PC
829	001630	130634	DT1	;#TMP1,#ERRPC
830	001632	000000	0	
831			;ITEM 32	
832	001634	123324	EM32	;PARITY ERROR IGNORED ON LOW BYTE
833	001636	127564	DH1	;TEST @, PC
834	001640	130634	DT1	;#TMP1,#ERRPC
835	001642	000000	0	
836			;ITEM 33	
837	001644	123365	EM33	;PARITY ERROR IGNORED ON HIGH BYTE
838	001646	127564	DH1	;TEST @, PC
839	001650	130634	DT1	;#TMP1,#ERRPC
840	001652	000000	0	
841			;ITEM 34	
842	001654	123427	EM34	;PARITY ABORT LOGIC DOESN'T WORK
843	001656	127564	DH1	;TEST @, PC
844	001660	130634	DT1	;#TMP1,#ERRPC
845	001662	000000	0	
846			;ITEM 35	
847	001664	123467	EM35	;MSER NOT SET PROPERLY
848	001666	127611	DH4	;TEST @, PC, EXPECTED DATA, RECEIVED DATA
849	001670	130750	DT35	;#TMP1,#ERRPC,#GDDAT,MSER,0
850	001672	000000	0	
851			;ITEM 36	
852	001674	123515	EM36	;PARITY INTERRUPT DOESN'T WORK
853	001676	127564	DH1	;TEST @, PC
854	001700	130634	DT1	;#TMP1,#ERRPC
855	001702	000000	0	

```

856      ;ITEM 37
857 001704 123561      EM37      ;NXM AND PARITY ABORT DIN'T HAPPEN
858 001706 127564      DH1        ;TEST #, PC
859 001710 130634      DT1        ;$TMP1,$ERRPC
860 001712 000000      0
861      ;ITEM 40
862 001714 123623      EM40      ;PARITY ABORT NOT BLOCKED BY NXM TRAP
863 001716 127564      DH1        ;TEST #, PC
864 001720 130634      DT1        ;$TMP1,$ERRPC
865 001722 000000      0
866      ;ITEM 41
867 001724 123670      EM41      ;MULTI-PROCESSOR HOOK INSTRUCTION DOESN'T CAUSE MISS
868 001726 130157      DH41      ;TEST #, PC, INSTRUCTION OPCODE
869 001730 130762      DT41      ;$TMP1,$ERRPC,$BDAT
870 001732 000000      0
871      ;ITEM 42
872 001734 123754      EM42      ;ERROR IN PARITY LOGIC
873 001736 127564      DH1        ;TEST #, PC
874 001740 130634      DT1        ;$TMP1,$ERRPC
875 001742 000000      0
876      ;ITEM 43
877 001744 124002      EM43      ;ERROR IN CACHE DATA RAMS
878 001746 130230      DH43      ;TEST #, PC, EXPECTED DATA, RECEIVED DATA, CACHE LOCATION
879 001750 130772      DT43      ;$TMP1,$ERRPC,R1,RECDAT,$BDADR
880 001752 000000      0
881      ;ITEM 44
882 001754 124033      EM44      ;ERROR IN NXM IN STANDALONE MODE
883 001756 127564      DH1        ;TEST #, PC
884 001760 130634      DT1        ;$TMP1,$ERRPC
885 001762 000000      0
886      ;ITEM 45
887 001764 124073      EM45      ;HITS NOT RECORDED PROPERLY THRU HIT/MISS
888 001766 127564      DH1        ;TEST #, PC
889 001770 130634      DT1        ;$TMP1,$ERRPC
890 001772 000000      0
891      ;ITEM 46
892 001774 124155      EM46      ;HIT RECORDED FOR A LOCATION NOT IN CACHE
893 001776 130330      DH47      ;TEST #, PC, LOCATION ACCESSED
894 002000 131006      DT47      ;$TMP1,$ERRPC,KIPAR6,$BDADR
895 002002 000000      0
896      ;ITEM 47
897 002004 124245      EM47      ;MISS RECORDED FOR A LOCATION THAT SHOULD BE IN CACHE
898 002006 130330      DH47      ;TEST #, PC, LOCATION ACCESSED
899 002010 131006      DT47      ;$TMP1,$ERRPC,KIPAR6,$BDADR
900 002012 000000      0
901      ;ITEM 50
902 002014 124332      EM50      ;ERROR IN TAG STORE
903 002016 130330      DH47      ;TEST #, PC, ADDRESS
904 002020 131020      DT50      ;$TMP1,$ERRPC,R1,$BDADR
905 002022 000000      0
906      ;ITEM 51
907 002024 124355      EM51      ;ERROR PCR READ-WRITE BITS
908 002026 127611      DH4        ;TEST #, PC, EXPECTED DATA, RECEIVED DATA
909 002030 131032      DT51      ;$TMP1,$ERRPC,$GDDAT,PCR
910 002032 000000      0
911      ;ITEM 52

```

```

912 002034 124407          EM52          ;ERROR IN BCSR READ-WRITE BITS
913 002036 127611          DM4           ;TEST #, PC, EXPECTED DATA, RECEIVED DATA
914 002040 131044          DT52          ;$TMP1,$ERRJC,$GDDAT,BCSR
915 002042 000000          0
916          ;ITEM 53
917 002044 124445          EM53          ;RESET DOESN'T CLEAR BCSR<4>
918 002046 127564          DM1           ;TEST #, PC
919 002050 130634          DT1           ;$TMP1,$ERRPC
920 002052 000000          0
921          ;ITEM 54
922 002054 124501          EM54          ;CHECKSUM ERROR IN 16-BIT ROM
923 002056 127564          DM1           ;TEST #, PC
924 002060 130634          DT1           ;$TMP1,$ERRPC
925 002062 000000          0
926          ;ITEM 55
927 002064 124537          EM55          ;CHKSUM ERROR IN 8-BIT ROM
928 002066 127564          DM1           ;TEST #, PC
929 002070 130634          DT1           ;$TMP1,$ERRPC
930 002072 000000          0
931          ;ITEM 56
932 002074 124573          EM56          ;TIMEOUT READING LKS
933 002076 127564          DM1           ;TEST #, PC
934 002100 130634          DT1           ;$TMP1,$ERRPC
935 002102 000000          0
936          ;ITEM 57
937 002104 124617          EM57          ;LKS<07> DOES NOT BECOME 1
938 002106 127564          DM1           ;TEST #, PC
939 002110 130634          DT1           ;$TMP1,$ERRPC
940 002112 000000          0
941          ;ITEM 60
942 002114 124651          EM60          ;WRITE REFERENCE DOESN'T CLEAR LKS<07>
943 002116 127564          DM1           ;TEST #, PC
944 002120 130634          DT1           ;$TMP1,$ERRPC
945 002122 000000          0
946          ;ITEM 61
947 002124 124717          EM61          ;ILLEGAL LKS INTERRUPTS
948 002126 127564          DM1           ;TEST #, PC
949 002130 130634          DT1           ;$TMP1,$ERRPC
950 002132 000000          0
951          ;ITEM 62
952 002134 124746          EM62          ;PROCESSOR INTERRUPTS DON'T CLEAR LK <07>
953 002136 127564          DM1           ;TEST #, PC
954 002140 130634          DT1           ;$TMP1,$ERRPC
955 002142 000000          0
956          ;ITEM 63
957 002144 125017          EM63          ;LKS READY DOESN'T GO LOW
958 002146 127564          DM1           ;TEST #, PC
959 002150 130634          DT1           ;$TMP1,$ERRPC
960 002152 000000          0
961          ;ITEM 64
962 002154 125050          EM64          ;WRONG NUMBER OF LKS INTERRUPTS
963 002156 127564          DM1           ;TEST #, PC
964 002160 130634          DT1           ;$TMP1,$ERRPC
965 002162 000000          0
966          ;ITEM 65
967 002164 125107          EM65          ;LKS INTERRUPTS HAPPEN AT WRONG PRIORITY

```

968	C02166	130415	DH65	;TEST #, PC, PRIORITY
969	002170	131070	DT65	;#TMP1,#ERRPC,#GDDAT
970	002172	000000	0	
971			;ITEM 66	
972	002174	125157	EM66	;BCSR<12> DOES NOT DISABLES LKS
973	002176	127564	DH1	;TEST #, PC
974	002200	130634	DT1	;#TMP1,#ERRPC
975	002202	000000	0	
976			;ITEM 67	
977	002204	125216	EM67	;BCSR<13> DOESN'T SET LKS<06>
978	002206	127564	DH1	;TEST #, PC
979	002210	130634	DT1	;#TMP1,#ERRPC
980	002212	000000	0	
981			;ITEM 70	
982	002214	125253	EM70	;RESET DOESN'T SET LKS<7>
983	002216	127564	DH1	;TEST #, PC
984	002220	130634	DT1	;#TMP1,#ERRPC
985	002222	000000	0	
986			;ITEM 71	
987	002224	125304	EM71	;RESET DOESN'T CLEAR LKS<06>
988	002226	127564	DH1	;TEST #, PC
989	002230	130634	DT1	;#TMP1,#ERRPC
990	002232	000000	0	
991			;ITEM 72	
992	002234	125340	EM72	;TIMEOUT READING SLU REGISTERS
993	002236	130461	DH72	;TEST #, PC, ADDRESS FAILED
994	002240	130762	DT41	;#TMP1,#ERRPC,#BDDAT
995	002242	000000	0	
996			;ITEM 73	
997	002244	125376	EM73	;XMIT READY DIDN'T GO LOW
998	002246	127564	DH1	;TEST #, PC
999	002250	130634	DT1	;#TMP1,#ERRPC
1000	002252	000000	0	
1001			;ITEM 74	
1002	002254	125422	EM74	;RCSR DOESN'T BECOME 1
1003	002256	127564	DH1	;TEST #, PC
1004	002260	130634	DT1	;#TMP1,#ERRPC
1005	002262	000000	0	
1006			;ITEM 75	
1007	002264	125453	EM75	;WRONG CHARACTER RECEIVED
1008	002266	127611	DH4	;TEST #, PC, EXPECTED DATA, RECEIVED DATA
1009	002270	131100	DT75	;#TMP1,#ERRPC,#GDDAT,#BDDAT
1010	002272	000000	0	
1011			;ITEM 76	
1012	002274	125504	EM76	;RCSR<07> NOT CLEARED AFTER READING RBUF
1013	002276	127564	DH1	;TEST #, PC
1014	002300	130634	DT1	;#TMP1,#ERRPC
1015	002302	000000	0	
1016			;ITEM 77	
1017	002304	125554	EM77	;XCSR<07> NOT SET ON RESET
1018	002306	127564	DH1	;TEST #, PC
1019	002310	130634	DT1	;#TMP1,#ERRPC
1020	002312	000000	0	
1021			;ITEM 100	
1022	002314	125606	EM100	;RCSR<07> NOT CLEARED ON RESET
1023	002316	127564	DH1	;TEST #, PC


```
1024 002320 130634          DT1          ;$TMP1,$ERRPC
1025 002322 000000          0
1026          ;ITEM 101
1027 002324 125644          EM101       ;SLU INTERRUPTS HAPPEN AT 4
1028 002326 127564          DM1        ;TEST $, PC
1029 002330 130634          DT1        ;$TMP1,$ERRPC
1030 002332 000000          0
1031          ;ITEM 102
1032 002334 125677          EM102       ;RESET DOES NOT CLEAR XCSR<6> AND RSCR<6>
1033 002336 127564          DM1        ;TEST $, PC
1034 002340 130634          DT1        ;$TMP1,$ERRPC
1035 002342 000000          0
1036          ;ITEM 103
1037 002344 125761          EM103       ;TRANSMIT INTERRUPT DOES NOT CLEAR XCSR<07>
1038 002346 127564          DM1        ;TEST $, PC
1039 002350 130634          DT1        ;$TMP1,$ERRPC
1040 002352 000000          0
1041          ;ITEM 104
1042 002354 126034          EM104       ;RECEIVE INTERRUPTS DON'T CLEAR RCSR<07>
1043 002356 127564          DM1        ;TEST $, PC
1044 002360 130634          DT1        ;$TMP1,$ERRPC
1045 002362 000000          0
1046          ;ITEM 105
1047 002364 126104          EM105       ;BREAK CONDITION DOES NOT SET RBUF PROPERLY
1048 002366 130525          DM105      ;TEST $, PC, RBUF
1049 002370 131112          DT105     ;$TMP1,$ERRPC,RBUF
1050 002372 000000          0
1051          ;ITEM 106
1052 002374 126157          EM106       ;RBUF WASN'T CLEARED ON NEXT CHAR.
1053 002376 130525          DM105      ;TEST $, PC, RBUF
1054 002400 131112          DT105     ;$TMP1,$ERRPC,RBUF
1055 002402 000000          0
1056          ;ITEM 107
1057 002404 126235          EM107       ;ERROR IN WRITING TO XCSR<0>
1058 002406 127564          DM1        ;TEST $, PC
1059 002410 130634          DT1        ;$TMP1,$ERRPC
1060 002412 000000          0
1061          ;ITEM 110
1062 002414 126272          EM110       ;RESET DOES NOT CLEAR XCSR<00>
1063 002416 127564          DM1        ;TEST $, PC
1064 002420 130634          DT1        ;$TMP1,$ERRPC
1065 002422 000000          0
1066          ;ITEM 111
1067 002424 126334          EM111       ;FIRST CHARACTER WAS NOT OVERRUN BY THE SECOND
1068 002426 127611          DM4        ;TEST $, PC, EXPECTED DATA, RECEIVED DATA
1069 002430 131100          DT75      ;$TMP1,$ERRPC,$GDDAT,$BDDAT
1070 002432 000000          0
1071          ;ITEM 112
1072 002434 126412          EM112       ;OVERRUN CONDITION DOES NOT SET PROPER BITS IN RBUF
1073 002436 130525          DM105      ;TEST $, PC, RBUF
1074 002440 131112          DT105     ;$TMP1,$ERRPC,RBUF
1075 002442 000000          0
1076          ;ITEM 113
1077 002444 126475          EM113       ;RBUF WAS NOT CLEARED ON THE NEXT CHARACTER
1078 002446 130525          DM105      ;TEST $, PC, RBUF
1079 002450 131112          DT105     ;$TMP1,$ERRPC,RBUF
```

1080	002452	000000	0	
1081			;ITEM 114	
1082	002454	126561	EM114	;ERROR IN XCSR<2>
1083	002456	127564	DM1	;TEST #, PC
1084	002460	130634	DT1	;#TMP1,#ERRPC
1085	002462	000000	0	
1086			;ITEM 115	
1087	002464	126602	EM115	;ERROR IN TAG STORE FROM STANDALONE MODE
1088	002466	130557	DM115	;TEST #, PC, MSER, ADDRESS ACCESSED
1089	002470	131122	DT115	;#TMP1,#ERRPC,#BDDAT,KIPAR6,#BDADR
1090	002472	000000	0	
1091			;ITEM 116	
1092	002474	126652	EM116	;DMA TAG PARITY DOES NOT SET MSER<4>
1093	002476	127564	DM1	;TEST #, PC
1094	002500	130634	DT1	;#TMP1,#ERRPC
1095	002502	000000	0	
1096			;ITEM 117	
1097	002504	126733	EM117	;MSER<13>NOT SET IN STANDALONE MODE
1098	002506	127564	DM1	;TEST #, PC
1099	002510	130634	DT1	;#TMP1,#ERRPC
1100	002512	000000	0	
1101			;ITEM 120	
1102	002514	126776	EM120	;DMA WRITE HITS DON'T INVALIDATE CACHE
1103	002516	127564	DM1	;TEST #, PC
1104	002520	130634	DT1	;#TMP1,#ERRPC
1105	002522	000000	0	
1106			;ITEM 121	
1107	002524	127044	EM121	;IN BLOCK MODE ON WRITE DMA HITS NOT EVERYTHING IS INVALIDATED
1108	002526	127564	DM1	;TEST #, PC
1109	002530	130634	DT1	;#TMP1,#ERRPC
1110	002532	000000	0	
1111			;ITEM 122	
1112	002534	127142	EM122	;READ DMA HIT IS MESSED UP
1113	002536	127564	DM1	;TEST #, PC
1114	002540	130634	DT1	;#TMP1,#ERRPC
1115	002542	000000	0	
1116			;ITEM 123	
1117	002544	127170	EM123	;ERROR IN DMA CYCLES FROM Q228E
1118	002546	127564	DM1	;TEST #, PC
1119	002550	130634	DT1	;#TMP1,#ERRPC
1120	002552	000000	0	
1121			;ITEM 124	
1122	002554	127222	EM124	;PIRQ INTERRUPTS DON'T TAKE PRIORITY OVER Q BUS INTERRUPTS
1123	002556	127564	DM1	;TEST #, PC
1124	002560	130634	DT1	;#TMP1,#ERRPC
1125	002562	000000	0	
1126			;ITEM 125	
1127	002564	127314	EM125	;NO POWER DOWN TRAP TO 24 OCCUR
1128	002566	127564	DM1	;TEST #, PC
1129	002570	130634	DT1	;#TMP1,#ERRPC
1130	002572	000000	0	
1131			;ITEM 126	
1132	002574	127353	EM126	;ERROR IN INTERRUPTS FROM Q228E
1133	002576	127564	DM1	;TEST #, PC
1134	002600	130634	DT1	;#TMP1,#ERRPC
1135	002602	000000	0	

```

1136
1137 002604 127410
1138 002606 127564
1139 002610 130634
1140 002612 000000
1141
1142 002614 127452
1143 002616 127564
1144 002620 131136
1145 002622 000000
1146
1147 002624 127477
1148 002626 127564
1149 002630 130634
1150 002632 000000
1151
1152 002634 127527
1153 002636 127564
1154 002640 130634
1155 002642 000000
1156
1157
1158
1159
1160 002644 000000
1161 002646 000000
1162 002650 000000
1163 002652 000000
1164 002654 000000
1165 002656 000000
1166 002660 000000
1167 002662 000000
1168
1169
1170 002664 000000
1171 002666 000000
1172 002670 000000
1173 002672 000000
1174 002674 000000
1175 002676 000000
1176 002700 000000
1177
1178 002702 000000
1179 002704 000000
1180 002706 000000
1181 002710 000000
1182 002710 002710
1183 002710 000000
1184 002712 000017
1185 002750 000000
1186 002752 000032
1187 002760 000002
1188
1189
1190 177524
1191 177524

;ITEM 127
    EM127          ;ERROR IN PMG COUNTER
    DM1           ;TEST 0, PC
    DT1           ;$TMP1,$ERRPC
    0

;ITEM 130
    EM130          ;UNEXPECTED TIMEOUT
    DM1           ;TEST 0, PC
    DT130         ;$TMP1,$ERRPC
    0

;ITEM 131
    EM131          ;ERROR WRITING TO LKS<6>
    DM1           ;TEST 0, PC
    DT1           ;$TMP1,$ERRPC
    0

;ITEM 132
    EM132          ;MAINTENANCE REGISTER ERROR
    DM1           ;TEST 0, PC
    DT1           ;$TMP1,$ERRPC
    0

.SBTTL GLOBAL VARIABLES AND REGISTER NAMES

;REGISTERS FOR THE FIRST Q228E
CSR1: .WORD 0          ;CONTROL REGISTER 1 FOR Q228E
CSR2: .WORD 0          ;CONTROL/STATUS REGISTER 2
BA: .WORD 0           ;DMA ADDRESS FOR Q228E
WC: .WORD 0           ;WORD COUNT REGISTER
DATA: .WORD 0         ;DMA DATA FOR Q228E
VQBE1: .WORD 0        ;ADDRESS OF VECTOR FOR Q228E
VQPR1: .WORD 0        ;PRIORITY
SIMGOA: .WORD 0       ;SIMULTANEUOS GO ADDRESS REGISTER

;REGISTERS FOR THE SECOND Q228E
CSR12: .WORD 0        ;CONTROL REGISTER 1 FOR Q228E
CSR22: .WORD 0        ;CONTROL/STATUS REGISTER 2
BA2: .WORD 0          ;DMA ADDRESS FOR Q228E
WC2: .WORD 0          ;WORD COUNT REGISTER
DATA2: .WORD 0        ;DMA DATA FOR Q228E
VQBE2: .WORD 0        ;ADDRESS OF VECTOR FOR Q228E
VQPR2: .WORD 0        ;PRIORITY

LKSFL: .WORD 0
ACTCHS: .WORD 0       ;ACTUAL CHECKSUM
SAVPCR: .WORD 0
SAVBR: .WORD 0
.=2710
TEMP: .WORD 0
      .BLKW 15.       ;RESERVED FOR BLOCK MODE TRANSFER
TIMOUT: .WORD 0
Q22EN: .WORD 32,12,6,2 ;PRIORITY 7-4 FOR Q228E

BCR= 177524 ;BOOT/DIAGNOSTICS CONFIGURATION
BDR= 177524 ;BOOT/DIAGNOSTICS DISPLAY
    
```

1192	177520	BCSR=	177520	;BOOT/DIAGNOSTICS STATUS
1193	177746	CCR=	177746	;CACHE CONTROL REGISTER
1194	177752	HITMIS=	177752	;HIT OR MISS REGISTER
1195	177734	KMCR=	177734	;UNIBUS CONFIGURATION REGISTER
1196	177546	LKS=	177546	;CLOCK STATUS REGISTER
1197	177750	MAIREG=	177750	;MAINTENANCE REGISTER
1198	177744	MSER=	177744	;MEMORY SYSTEM ERROR
1199	177522	PCR=	177522	;PAGE CONTROL REGISTER
1200	177772	PIR=	177772	;PROGRAM INTERRUPT REQUEST
1201	177562	RBUF=	177562	;RECEIVER DATA BUFFER
1202	177560	RCSR=	177560	;RECEIVER STATUS REGISTER
1203	177566	XBUF=	177566	;TRANSMITTER DATA BUFFER
1204	177564	XCSR=	177564	;TRANSMITTER STATUS REGISTER
1205				
1206	177766	CPEREG=	177766	;CPU ERROR REGISTER
1207				
1208	177572	MMR0=SR0		;MEMORY MANAGEMENT REG. 0
1209	177574	MMR1=SR1		;MEMORY MANAGEMENT REG. 1
1210	177576	MMR2=SR2		;MEMORY MANAGEMENT REG. 2
1211	172516	MMR3=SR3		;MEMORY MANAGEMENT REG. 3
1212	120001	POLY=	120001	
1213	000000	NULL=	0	
1214				
1215		.SBTTL	GLOBAL DATA SECTION	
1216				
1217		;;		
1218		; THE GLOBAL DATA SECTION CONTAINS DATA THAT ARE USED		
1219		; IN MORE THAN ONE TEST.		
1220		;		
1221				
1222		;THESE LOCATIONS ARE USED IN MORE THAN ONE TEST TO STORE VECTOR DATA		
1223		;WHEN THE TEST NEEDS TO HAVE AN ERROR CONDITION RESPOND DIFFERENTLY		
1224		;FROM THE DEFAULT RESPONCE.		
1225	002762	SLOC00:	.WORD 0	
1226	002764	SLOC01:	.WORD 0	
1227				
1228		;THESE LOCATIONS ARE USED IN MORE THAN ONE TEST TO STORE WORKING DATA.		
1229	002766	LOWADD:	.WORD 0	;STORES LOW ADDRESS FOR RAM TESTS
1230	002770	GOODAD:	.WORD 0	;STORES GOOD ADDRESS FOR RAM TESTS
1231	002772	TSTADD:	.WORD 0	;ADDRESS STORE FOR RAM TESTS
1232	002774	NEWADD:	.WORD 0	;ADDRESS STORE FOR RAM TEST
1233	002776	FLAG:	.WORD 0	;USED TO STORE "FLAG" CONDITIONS
1234	003000	SAVSUP:	.WORD 0	;USED TO STORE SUPERVISOR STACK VALUE
1235	003002	SAVUSE:	.WORD 0	;USED TO STORE USER STACK VALUE
1236	003004	SAVMR0:	.WORD 0	;USED TO STORE MMU STATUS REGISTER 0 DATA
1237	003006	SAVMR1:	.WORD 0	;USED TO STORE MMU STATUS REGISTER 1 DATA
1238	003010	SAVMR2:	.WORD 0	;USED TO STORE MMU STATUS REGISTER 2 DATA
1239	003012	FLOAT:	.BLKW 4	;USED TO STORE VALUES FOR MMU TESTS
1240	003022	FLO:	.BLKW 4	;USED TO STORE VALUES FOR MMU TESTS
1241	003032	SEQ:	.WORD 0	;STORES SEQUENCE NUMBER FOR JUMP TESTS
1242	003034	SPS:	.WORD 0	;STORES STACK POINTER FOR JUMP TESTS
1243	003036	SPSJ:	.WORD 0	;STORES STACK POINTER FOR JUMP TESTS
1244	003040	BTEXP:	.BLKW 4	;STORES EXPONENT DURING BIT TESTS
1245	003050	BTRES:	.BLKW 4	;STORES RECIEVED DATA FOR BIT TESTS
1246	003060	COUNT:	.WORD 0	;ERROR INDICATOR FOR FLOATING POINT TESTS
1247	003062	RECPEC:	.BLKW 4	;RECIEVED FLOATING POINT EXCEPTION CODE

```

1248 003072 000004 RECST: .BLKW 4 ;RECIEVED FLOATING POINT STATUS
1249 003102 000004 RECDST: .BLKW 4 ;DESTINATION ADDRESS FOR FLOATING POINT TESTS
1250
1251 ;THESE LOCATIONS ARE USED BY MORE THAN ONE TEST AS LOOP COUNTERS
1252 003112 000000 ALLCTR: .WORD 0
1253 003114 000000 LOOPIN: .WORD 0
1254
1255 ;SOME MORE TEMPORARY STORAGE FOR RAM TESTS
1256 003116 000000 SAVPOS: .WORD 0 ;STORES TEMPORARY BIT POSITIONS FOR RAM TESTS
1257 003120 000000 MASK: .WORD 0 ;STORES BIT MASK FOR ERROR ISOLATION
1258
1259 ;!!!!!!THIS IS IT. THE PROGRAM TEST LOCATION!!!!!!!!!!!!!!!!!!!!!!
1260 003122 000000 TSTLOC: .WORD 0
1261 003124 000024 .BLKW 20.
1262 ;FPP REGISTER DEFINITIONS
1263 000000 AC0= #0
1264 000001 AC1= #1
1265 000002 AC2= #2
1266 000003 AC3= #3
1267 000004 AC4= #4
1268 000005 AC5= #5
1269 000006 AC6= #6
1270 000007 AC7= #7
1271
1272 ;FPP INTERRUPT VECTOR
1273
1274 000244 FPVEC=244
1275
1276
1277 001000 STBOT= 1000
1278
1279
1280 003174 123456 TAB1: .WORD 123456
1281 003176 000000 .WORD 000000
1282 003200 000000 .WORD 0
1283 003202 000001 .WORD 1
1284 003204 055555 TAB2: .WORD 055555
1285 003206 177777 .WORD 177777
1286 003210 145671 .WORD 145671
1287 003212 100000 .WORD 100000
1288 003214 003000 TAB3: .WORD 003000
1289 003216 123456 .WORD 123456
1290 003220 000000 .WORD 0
1291 003222 000000 .WORD 0
1292 003224 055555 TAB4: .WORD 55555
1293 003226 177777 .WORD -1
1294 003230 000000 .WORD 0
1295 003232 000000 .WORD 0
1296 003234 043243 TAB5: .WORD 43243
1297 003236 000000 .WORD 0
1298 003240 000000 .WORD 0
1299 003242 000000 .WORD 0
1300 003244 162400 TAB5A: .WORD 162400
1301 003246 000000 .WORD 0
1302 003250 000000 .WORD 0
1303 003252 000000 .WORD 0

```

B 4

1304	003254	000000			TAB6:	.WORD	0
1305	003256	000000				.WORD	0
1306	003260	000000				.WORD	0
1307	003262	000000				.WORD	0
1308	003264	047050			TAB6A:	.WORD	47050
1309	003266	010000				.WORD	10000
1310	003270	000000				.WORD	0
1311	003272	000000				.WORD	0
1312	003274	000200			TAB7:	.WORD	200
1313	003276	000000				.WORD	0
1314	003300	000000				.WORD	0
1315	003302	000000				.WORD	0
1316	003304	000200			TAB8:	.WORD	200
1317	003306	000000				.WORD	0
1318	003310	000000				.WORD	0
1319	003312	000001				.WORD	1
1320	003314	000400	000000	000000	TAB9:	.WORD	400,0,0,0
1321	003322	000000					
1322	003324	030000			TAB10:	.WORD	30000
1323	003326	003000				.WORD	3000
1324	003330	000000				.WORD	0
1325	003332	000000				.WORD	0
1326	003334	016400			TAB11:	.WORD	16400
1327	003336	000000				.WORD	0
1328	003340	000000				.WORD	0
1329	003342	000000				.WORD	0
1330	003344	030000	003000	000002	TAB11A:	.WORD	30000,3000,2,0
1331	003352	000000					
1332	003354	016100	000000	000000	TAB12:	.WORD	16100,0,0,1
1333	003362	000001					
1334	003364	016200			TAB13:	.WORD	16200
1335	003366	000000				.WORD	0
1336	003370	000000				.WORD	0
1337	003372	000001				.WORD	1
1338	003374	030000	003000	000000	TAB13B:	.WORD	30000,3000,0,140000
1339	003402	140000					
1340	003404	030000			TAB14:	.WORD	30000
1341	003406	000000				.WORD	0
1342	003410	000000				.WORD	0
1343	003412	000000				.WORD	0
1344	003414	024700			TAB15:	.WORD	24700
1345	003416	000000				.WORD	0
1346	003420	000000				.WORD	0
1347	003422	000000				.WORD	0
1348	003424	025000			TAB16:	.WORD	25000
1349	003426	175363				.WORD	175363
1350	003430	123456				.WORD	123456
1351	003432	123456				.WORD	123456
1352	003434	030000			TAB17:	.WORD	30000
1353	003436	007020				.WORD	7020
1354	003440	000000	000000			.WORD	0,0
1355	003444	023456			TAB18:	.WORD	23456
1356	003446	000000				.WORD	0
1357	003450	000000				.WORD	0
1358	003452	000001				.WORD	1
1359	003454	100200	000000	000000	TAB21:	.WORD	100200,0,0,0

C 3

1360	003462	000000					
1361	003464	100400	000000	000000	TAB22:	.WORD	100400,0,0,0
1362	003472	000000					
1363	003474	000200	000000	000000	TAB23:	.WORD	200,0,0,1
1364	003502	000001					
1365	003504	062400	000000	000000	TAB24:	.WORD	62400,0,0,0
1366	003512	000000					
1367	003514	001100	000000	000000	TAB25:	.WORD	1100,0,0,0
1368	003522	000000					
1369	003524	100600	000000	000000	TAB26:	.WORD	100600,0,0,0
1370	003532	000000					
1371	003534	001000	000000	000000	TAB27:	.WORD	1000,0,0,0
1372	003542	000000					
1373	003544	000600	000000	000000	TAB28:	.WORD	600,0,0,0
1374	003552	000000					
1375	003554	010100	000000	000000	TAB29:	.WORD	10100,0,0,0
1376	003562	000000					
1377	003564	010100	000000	002000	TAB29A:	.WORD	10100,0,2000,0
1378	003572	000000					
1379							
1380	003574	000500	000000	000000	TAB30:	.WORD	500,0,0,0
1381	003602	000000					
1382	003604	100400	000000	000000	TAB31:	.WORD	100400,0,0,0
1383	003612	000000					
1384	003614	016000	000000	000000	TAB32:	.WORD	16000,0,0,0
1385	003622	000000					
1386	003624	011600	000000	000000	TAB33:	.WORD	11600,0,0,0
1387	003632	000000					
1388	003634	000640	000000	000000	TAB34:	.WORD	640,0,0,0
1389	003642	000000					
1390	003644	077600	000000	000000	TAB40:	.WORD	77600,0,0,0
1391	003652	000000					
1392	003654	100200	000000	000000	TAB41:	.WORD	100200,0,0,1
1393	003662	000001					
1394	003664	000340	000000	000000	TAB42:	.WORD	340,0,0,0
1395	003672	000000					
1396	003674	000077	177777	177777	TAB43:	.WORD	77,177777,177777,177776
1397	003702	177776					
1398	003704	000577	177777	177777	TAB45:	.WORD	577,-1,-1,-1
1399	003712	177777					
1400	003714	000577	177777	000000	TAB46:	.WORD	577,-1,0,0
1401	003722	000000					
1402	003724	173737	124242	052525	TAB47:	.WORD	173737,124242,052525,12346
1403	003732	012346					
1404	003734	000000	000000	052525	TAB47A:	.WORD	0,0,052525,12346
1405	003742	012346					
1406	003744	173737	124242	000000	TAB48:	.WORD	173737,124242,0,0
1407	003752	000000					
1408	003754	000600	000000	000000	TAB49:	.WORD	600,0,0,0
1409	003762	000000					
1410							
1411	003764				START:		
1412					;; LCP/ORION ROUTINE TO SAVE EMTULATOR AND PRIORITY		
1413							
1414	003764	005737	004052		EMTSAV: TST	SAV30	;; FIRST TIME THROUGH ?
1415	003770	001034			BNE	VMKOR	;; BRANCH IF BEEN HERE ALREADY

D3

```

1416 003772 032737 000040 000052      BIT      @BIT5,@#52      ;; ARE WE IN UFD MODE ?
1417 004000 001430                BEQ      VMKOR          ;; LEAVE IF NOT
1418 004002 012737 177777 004056      MOV      @-1,UFDPLG    ;; SET UFD FLAG
1419 004010 032737 000100 000052      BIT      @BIT6,@#52    ;; ARE WE IN QUIET MODE ?
1420 004016 001403                BEQ      1#           ;; BR IF NOT
1421 004020 012737 177777 004060      MOV      @-1,UQUIET    ;; SET QUIET MODE
1422 004026 104042                1#:      EMT      42        ;; GET ADDRESS OF XXDP DCA TABLE
1423 004030 005060 000042                CLR      42(R0)       ;; CLR XXDP "DRSERR"
1424 004034 013737 000030 004052      MOV      30,SAV30     ;; SAVE EMULATOR ADDRESS
1425 004042 013737 000032 004054      MOV      32,SAV32     ;; SAVE EMULATOR PRIORITY LEVEL
1426 004050 000404                BR       VMKOR        ;; GET AROUND TAG AREA
1427 004052 000000      SAV30: .WORD 0      ;; PUT EMULATOR INFO HERE
1428 004054 000000      SAV32: .WORD 0      ;; PUT PRIORITY LOCATION      HERE
1429 004056 000000      UFDPLG: .WORD 0    ;; USER FRIENDLY MODE FLAG
1430 004060 000000      UQUIET: .WORD 0    ;; UFD QUIET MODE FLAG
1431 004062
1432
1433
1434
1435 004062
1436
1437
1438 004062 012706 001100      1#:      .SBTTL  INITIALIZE THE COMMON TAGS
1439 004066 005026                ;;CLEAR THE COMMON TAGS (%CHTAG) AREA
1440 004070 022706 001140      MOV      @%CHTAG,R6   ;;FIRST LOCATION TO BE CLEARED
1441 004074 001374                CLR      (R6)         ;;CLEAR MEMORY LOCATION
1442 004076 012706 001100      CMP      @SWR,R6      ;;DONE?
1443                BNE      -6           ;;LOOP BACK IF NO
1444                MOV      @STACK,SP    ;;SETUP THE STACK POINTER
1445                ;;INITIALIZE A FEW VECTORS
1446 004102 012737 133054 000020      MOV      @%SCOPE,@%IOTVEC ;;IOT VECTOR FOR SCOPE ROUTINE
1447 004110 012737 000340 000022      MOV      @340,@%IOTVEC+2 ;;LEVEL 7
1448 004116 012737 133342 000030      MOV      @%ERROR,@%EMTVEC ;;EMT VECTOR FOR ERROR ROUTINE
1449 004124 012737 000340 000032      MOV      @340,@%EMTVEC+2 ;;LEVEL 7
1450 004132 012737 136060 000034      MOV      @%TRAP,@%TRAPVEC ;;TRAP VECTOR FOR TRAP CALLS
1451 004140 012737 000340 000036      MOV      @340,@%TRAPVEC+2 ;;LEVEL 7
1452 004146 012737 136142 000024      MOV      @%PWRDN,@%PWRVEC ;;POWER FAILURE VECTOR
1453 004154 012737 000340 000026      MOV      @340,@%PWRVEC+2 ;;LEVEL 7
1454 004162 013737 132766 132760      MOV      %ENDCT,%EOPCT ;;SETUP END-OF-PROGRAM COUNTER
1455 004170 005037 001164                CLR      %TIMES       ;;INITIALIZE NUMBER OF ITERATIONS
1456 004174 005037 001166                CLR      %ESCAPE      ;;CLEAR THE ESCAPE ON ERROR ADDRESS
1457 004200 112737 000001 001115      MOV      @1,%ERMAX    ;;ALLOW ONE ERROR PER TEST
1458 004206 012737 004206 001106      MOV      @.,%LPADR    ;;INITIALIZE THE LOOP ADDRESS FOR SCOPE
1459 004214 012737 004214 001110      MOV      @.,%LPERR    ;;SETUP THE ERROR LOOP ADDRESS
1460                ;;SIZE FOR A HARDWARE SWITCH REGISTER. IF NOT FOUND OR IT IS
1461                ;;EQUAL TO A "-1", SETUP FOR A SOFTWARE SWITCH REGISTER.
1462 004222 013746 000004                MOV      @%ERRVEC,-(SP) ;;SAVE ERROR VECTOR
1463 004226 012737 004262 000004      MOV      @64,%ERRVEC  ;;SET UP ERROR VECTOR
1464 004234 012737 177570 001140      MOV      @0SWR,SWR    ;;SETUP FOR A HARDWARE SWICH REGISTER
1465 004242 012737 177570 001142      MOV      @0DISP,DISPLAY ;;AND A HARDWARE DISPLAY REGISTER
1466 004250 022777 177777 174662      CMP      @-1,%SWR     ;;TRY TO REFERENCE HARDWARE SWR
1467 004256 001012                BNE      66#         ;;BRANCH IF NO TIMEOUT TRAP OCCURRED
1468                ;;AND THE HARDWARE SWR IS NOT = -1
1469 004260 000403                BR       65#         ;;BRANCH IF NO TIMEOUT
1470 004262 012716 004270      64#:    MOV      @65,(SP)    ;;SET UP FOR TRAP RETURN
1471 004266 000002                RTI
1472 004270 012737 000176 001140      65#:    MOV      @SWREG,SWR  ;;POINT TO SOFTWARE SWR
1473 004276 012737 000174 001142      MOV      @DISPREG,DISPLAY
    
```


E 3

```
1472 004304 012637 000004      664:  MOV      (SP)+,0#ERRVEC  ;RESTORE ERROR VECTOR
1473
1474 004310 005037 001206          CLR      #PASS             ;CLEAR PASS COUNT
1475 004314 132737 000200 001221    BITB     #APTSIZE,#ENVM    ;TEST USER SIZE UNDER APT
1476 004322 001403          BEQ      67#              ;YES,USE NON-APT SWITCH
1477 004324 012737 001222 001140    MOV      #SWREG,SWR       ;NO,USE APT SWITCH REGISTER
1478 004332
1479 004332 012737 132334 000004    674:  MOV      #TOUT,0#ERRVEC  ;POINT TO TIMEOUT ROUTINE
1480 004340 012737 000340 000006    MOV      #340,0#ERRVEC+2 ;AT PRIORITY 7
1481 004346 012737 131600 000114    MOV      #RAMPAR,0#114   ;POINT PARITY ABORT
1482 004354 012737 000340 000116    MOV      #340,0#116      ;AT PRIORITY7
1483 004362 012737 132516 000250    MOV      #MMUTRP,0#250   ;POINT MMU TRAP VECTOR
1484 004370 012737 000340 000252    MOV      #340,0#252      ;
1485 004376 005037 177766          CLR      #177766         ;CLEAR CPU ERROR REGISTER
1486 004402 032737 000040 000052    BIT      #BIT05,0#52     ;IN UFD MODE ?
1487 004410 001051          BNE      LOOP            ;IF SO, SKIP PRINTOUT
1488
1489      .SBTTL  TYPE PROGRAM NAME
1490      ;TYPE THE NAME OF THE PROGRAM IF FIRST PASS
1491      INC      #-1         ;FIRST TIME?
1492      BNE      68#         ;BRANCH IF NO
1493      CMP      #ENDAD,0#42 ;ACT-11?
1494      BEQ      68#         ;BRANCH IF YES
1495      TYPE     .69#        ;TYPE ASCIZ STRING
1496      .SBTTL  GET VALUE FOR SOFTWARE SWITCH REGISTER
1497      TST      #0#42      ;ARE WE RUNNING UNDER XXDP/ACT?
1498      BNE      70#         ;BRANCH IF YES
1499      CMPB     #ENV,#1     ;ARE WE RUNNING UNDER APT?
1500      BEQ      70#         ;BRANCH IF YES
1501      CMP      SWR,#SWREG  ;SOFTWARE SWITCH REG SELECTED?
1502      BNE      71#         ;BRANCH IF NO
1503      GTSWR    ;GET SOFT-SWR SETTINGS
1504      BR      71#         ;
1505      MOVB     #1,#AUTOB   ;SET AUTO-MODE INDICATOR
1506      BR      68#         ;
1507      ;69# : .ASCIZ <CRLF>*KDJ11-B CPU DIAGNOSTIC*<CRLF>
1508      68# :
1509      JSR      PC,Q22SIZ   ;SIZE FOR Q22BE
1510
1511      LOOP:
1512      .DSABLE AMA
1513      ;*****
1514      TST1:  SCOPE
1515      .SBTTL  BASE INSTRUCTION SET TESTS
1516      ;*****
1517      ;
1518      ; BEGIN BASE INSTRUCTION SET TESTING
1519      ;*****
1520      ;*****
1521      FRSTST:
1522      ;TEST BEQ BNE INSTRUCTIONS
1523      ;*****
1524      ;THESE TWO INSTRUCTIONS ARE FUNDAMENTAL TO RECOGNIZING ERROR CONDITIONS
1525      SCC
1526      CLZ      ;CC=0100 - Z BIT CLEARED
1527      BEQ      1#         ;*TEST INSTR -TRY TO CAUSE A BEQ ERROR
```



```

1584
1585
1586 004636 012737 052525 000000 ; TEST DATA PATHS - DATA 0'S AND 1'S
1587 004644 023727 000000 052525 MOV #052525,R#0 ;SETUP DATA
1588 004652 001401 CMP #0,#052525 ; TEST FOR CORRECT DATA
1589 004654 104001 BEQ 2# ;
1590 004656 1# : ERROR +1 ;CPU ERROR
1591 2# :
1592 004656 ;
1593 ;
1594 004656 005037 000000 ; TEST DATA PATHS - 1'S
1595 004662 005137 000000 CLR #0
1596 004666 023727 000000 177777 COM #0 ;SET UP MEMORY LOCATION 0 = 111111
1597 004674 001401 CMP #0,#177777 ; TEST DATA
1598 004676 104001 BEQ 2# ;BRANCH IF NO ERROR
1599 004700 1# : ERROR +1 ;CPU ERROR
1600 2# :
1601 ;
1602 004700 ;GPROTS:
1603 ;
1604 004700 012700 177777 ; RO BIT TESTS
1605 004704 020027 177777 MOV #177777,R0 ;R0=177777
1606 004710 001401 CMP R0,#177777 ;DOES R0=177777
1607 BEQ 1# ;YES GO ON
1608 004712 104001 ERROR +1 ;CPU ERROR ;NO GO TO ERROR
1609 004714 005000 1# : CLR R0 ;R0=0
1610 004716 020027 000000 CMP R0,#0 ;DOES R0=0
1611 004722 001401 BEQ 2# ;YES GO ON
1612 ; ;NO GO TO ERROR
1613 004724 104001 ERROR +1 ;CPU ERROR
1614 004726 012700 125252 2# : MOV #125252,R0 ;R0=125252
1615 004732 020027 125252 CMP R0,#125252 ;DOES R0=125252
1616 004736 001401 BEQ 3# ;YES GO ON
1617 ; ;NO GO TO ERROR
1618 004740 104001 ERROR +1 ;CPU ERROR
1619 004742 012700 052525 3# : MOV #52525,R0 ;R0=52525
1620 004746 020027 052525 CMP R0,#52525 ;DOES R0=52525
1621 004752 001401 BEQ 4# ;YES GO ON
1622 ; ;NO GO TO ERROR
1623 004754 104001 ERROR +1 ;CPU ERROR
1624 004756 4# :
1625 ;
1626 004756 ;GPR1TS:
1627 ;
1628 004756 012701 177777 ; R1 BIT TESTS
1629 004762 020127 177777 MOV #177777,R1 ;R1=177777
1630 004766 001401 CMP R1,#177777 ;DOES R1=177777
1631 BEQ 1# ;YES GO ON
1632 ; ;NO GO TO ERROR
1633 004770 104001 ERROR +1 ;CPU ERROR
1634 004772 005001 1# : CLR R1 ;R1=0
1635 004774 020127 000000 CMP R1,#0 ;DOES R1=0
1636 005000 001401 BEQ 2# ;YES GO ON
1637 ; ;NO GO TO ERROR
1638 005002 104001 ERROR +1 ;CPU ERROR
1639 005004 012701 125252 2# : MOV #125252,R1 ;R1=125252
1639 005010 020127 125252 CMP R1,#125252 ;DOES R1=125252

```

```

1640 005014 001401          BEQ      3#          ; YES GO ON
1641                                ; NO GO TO ERROR
1642 005016 104001          ERROR    +1          ; CPU ERROR
1643 005020 012701 052525 3#:  MOV     #52525,R1    ; R1=52525
1644 005024 020127 052525    CMP     R1,#52525    ; DOES R1=52525
1645 005030 001401          BEQ      4#          ; YES GO ON
1646                                ; NO GO TO ERROR
1647 005032 104001          ERROR    +1          ; CPU ERROR
1648 005034          4#:
1649                                ;
1650 005034          ; GPR2TS:
1651                                ;
1652 005034 012702 177777    ; R2 BIT TESTS
1653 005040 020227 177777    MOV     #177777,R2   ; R2=177777
1654 005044 001401          CMP     R2,#177777  ; DOES R2=177777
1655                                BEQ     1#          ; YES GO ON
1656                                ; NO GO TO ERROR
1657 005046 104001          ERROR    +1          ; CPU ERROR
1658 005050 005002          CLR     R2          ; R2=0
1659 005052 020227 000000    CMP     R2,#0       ; DOES R2=0
1660 005056 001401          BEQ     2#          ; YES GO ON
1661                                ; NO GO TO ERROR
1662 005060 104001          ERROR    +1          ; CPU ERROR
1663 005062 012702 125252 2#:  MOV     #125252,R2   ; R2=125252
1664 005066 020227 125252    CMP     R2,#125252 ; DOES R2=125252
1665                                BEQ     3#          ; YES GO ON
1666                                ; NO GO TO ERROR
1667 005074 104001          ERROR    +1          ; CPU ERROR
1668 005076 012702 052525 3#:  MOV     #52525,R2   ; R2=52525
1669 005102 020227 052525    CMP     R2,#52525   ; DOES R2=52525
1670 005106 001401          BEQ     4#          ; YES GO ON
1671                                ; NO GO TO ERROR
1672 005110 104001          ERROR    +1          ; CPU ERROR
1673 005112          4#:
1674                                ;
1675                                ; GPR3TS:
1676                                ;
1677 005112 012703 177777    ; R3 BIT TESTS
1678 005116 020327 177777    MOV     #177777,R3   ; R3=177777
1679 005122 001401          CMP     R3,#177777  ; DOES R3=177777
1680                                BEQ     1#          ; YES GO ON
1681                                ; NO GO TO ERROR
1682 005124 104001          ERROR    +1          ; CPU ERROR
1683 005126 005003          CLR     R3          ; R3=0
1684 005130 020327 000000    CMP     R3,#0       ; DOES R3=0
1685 005134 001401          BEQ     2#          ; YES GO ON
1686                                ; NO GO TO ERROR
1687 005136 104001          ERROR    +1          ; CPU ERROR
1688 005140 012703 125252 2#:  MOV     #125252,R3   ; R3=125252
1689 005144 020327 125252    CMP     R3,#125252 ; DOES R3=125252
1690                                BEQ     3#          ; YES GO ON
1691                                ; NO GO TO ERROR
1692 005152 104001          ERROR    +1          ; CPU ERROR
1693 005154 012703 052525 3#:  MOV     #52525,R3   ; R3=52525
1694 005160 020327 052525    CMP     R3,#52525   ; DOES R3=52525
1695 005164 001401          BEQ     4#          ; YES GO ON
1696                                ; NO GO TO ERROR
1697 005166 104001          ERROR    +1          ; CPU ERROR

```

COKDAAO KDJ11-B CLUSTER MACY11 30(1046) 23-JAN-84 18:56 PAGE 34
 COKDAA.P11 23-JAN-84 18:55 BASE INSTRUCTION SET TESTS

SEQ 0034

```

1696 005170          4#:
1697          ;
1698 005170          ;GPR4TS:
1699          ;
1700 005170 012704 177777          ; R4 BIT TESTS
1701 005174 020427 177777          MOV    #177777,R4          ;R4=177777
1702 005200 001401          CMP    R4,#177777          ;DOES R4=177777
1703          BEQ    1#          ;YES GO ON
1704 005202 104001          ;NO GO TO ERROR
1705 005204 005004          ;CPU ERROR
1706 005206 020427 000000          1#: CLR    R4          ;R4=0
1707 005212 001401          CMP    R4,#0          ;DOES R4=0
1708          BEQ    2#          ;YES GO ON
1709 005214 104001          ;NO GO TO ERROR
1710 005216 012704 125252          ;CPU ERROR
1711 005222 020427 125252          2#: MOV    #125252,R4          ;R4=125252
1712 005226 001401          CMP    R4,#125252          ;DOES R4=125252
1713          BEQ    3#          ;YES GO ON
1714 005230 104001          ;NO GO TO ERROR
1715 005232 012704 052525          ;CPU ERROR
1716 005236 020427 052525          3#: MOV    #52525,R4          ;R4=52525
1717 005242 001401          CMP    R4,#52525          ;DOES R4=52525
1718          BEQ    4#          ;YES GO ON
1719 005244 104001          ;NO GO TO ERROR
1720 005246          ;CPU ERROR
1721          4#:
1722 005246          ;GPR5TS:
1723          ;
1724 005246 012705 177777          ; R5 BIT TESTS
1725 005252 020527 177777          MOV    #177777,R5          ;R5=177777
1726 005256 001401          CMP    R5,#177777          ;DOES R5=177777
1727          BEQ    1#          ;YES GO ON
1728 005260 104001          ;NO GO TO ERROR
1729 005262 005005          ;CPU ERROR
1730 005264 020527 000000          1#: CLR    R5          ;R5=0
1731 005270 001401          CMP    R5,#0          ;DOES R5=0
1732          BEQ    2#          ;YES GO ON
1733 005272 104001          ;NO GO TO ERROR
1734 005274 012705 125252          ;CPU ERROR
1735 005300 020527 125252          2#: MOV    #125252,R5          ;R5=125252
1736 005304 001401          CMP    R5,#125252          ;DOES R5=125252
1737          BEQ    3#          ;YES GO ON
1738 005306 104001          ;NO GO TO ERROR
1739 005310 012705 052525          ;CPU ERROR
1740 005314 020527 052525          3#: MOV    #52525,R5          ;R5=52525
1741 005320 001401          CMP    R5,#52525          ;DOES R5=52525
1742          BEQ    4#          ;YES GO ON
1743 005322 104001          ;NO GO TO ERROR
1744 005324          ;CPU ERROR
1745          4#:
1746 005324          ;GPR6TS:
1747          ;
1748 005324 012706 177777          ; R6 BIT TESTS
1749 005330 020627 177777          MOV    #177777,R6          ;R6=177777
1750 005334 001401          CMP    R6,#177777          ;DOES R6=177777
1751          BEQ    1#          ;YES GO ON
          ;NO GO TO ERROR

```

```

1752 005336 104001          ERROR +1          ;CPU ERROR
1753 005340 005006          CLR    R6          ;R6=0
1754 005342 020627 000000 1#:  CMP    R6,#0      ;DOES R6=0
1755 005346 001401          BEQ    2#          ;YES GO ON
1756                                ;NO GO TO ERROR
1757 005350 104001          ERROR +1          ;CPU ERROR
1758 005352 012706 125252 2#:  MOV    #125252,R6  ;R6=125252
1759 005356 020627 125252  CMP    R6,#125252 ;DOES R6=125252
1760 005362 001401          BEQ    3#          ;YES GO ON
1761                                ;NO GO TO ERROR
1762 005364 104001          ERROR +1          ;CPU ERROR
1763 005366 012706 052525 3#:  MOV    #52525,R6  ;R6=52525
1764 005372 020627 052525  CMP    R6,#52525  ;DOES R6=52525
1765 005376 001401          BEQ    4#          ;YES GO ON
1766                                ;NO GO TO ERROR
1767 005400 104001          ERROR +1          ;CPU ERROR
1768 005402 012706 001000 4#:  MOV    #STBOT,R6  ;RESTORE SP
1769
1770                                ;
1771 005406                                ;PSWBTS:
1772                                ;
1773 005406 012737 000377 177776 ; PSW LOW BYTE BIT TESTS
1774 005414 022737 000357 177776 ; MOV    #377,#177776 ;PS=357 T BIT SHOULDN'T SET
1775 005422 001401          BEQ    1#          ;DOES PS=357
1776                                ;YES GO ON
1777                                ;NO GO TO ERROR
1778 005424 104001          ERROR +1          ;CPU ERROR
1779 005426 005037 177776 1#:  CLR    #177776    ;PS=0
1780 005432 022737 000000 177776 ; CMP    #0,#177776 ;DOES PS=0
1781 005440 001401          BEQ    2#          ;YES GO ON
1782                                ;NO GO TO ERROR
1783 005442 104001          ERROR +1          ;CPU ERROR
1784 005444 012737 000105 177776 2#:  MOV    #105,#177776 ;PS=105
1785 005452 022737 000105 177776 ; CMP    #105,#177776 ;DOES PS=105
1786 005460 001401          BEQ    3#          ;YES GO ON
1787                                ;NO GO TO ERROR
1788 005462 104001          ERROR +1          ;CPU ERROR
1789 005464 012737 000252 177776 3#:  MOV    #252,#177776 ;PS=252
1790 005472 022737 000252 177776 ; CMP    #252,#177776 ;DOES PS=252
1791 005500 001401          BEQ    4#          ;YES GO ON
1792                                ;NO GO TO ERROR
1793 005502 104001          ERROR +1          ;CPU ERROR
1794 005504                                ;
1795 005504                                ;MSPO:
1796                                ;
1797                                ; TEST SINGLE OPERAND INSTRUCTIONS- MODE 0
1798                                ;*****
1799                                ;THE INC, COM, CLR, AND DECREMENT INSTRUCTIONS ARE VERIFIED.
1800 005504 005004          CLR    R4          ;INITIALIZE R4 WITH DATA
1801 005506 005104          COM    R4          ;
1802 005510 005004          CLR    R4          ;*TEST INSTRUCTION
1803 005512 001401          BEQ    2#          ;BRANCH IF R4 CLEARED
1804 005514 104001          ERROR +1          ;CPU ERROR
1805 005516 005104          COM    R4          ;*TEST COMPLIMENT INSTRUCTION
1806 005520 005204          INC    R4          ;*TEST INCREMENT INSTRUCTION
1807 005522 001401          BEQ    4#          ;BRANCH IF R4 =0

```

```

1808                                     ;COMPLIMENT OR INCREMENT FAILED
1809 005524 104001 3$: ERROR +1 ;CPU ERROR
1810 005526 4$:
1811
1812 ;
1813 005526 ;MSPB:
1814
1815 ; TEST SINGLE OPS - EVEN BYTE OF CLRB, DECB, AND COMB
1816 005526 005004 CLR R4
1817 005530 005104 COM R4 ;SETUP TEST REGISTER
1818 005532 105004 CLRB R4 ;*TEST CLEAR BYTE INSTRUCTION
1819 005534 001401 BEQ 2$ ;BRANCH IF GOOD
1820 ;CLEAR EVEN BYTE FAILED
1821 005536 104001 1$: ERROR +1 ;CPU ERROR
1822 005540 105304 2$: DECB R4 ;*TEST DECREMENT BYTE
1823 005542 100002 BPL 3$ ;DECREMENT BYTE FAILED
1824 005544 105104 COMB R4 ;*TEST COMPLIMENT BYTE
1825 005546 001401 BEQ 4$ ;BRANCH IF GOOD
1826 ;COMPLIMENT OR DECREMENT FAILED TO WORK
1827 005550 104001 3$: ERROR +1 ;CPU ERROR
1828 005552 4$:
1829
1830 ;
1831 005552 ;MSPC:
1832 ; TEST SINGLE OPS - MODE 1 CLRB, COMB, AND INCB
1833 005552 005004 CLR R4
1834 005554 005014 CLR (R4)
1835 005556 005114 COM (R4) ;SETUP TEST DATA
1836 005560 005014 CLR (R4) ;*TEST INSTRUCTION
1837 005562 001401 BEQ 2$ ;BRANCH IF GOOD
1838 ;MODE 1 FAILED
1839 005564 104001 1$: ERROR +1 ;CPU ERROR
1840 005566 005114 2$: COM (R4) ;*TEST INSTRUCTION
1841 005570 001403 BEQ 3$ ;(0)SHOULD = -1
1842 005572 100002 BPL 3$ ;
1843 005574 005214 INC (R4) ;*TEST INSTRUCTION
1844 005576 001401 BEQ 4$ ;BRANCH IF GOOD
1845 ;COM OR INC FAILED TO ALTER LOC 0 CORRECTLY
1846 005600 104001 3$: ERROR +1 ;CPU ERROR
1847 005602 4$:
1848
1849 ;
1850 005602 ;MSPD:
1851
1852 ; TEST SINGLE OPS MODE1-EVEN BYTE-CLRB,COMB,INCB
1853 005602 005004 CLR R4
1854 005604 005014 CLR (R4)
1855 005606 005114 COM (R4) ;SETUP TEST DATA
1856 005610 105014 CLRB (R4) ;*TEST INSTRUCTION
1857 005612 105014 CLRB (R4) ;*TEST INSTRUCTION
1858 005614 001401 BEQ 2$ ;BRANCH IF GOOD
1859 ;CLEAR (0) EVEN BYTE FAILED
1860 005616 104001 1$: ERROR +1 ;CPU ERROR
1861 005620 105214 2$: INCB (R4) ;*TEST INSTRUCTION
1862 005622 100405 BMI 3$ ; TEST FLAGS
1863 005624 001404 BEQ 3$

```

```

1864 005626 105114      COMB   (R4)      ;*TEST INSTRUCTION
1865 005630 105214      INCB   (R4)
1866 005632 105214      INCB   (R4)
1867 005634 001401      BEQ    4#        ;BRANCH IF GOOD
1868                                     ;COMB OR INCB FAILED
1869 005636 104001      3#:    ERROR   +1      ;CPU ERROR
1870 005640      4#:
1871
1872
1873 005640      ;
1874      MSPEO:
1875      ;
1876 005640 005004      ; TEST SINGLE OPS - ODD BYTE - CLRB, COMB, DECB
1877 005642 005014      CLR    R4
1878 005644 005114      CLR    (R4)
1879 005646 005204      COM    (R4)      ;SETUP TEST DATA
1880 005650 105014      INC    R4        ;POINT TO ODD BYTE
1881 005652 001401      CLRB  (R4)      ;*TEST INSTRUCTION
1882                                     ;BRANCH IF GOOD
1883 005654 104001      BEQ    1#        ;CLEAR ODD BYTE FAILED
1884 005656 005304      1#:    ERROR   +1      ;CPU ERROR
1885 005660 005214      DEC    R4        ;POINT TO EVEN BYTE
1886 005662 005204      INC    (R4)     ;LOC 0=1 0
1887 005664 105114      INC    R4        ;POINT TO ODD BYTE
1888 005666 105214      COMB  (R4)      ;*TEST INSTRUCTION
1889 005670 100003      INCB  (R4)      ;LOC 0=-1 0
1890 005672 001402      BPL   2#        ;BRANCH IF ERROR
1891 005674 105214      BEQ   2#
1892 005676 001401      INCB  (R4)      ;*TEST INSTRUCTION
1893                                     ;BRANCH IF GOOD
1894 005700 104001      BEQ   3#        ;MODE 1, ODD BYTE FAILED
1895 005702      2#:    ERROR   +1      ;CPU ERROR
1896      3#:
1897
1898 005702      ;
1899      MSPF:
1900 005702 005004      ; TEST SINGLE OP - MODE 2 - CLR, COM, INC
1901 005704 105104      CLR    R4
1902 005706 005204      COMB  R4
1903 005710 005014      INC    R4        ;R4=400
1904 005712 005114      CLR   (R4)      ;400=0
1905 005714 005024      COM   (R4)      ;400=-1
1906 005716 001401      CLR   (R4)*     ;*TEST INSTRUCTION
1907                                     ;BRANCH IF GOOD
1908 005720 104001      BEQ   1#        ;MODE 2 CLEAR FAILED
1909 005722 005304      1#:    ERROR   +1      ;CPU ERROR
1910 005724 005304      DEC   R4
1911 005726 005124      DEC   R4        ;R4=400
1912 005730 100004      COM   (R4)*     ;*TEST INSTRUCTION
1913 005732 005304      BPL   2#        ;BRANCH IF FAILURE
1914 005734 005304      DEC   R4
1915 005736 005224      DEC   R4        ;R4=400
1916 005740 001401      INC   (R4)*     ;*TEST INSTRUCTION
1917                                     ;BRANCH IF GOOD
1918 005742 104001      BEQ   3#        ;MODE 2 FAILURE
1919 005744      2#:    ERROR   +1      ;CPU ERROR
      3#:

```



```

1920
1921
1922 005744      ; MSPG:
1923
1924      ;      TEST CLRB, COMB, DECB, MODE 2 - EVEN BYTE
1925 005744 005004      CLR      R4
1926 005746 105104      COMB     R4
1927 005750 005204      INC      R4          ;R4=400
1928 005752 005014      CLR      (R4)
1929 005754 005114      COM      (R4)      ;400=-1
1930 005756 105024      CLRB    (R4)+     ;*TEST INSTRUCTION
1931 005760 001401      BEQ     1$        ;BRANCH IF GOOD
1932                                     ;MODE 2 EVEN BYTE FAILED
1933 005762 104001      1$:      ERROR    +1      ;CPU ERROR
1934 005764 005304      DEC     R4
1935 005766 105324      DECB   (R4)+     ;*TEST INSTRUCTION
1936 005770 100003      BPL    2$        ;BRANCH IF BAD
1937 005772 005304      DEC     R4        ;POINT TO EVEN BYTE
1938 005774 105124      COMB   (R4)+     ;*TEST INSTRUCTION
1939 005776 001401      BEQ     3$        ;BRANCH IF GOOD
1940                                     ;MODE 2, EVEN BYTE FAILED
1941 006000 104001      2$:      ERROR    +1      ;CPU ERROR
1942 006002      3$:
1943
1944      ; MSPH:
1945 006002
1946
1947      ;      TEST CLRB, COMB, INCB MODE 2 - ODD BYTE
1948 006002 005004      CLR      R4
1949 006004 105104      COMB     R4
1950 006006 005204      INC      R4          ;R4=400
1951 006010 005014      CLR      (R4)
1952 006012 005114      COM      (R4)      ;400=-1 -1
1953 006014 005214      INC      (R4)      ;POINT TO ODD BYTE
1954 006016 105024      CLRB    (R4)+     ;*TEST INSTRUCTION
1955 006020 001401      BEQ     1$        ;BRANCH IF GOOD
1956                                     ;MODE 2, ODD BYTE FAILED
1957 006022 104001      1$:      ERROR    +1      ;CPU ERROR
1958 006024 005304      DEC     R4        ;POINT TO ODD BYTE
1959 006026 005304      DEC     R4
1960 006030 105224      INCB   (R4)+     ;400=1 0
1961 006032 105124      COMB   (R4)+     ;*TEST INSTRUCTION
1962 006034 100003      BPL    2$        ;BRANCH IF MODE 2 FAILED
1963 006036 005304      DEC     R4        ;POINT TO ODD BYTE
1964 006040 105224      INCB   (R4)+
1965 006042 001401      BEQ     3$        ;BRANCH IF GOOD
1966                                     ;MODE 2, ODD BYTE FAILED
1967 006044 104001      2$:      ERROR    +1      ;CPU ERROR
1968 006046      3$:
1969
1970      ; MSPI:
1971 006046
1972
1973      ;      TEST CLR, COM, INC - MODE 3
1974 006046 005004      CLR      R4
1975 006050 005014      CLR      (R4)      ;0=0

```



```

2032 006204 104001      4:  ERROR  +1          ;CPU ERROR
2033 006206 005304      5:  DEC    R4          ;R4=401
2034 006210 005304          DEC    R4          ;R4=401
2035 006212 105134          COMB   @ (R4).      ;403=377
2036 006214 005304          DEC    R4
2037 006216 005304          DEC    R4
2038 006220 105234          INCB  @ (R4).      ;*TEST INSTRUCTION
2039 006222 001401          BEQ   7$          ;BRANCH IF GOOD
2040                                     ;MODE3 ODD BYTE FAILED.
2041 006224 104001      6:  ERROR  +1          ;CPU ERROR
2042 006226
2043
2044
2045 006226      ; MSPL:
2046
2047      ; TEST CLR, COM, DEC  MODE 4
2048 006226 005004      CLR   R4
2049 006230 105104      COMB  R4
2050 006232 005204      INC   R4          ;R4=400
2051 006234 005014      CLR  (R4)
2052 006236 005124      COM  (R4).      ;400=-1
2053 006240 005014      CLR  (R4)
2054 006242 005224      INC  (R4).      ;402=1
2055 006244 005044      CLR  -(R4)      ;*TEST INSTRUCTION
2056 006246 001401      BEQ  1$          ;BRANCH IF GOOD
2057                                     ;MODE 4 FAILED
2058 006250 104001      1:  ERROR  +1          ;CPU ERROR
2059 006252 005344      DEC  -(R4)      ;*TEST INSTRUCTION 400=-2
2060 006254 005114      COM  (R4)      ;400=1
2061 006256 001405      BEQ  2$          ;BRANCH IF BAD
2062 006260 100404      BMI  2$          ;BRANCH IF BAD
2063 006262 005204      INC  R4
2064 006264 005204      INC  R4          ;R4=400
2065 006266 005344      DEC  -(R4)      ;*TEST INSTRUCTION
2066 006270 001401      BEQ  3$          ;BRANCH IF GOOD
2067                                     ;MODE 4 FAILED
2068 006272 104001      2:  ERROR  +1          ;CPU ERROR
2069 006274
2070
2071
2072 006274      ; MSPM:
2073
2074      ; TEST COMB, INCB, CLRB - MODE 4, ODD BYTE
2075 006274 005004      CLR   R4
2076 006276 105104      COMB  R4
2077 006300 005204      INC   R4          ;R4=400
2078 006302 005044      CLR  -(R4)      ;376=0
2079 006304 105114      COMB (R4)
2080 006306 005224      INC  (R4).      ;376=001 000
2081 006310 005014      CLR  (R4)
2082 006312 005124      COM  (R4).      ;400=1
2083 006314 005204      INC  R4          ;R4=403
2084 006316 105044      CLRB -(R4)      ; TEST INST. CLEAR ODD BYTE (401)
2085 006320 001401      BEQ  2$          ;BRANCH IF GOOD
2086                                     ;MODE 4 BYTE FAILED
2087 006322 104001      1:  ERROR  +1          ;CPU ERROR

```

C4

2088	006324	005204	21:	INC	R4	
2089	006326	005204		INC	R4	;R4=403
2090	006330	105144		COMB	(R4)	; TEST INST. 401=377
2091	006332	005304		DEC	R4	
2092	006334	005304		DEC	R4	
2093	006336	105244		INCB	-(R4)	; TEST INST. 401=0
2094	006340	001401		BEQ	41	;BRANCH IF GOOD
2095						;MODE 4 ODD BYTE FAILED
2096	006342	104001	31:	ERROR	+1	;CPU ERROR
2097	006344	105344	41:	DECB	-(R4)	;*TEST INST.
2098	006346	001401		BEQ	61	;BRANCH IF GOOD
2099						;MODE 4 DECREMENT ODD BYTE FAILED
2100	006350	104001	51:	ERROR	+1	;CPU ERROR
2101	006352		61:			
2102						
2103						
2104	006352					
2105						
2106						
2107	006352	005004				
2108	006354	005014		CLR	R4	
2109	006356	105114		CLR	(R4)	
2110	006360	005224		COMB	(R4)	
2111	006362	005054		INC	(R4)+	;O=400
2112	006364	001401		CLR	0-(R4)	;*TEST INST. 400=0
2113				BEQ	11	;BRANCH IF GOOD
2114	006366	104001				;MODE 5 FAILED
2115	006370	005204		ERROR	+1	;CPU ERROR
2116	006372	005204	11:	INC	R4	
2117	006374	005154		INC	R4	;RESET POINTER TO 0
2118	006376	001407		COM	0-(R4)	;*TEST INST. 376=1
2119	006400	005204		BEQ	21	;BRANCH IF BAD
2120	006402	005204		INC	R4	
2121	006404	005354		INC	R4	;REPOSITION POINTER
2122	006406	001403		DEC	0-(R4)	;*TEST INST. 376=0
2123	006410	005224		BEQ	21	;BRANCH IF BAD
2124	006412	105254		INC	(R4)+	;O=401 R4=2
2125	006414	001401		INCB	0-(R4)	;*TEST INST.,400= 0 376
2126				BEQ	31	;BRANCH IF GOOD
2127	006416	104001	21:	ERROR	+1	;MODE 5 FAILED
2128	006420		31:			;CPU ERROR
2129						
2130						
2131	006420					
2132						
2133						
2134	006420	005004				
2135	006422	105104		CLR	R4	
2136	006424	005204		COMB	R4	
2137	006426	005001		INC	R4	;R4=400
2138	006430	105101		CLR	R1	
2139	006432	005301		COMB	R1	
2140	006434	005002		DEC	R1	;R1=376
2141	006436	005012		CLR	R2	;R2=0
2142	006440	005014		CLR	(R2)	;O=0
2143	006442	005114		CLR	(R4)	
				COM	(R4)	;400=-1

2144	006444	005011		CLR	(R1)		;376=0
2145	006446	005454		NEG	0-(R4)		;0=0
2146	006450	001401		BEQ	20		;BRANCH IF GOOD
2147							;NEG FAILED
2148	006452	104001	10:	ERROR	+1		;CPU ERROR
2149	006454	005334	20:	DEC	0-(R4)		;0=-1
2150	006456	005454		NEG	0-(R4)		;0=1
2151	006460	001403		BEQ	30		;BRANCH IF BAD
2152	006462	102402		BVS	30		;BRANCH IF BAD
2153	006464	100401		BMI	30		;BRANCH IF BAD
2154	006466	103401		BCS	40		;BRANCH IF GOOD
2155							;NEG FAILED
2156	006470	104001	30:	ERROR	+1		;CPU ERROR
2157	006472	005334	40:	DEC	0-(R4)		; TEST RESULT OF NEGATE
2158	006474	001401		BEQ	60		;BRANCH IF GOOD
2159							;RESULT OF NEGATE BAD
2160	006476	104001	50:	ERROR	+1		;CPU ERROR
2161	006500	105212	60:	INCB	(R2)		;0=1
2162	006502	005454		NEG	0-(R4)		;0=-1
2163	006504	001403		BEQ	70		;
2164	006506	102402		BVS	70		
2165	006510	103001		BCC	70		;
2166	006512	100401		BMI	80		;BRANCH IF GOOD
2167							;BAD NEGATE
2168	006514	104001	70:	ERROR	+1		;CPU ERROR
2169	006516	105212	80:	INCB	(R2)		;0=0
2170	006520	001401		BEQ	100		;BRANCH IF GOOD
2171	006522	104001	90:	ERROR	+1		;CPU ERROR
2172	006524		100:				
2173							
2174							
2175							
2176	006524		MSPP:				
2177							
2178							
2179	006524	005004		TEST CLR, COM, INC - MODE 6			
2180	006526	005204		CLR	R4		
2181	006530	005204		INC	R4		
2182	006532	005001		INC	R4		;R4=2
2183	006534	105101		CLR	R1		
2184	006536	005201		COMB	R1		
2185	006540	005011		INC	R1		;R1=400
2186	006542	005121		CLR	(R1)		;
2187	006544	005011		COM	(R1)		;400=-1
2188	006546	005211		CLR	(R1)		;R1=402
2189	006550	005002		INC	(R1)		;402=1
2190	006552	005012		CLR	R2		;R2=0
2191	006554	005064	000376	CLR	(R2)		;0=0
2192	006560	001401		CLR	376(R4)		;400=0
2193	006562	104001		BEQ	20		;BRANCH IF GOOD
2194	006564	005364	000376	ERROR	+1		;CPU ERROR
2195	006570	005164	000400	DEC	376(R4)		;400=-1
2196	006574	001405		COM	400(R4)		;402=-1
2197	006576	005264	000400	BEQ	30		;BRANCH IF BAD
2198	006602	005264	000400	INC	400(R4)		;402=-2
2199	006606	001401		INC	400(R4)		
				BEQ	40		;BRANCH IF GOOD

```

2200
2201 006610 104001 34: ERROR +1 ;MODE 6 FAILED
2202 006612 005261 177776 44: INC 2(R1) ;CPU ERROR
2203 006616 001401 BEQ 64 ;400=0
2204 ;BRANCH IF GOOD
2205 006620 104001 54: ERROR +1 ;INC MODE 6 FAILED
2206 006622 64: ;CPU ERROR
2207
2208 ;
2209 ;
2210 ;
2211 006622 MSPQ:
2212
2213 ; TEST NEG MODE 6
2214 006622 005001 CLR R1 ;R1=0
2215 006624 005004 CLR R4
2216 006626 105104 COMB R4
2217 006630 005204 TNC R4 ;R4=400
2218 006632 005014 CLR (R4) ;
2219 006634 005114 COM (R4) ;400=-1
2220 006636 005044 CLR -(R4) ;376=0
2221 006640 005044 CLR -(R4) ;
2222 006642 005224 INC (R4)+ ;374=1 R4=376
2223 006644 005464 000002 NEG 2(R4) ;400=1
2224 006650 001403 BEQ 14 ;NEGATE FAILED
2225 006652 102402 BVS 14
2226 006654 100401 BMI 14
2227 006656 103401 BCS 24 ;BRANCH IF GOOD
2228 ;NEGATE FAILED
2229 006660 104001 14: ERROR +1 ;CPU ERROR
2230 006662 005364 000002 24: DEC 2(R4) ; TEST RESULT OF NEGATE
2231 006666 001401 BEQ 44 ;BRANCH IF GOOD
2232 ;RESULT OF NEGATE FAILED
2233 006670 104001 34: ERROR +1 ;CPU ERROR
2234 006672 005464 000000 44: NEG 0(R4) ;*0=0
2235 006676 001401 BEQ 54 ; BRANCH IF GOOD
2236 ;NEGATE FAILED
2237 006700 104001 54: ERROR +1 ;CPU ERROR
2238 006702 105461 000374 NEGB 374(R1) ;374=0 377
2239 006706 102403 BVS 64 ;
2240 006710 001402 BEQ 64
2241 006712 100001 BPL 64
2242 006714 103401 BCS 74 ;BRANCH IF GOOD
2243 ;NEGATE FAILED
2244 006716 104001 64: ERROR +1 ;CPU ERROR
2245 006720 105261 000374 74: INCB 374(R1) ;374=0
2246 006724 001401 BEQ 94 ;BRANCH IF GOOD
2247 ;NEGATE FAILED
2248 006726 104001 84: ERROR +1 ;CPU ERROR
2249 006730 94:
2250
2251 ;
2252 006730 MSPR:
2253
2254 ; TEST CLR, COM, INC - MODE 7
2255 006730 005001 CLR R1 ;R1=0

```

```

2256 006732 005004      CLR      R4      ;
2257 006734 105104      COMB     R4      ;
2258 006736 005204      INC      R4      ;R4=400
2259 006740 005011      CLR      (R1)
2260 006742 105111      COMB     (R1)
2261 006744 005211      INC      (R1)
2262 006746 005211      INC      (R1)
2263 006750 005211      INC      (R1)      ;,0=402
2264 006752 005014      CLR      (R4)      ;400=0
2265 006754 005064 000002  CLR      2(R4)      ;
2266 006760 005164 000002  COM      2(R4)      ;402=-1
2267 006764 005074 177400  CLR      @-400(R4)  ;402=0
2268 006770 001401      BEQ      2#        ;BRANCH IF GOOD
2269 006772 104001      1#:  ERROR      +1  ;CPU ERROR
2270                                ;INSTRUCTION FAILED
2271 006774 005171 000000  2#:  COM      @0(R1) ;402=-1
2272 007000 100401      BMI      4#        ;BRANCH IF GOOD
2273 007002 104001      3#:  ERROR      +1  ;CPU ERROR
2274
2275 007004 005104      4#:  COM      R4
2276 007006 005274 000401  INC      @401(R4)  ;402=0
2277 007012 001401      BEQ      6#        ;BRANCH IF GOOD
2278 007014 104001      5#:  ERROR      +1  ;CPU ERROR
2279                                ;MODE 7 FAILED
2280 007016      6#:
2281
2282                                ;
2283 007016      ;MSPS:
2284
2285                                ;
2286 007016 005004      ; TEST NEG MODE 7
2287 007020 005014      CLR      R4
2288 007022 005002      CLR      (R4)      ;0=0
2289 007024 105102      CLR      R2
2290 007026 005202      COMB     R2
2291 007030 005012      INC      R2
2292 007032 005472 177400  CLR      (R2)      ;R2=400
2293 007036 103401      NEG      @-400(R2) ;400=0
2294 007040 001401      BCS      1#        ;NEG OF 0=0
2295 007042 104001      BEQ      2#        ;****
2296                                ;BRANCH IF GOOD
2297 007044 005314      1#:  ERROR      +1  ;CPU ERROR
2298 007046 005474 000400  2#:  DEC      (R4)      ;
2299 007052 001403      NEG      @-400(R4) ;0=-1
2300 007054 102402      BEQ      3#        ;0=1
2301 007056 100401      BVS      3#        ;BRANCH IF ERROR
2302 007060 103401      BMI      3#
2303 007062 104001      BCS      4#        ;
2304                                ;BRANCH IF GOOD
2305 007064      3#:  ERROR      +1  ;CPU ERROR
2306                                ;NEGATE MODE 7 FAILED
2307
2308 007064      ;MSP:
2309
2310                                ;
2311 007064 005004      ; TEST SINGLE OPERAND MODE 2 REG 7
                CLR      R4

```

2312	007066	105104	COMB	R4	
2313	007070	005204	INC	R4	;R4=400
2314	007072	005027	CLR	(R7).	;CLEAR NEXT LOCATION
2315	007074	177777	.WORD	-1	;SETUP INITIAL DATA
2316	007076	001401	BEQ	3#	;BRANCH IF GOOD
2317	007100	104001	ERROR	*1	;CPU ERROR
2318	007102				
2319					
2320					
2321					
2322	007102		MSPU:		
2323					
2324					
2325	007102	005004	TEST TST MODE 0		
2326	007104	000277	CLR	R4	;R4=0
2327	007106	000244	SCC		;CONDITION CODES =1111
2328	007110	005704	CLZ		;CC=1011
2329	007112	103403	TST	R4	;*TEST INSTRUCTION
2330	007114	102402	BCS	1#	
2331	007116	100401	BVS	1#	
2332	007120	001401	BMI	1#	;BRANCH IF ERROR
2333	007122	104001	BEQ	2#	;BRANCH IF GOOD
2334			ERROR	*1	;CPU ERROR
2335	007124	005304	DEC	R4	;TST MODE 0 FAILED
2336	007126	000277	SCC		;R4=-1
2337	007130	000250	CLN		
2338	007132	005704	TST	R4	;CC=0111
2339	007134	103403	BCS	3#	;*TEST INSTRUCTION MODE 0
2340	007136	102402	BVS	3#	;BRANCH IF ERROR
2341	007140	001401	BEQ	3#	
2342	007142	100401	BMI	4#	;BRANCH IF GOOD
2343	007144	104001	ERROR	*1	;CPU ERROR
2344					;TST FAILED
2345	007146				
2346					
2347					
2348	007146		MSPV0:		
2349					
2350					
2351	007146	005004	TEST TST MODE 0 BYTE		
2352	007150	105104	CLR	R4	
2353	007152	000277	COMB	R4	;0=000 377
2354	007154	000250	SCC		
2355	007156	105704	CLN		;CC=0111
2356	007160	102403	TSTB	R4	;*TEST INSTRUCTION ON EVEN BYTE
2357	007162	103402	BVS	1#	;BRANCH IF ERROR
2358	007164	102401	BCS	1#	
2359	007166	100401	BVS	1#	
2360	007170	104001	BMI	2#	;BRANCH IF GOOD
2361			ERROR	*1	;CPU ERROR
2362	007172	005204	INC	R4	
2363	007174	105704	TSTB	R4	;POINT TO 1
2364	007176	001401	BEQ	4#	;TEST INSTRUCTION
2365	007200	104001	ERROR	*1	;BRANCH IF GOOD
2366					;CPU ERROR
2367	007202				;TST FAILED ON BYTE


```

2368
2369
2370 007202      ; MSPV:
2371
2372      ;      TEST TST MODE 1
2373 007202 005004  CLR      R4
2374 007204 005014  CLR      (R4)      ;0=0
2375 007206 000277  SCC
2376 007210 000244  CLZ      ;CC=1011
2377 007212 005714  TST      (R4)      ;*TEST INSTRUCTION IN MODE 1
2378 007214 103403  BCS      1#      ;BRANCH IF ERROR
2379 007216 102402  BVS      1#
2380 007220 100401  BMI      1#
2381 007222 001401  BEQ      2#      ;
2382 007224 104001  ERROR    +1      ;BRANCH IF GOOD
2383                                     ;CPU ERROR
2384 007226 005214  2#      INC      (R4)      ;0=1
2385 007230 000277  SCC
2386 007232 005714  TST      (R4)      ; TEST INSTRUCTION
2387 007234 001403  BEQ      3#      ;BRANCH IF ERROR
2388 007236 102402  BVS      3#
2389 007240 103401  BCS      3#
2390 007242 100001  BPL      4#      ;BRANCH IF GOOD
2391 007244 104001  ERROR    +1      ;CPU ERROR
2392                                     ;TST FAILED MODE 1
2393 007246
2394
2395      ; MSPX:
2396 007246
2397
2398      ;      TEST TST MODE 1 BYTE
2399 007246 005004  CLR      R4      ;R4=0
2400 007250 005014  CLR      (R4)
2401 007252 105114  COMB     (R4)
2402 007254 005214  INC      (R4)      ;0=001 000
2403 007256 000277  SCC
2404 007260 000244  CLZ      ;CC=1011
2405 007262 105714  TSTB     (R4)      ;*TEST INSTRUCTION
2406 007264 103403  BCS      1#      ;BRANCH IF ERROR
2407 007266 102402  BVS      1#
2408 007270 100401  BMI      1#
2409 007272 001401  BEQ      2#      ;
2410 007274 104001  ERROR    +1      ;BRANCH IF GOOD
2411                                     ;CPU ERROR
2412 007276 005204  2#      INC      R4      ;R4=1
2413 007300 000277  SCC
2414 007302 105714  TSTB     (R4)      ; TEST INSTRUCTION
2415 007304 001403  BEQ      3#      ;BRANCH IF ERROR
2416 007306 100402  BMI      3#
2417 007310 102401  BVS      3#
2418 007312 103001  BCC      4#      ;BRANCH IF GOOD
2419 007314 104001  ERROR    +1      ;CPU ERROR
2420
2421 007316
2422
2423

```

```

2424 007316      MSPY:
2425
2426      ;      TEST TST MODE 2
2427 007316 005004  CLR      R4      ;
2428 007320 005024  CLR      (R4)+   ;0=0
2429 007322 005014  CLR      (R4)
2430 007324 005114  COM      (R4)   ;2=-1
2431 007326 005004  CLR      R4      ;R4=0
2432 007330 000277  SCC
2433 007332 000244  CLZ      ;CC=1011
2434 007334 005724  TST      (R4)+   ; TEST INSTRUCTION
2435 007336 103403  BCS      1#      ;BRANCH IF ERROR
2436 007340 102402  BVS      1#
2437 007342 100401  BMI      1#
2438 007344 001401  BEQ      2#      ;BRANCH IF GOOD
2439 007346 104001  1#:      ERROR   +1 ;CPU ERROR
2440                                     ;MODE 2 TEST FAILED
2441 007350 005724  2#:      TST      (R4)+ ;TST LOC2
2442 007352 103403  BCS      3#
2443 007354 102402  BVS      3#
2444 007356 001401  BEQ      3#
2445 007360 100401  BMI      4#
2446 007362 104001  3#:      ERROR   +1 ;CPU ERROR
2447                                     ;MODE 2 FAILED
2448 007364  4#:
2449
2450      ;
2451 007364      MSPZ:
2452
2453      ;      TEST TST MODE 2 BYTE
2454 007364 005004  CLR      R4
2455 007366 005024  CLR      (R4)+   ;
2456 007370 105144  COMB     -(R4)   ;0=377 000
2457 007372 005304  DEC      R4      ;R4=0
2458 007374 000277  SCC
2459 007376 000244  CLZ      ;CC=1011
2460 007400 105724  TSTB     (R4)+   ;
2461 007402 102403  BVS      1#      ;BRANCH IF ERROR
2462 007404 103402  BCS      1#
2463 007406 100401  BMI      1#
2464 007410 001401  BEQ      2#      ;BRANCH IF GOOD
2465 007412 104001  1#:      ERROR   +1 ;CPU ERROR
2466                                     ;MODE 2 EVEN BYTE FAILED
2467 007414 000277  2#:      SCC
2468 007416 000250  CLN
2469 007420 105724  TSTB     (R4)+   ;CC=0111
2470 007422 001403  BEQ      3#      ;
2471 007424 103402  BCS      3#
2472 007426 102401  BVS      3#
2473 007430 100401  BMI      4#
2474 007432 104001  3#:      ERROR   +1 ;BRANCH IF GOOD
2475                                     ;CPU ERROR
2476 007434  4#:                                     ;MODE 2 ODD BYTE FAILED
2477
2478      ;
2479 007434      MSPAA:

```

```

2480
2481 ; TEST TST MODE 3
2482 007434 005004 CLR R4
2483 007436 005014 CLR (R4) ;0=0
2484 007440 105114 COMB (R4) ;
2485 007442 005214 INC (R4) ;0=400
2486 007444 005034 CLR @R4+ ;400=0
2487 007446 005004 CLR R4 ;R4=0
2488 007450 000277 SCC
2489 007452 000244 CLZ ;CC=1011
2490 007454 005734 TST @R4+ ; TEST MODE 3
2491 007456 103403 BCS 1# ;BRANCH IF ERROR
2492 007460 102402 BVS 1# ;
2493 007462 100401 BMI 1# ;
2494 007464 001401 BEQ 2# ;BRANCH IF GOOD
2495 007466 104001 1#: ERROR +1 ;CPU ERROR
2496 ;MODE 3 FAILED
2497 007470 005304 2#: DEC R4
2498 007472 005304 DEC R4 ;R4=0
2499 007474 005334 DEC @R4+ ;400=-1
2500 007476 005004 CLR R4
2501 007500 000277 SCC
2502 007502 000250 CLN ;CC=0111
2503 007504 005734 TST @R4+ ; TEST INSTRUCTION
2504 007506 103403 BCS 3# ;
2505 007510 001402 BEQ 3# ;BRANCH IF ERROR
2506 007512 102401 BVS 3# ;
2507 007514 100401 BMI 4# ;BRANCH IF GOOD
2508 ;ERROR MODE 3
2509 007516 104001 3#: ERROR +1 ;CPU ERROR
2510 007520 4#:
2511 ;
2512 ;
2513 007520 ; MSP88:
2514 ;
2515 ; TEST TST MODE 3 AUTO-INC
2516 007520 005004 CLR R4
2517 007522 005014 CLR (R4) ;0=0
2518 007524 105114 COMB (R4) ;
2519 007526 005214 INC (R4) ;0=400
2520 007530 005001 CLR R1
2521 007532 105101 COMB R1
2522 007534 005201 INC R1 ;R1=400
2523 007536 005011 CLR (R1) ;400=0
2524 007540 000277 SCC
2525 007542 005734 TST @R4+ ;400=0
2526 007544 103403 BCS 1# ;ERROR IF CARRY
2527 007546 102402 BVS 1# ;ERROR IF OVERFLOW
2528 007550 100401 BMI 1# ;ERROR IF MINUS
2529 007552 001402 BEQ 2# ;ERROR IF NOT EQUAL
2530 007554 104001 1#: ERROR +1 ;CPU ERROR
2531 ;CC SHOULD = 0100
2532 007556 005304 2#: DEC R4
2533 007560 005304 DEC R4
2534 007562 005704 TST R4 ;SEE IF AUTO-INC WORKED
2535 007564 001401 BEQ 4# ;ERROR IF R4 NE 0

```

```

2536 007566 104001 3#: ERROR +1 ;CPU ERROR
2537 ;AUTO-INC FIALED
2538 007570 4#:
2539
2540 ;
2541 007570 ;MSTB3:
2542
2543 ; TEST TST MODE 3 BYTE
2544 007570 005004 CLR R4
2545 007572 005014 CLR (R4)
2546 007574 105114 COMB (R4)
2547 007576 005214 INC (R4)
2548 007600 005214 INC (R4) ;0=401
2549 007602 005001 CLR R1
2550 007604 105101 COMB R1
2551 007606 005201 INC R1 ;R1=400
2552 007610 005011 CLR (R1)
2553 007612 005111 COM (R1)
2554 007614 105011 CLRB (R1) ;400=377 000
2555 007616 105734 TSTB B(R4)+ ;** TEST INSTRUCTION
2556 007620 001403 BEQ 1# ;ERROR IF EQUAL
2557 007622 103402 BCS 1# ;ERROR IF CARRY SET
2558 007624 102401 BVS 1# ;ERROR IR OVERFLOW
2559 007626 100401 BMI 2# ;BRANCH IF MINUS
2560 007630 104001 1#: ERROR +1 ;CPU ERROR
2561 ;CC ERROR
2562 007632 005304 2#: DEC R4
2563 007634 005304 DEC R4
2564 00763 , 001401 BEQ 4# ;BRANCH IF AUTO-INC WORKED
2565 007640 104001 3#: ERROR +1 ;CPU ERROR
2566 ;AUTO-INC FAILED
2567 007642 4#:
2568
2569 ;
2570 007642 ;MST4:
2571
2572 ; TEST TST MODE 4
2573 007642 005004 CLR R4
2574 007644 005014 CLR (R4) ;0=0
2575 007646 005204 INC R4
2576 007650 005204 INC R4 ;R4=2
2577 007652 000277 SCC
2578 007654 000244 CLZ ;CC=1011
2579 007656 005744 TST -(R4) ;**TEST INTRUCTION
2580 007660 103403 BCS 1# ;ERROR IF CARRY
2581 007662 102402 BVS 1# ;ERROR IF OVERFLOW
2582 007664 100401 BMI 1# ;ERROR IF MINUS
2583 007666 001401 BEQ 2# ;BRANCH IF GOOD
2584 007670 104001 1#: ERROR +1 ;CPU ERROR
2585 ;CC WRONG
2586 007672 005704 2#: TST R4 ;INSURE CORRECT AUTO-DEC
2587 007674 001401 BEQ 4# ;BRANCH IF GOOD AUTO-DEC
2588 ;BAD AUTO-DEC
2589 007676 104001 3#: ERROR +1 ;CPU ERROR
2590 007700 4#:
2591

```

```

2592
2593 007700      ;
2594            ;MST4B:
2595            ;
2596 007700 005004 ; TEST TST MODE 4 BYTE
2597 007702 005014 CLR      R4
2598 007704 005114 CLR      (R4)
2599 007706 105114 COM      (R4)
2600 007710 000277 COMB    (R4)      ;0=377 000
2601 007712 005204 INC      R4
2602 007714 005204 INC      R4      ;R4=2
2603 007716 105744 TSTB    -(R4)    ;**TEST INSTRUCTION
2604 007720 001403 BEQ      1#      ;ERROR IF EQUAL TO 0
2605 007722 103402 BCS      1#      ;ERROR IF CARRY
2606 007724 102401 BVS      1#      ;ERROR IF OVERFLOW
2607 007726 100401 BMI      2#      ;BRANCH IF MINUS
2608 007730 104001 1#:     ERROR   +1      ;CPU ERROR
2609                ;CC SHOULD EQUAL 0100
2610 007732 105744 2#:     TSTB    -(R4)    ;**TEST EVEN BYTE
2611 007734 001401 BEQ      4#      ;BRANCH IF GOOD
2612 007736 104001 3#:     ERROR   +1      ;CPU ERROR
2613                ;CC SHOULD EQUAL 0100 AND R4=-1
2614 007740      4#:
2615            ;
2616 007740      ;MST5:
2617            ;
2618            ; TEST TST MODE 5
2619 007740 005004 CLR      R4
2620 007742 005024 CLR      (R4)+    ;0=0, R4=2
2621 007744 000277 SCC
2622 007746 000244 CLZ
2623 007750 005754 TST     @-(R4)    ;CC=1011
2624 007752 103403 BCS      1#      ; TEST INSTRUCTION
2625 007754 102402 BVS      1#      ;ERROR IF CARRY
2626 007756 100401 BMI      1#      ;ERROR IF OVERFLOW
2627 007760 001401 BEQ      2#      ;ERROR IF MINUS
2628 007762 104001 1#:     ERROR   +1      ;BRANCH IF GOOD
2629                ;CPU ERROR
2630                ;CC WRONG, SHOULD = 0100
2631 007764 005704 2#:     TST     R4
2632 007766 001401 BEQ      4#      ;BRANCH IF AUTO-DEC WORKED
2633 007770 104001 3#:     ERROR   +1      ;CPU ERROR
2634                ;AUTO-DEC FAILED
2635      4#:
2636            ;
2637 007772      ;MST5B:
2638            ;
2639            ; TEST TST MODE 5 BYTE
2640 007772 005004 CLR      R4
2641 007774 005014 CLR      (R4)
2642 007776 105114 COMB    (R4)
2643 010000 005214 INC      (R4)      ;0=400
2644 010002 005034 CLR      @-(R4)+  ;400=0, R4=2
2645 010004 005154 COM      @-(R4)
2646 010006 105134 COMB    @-(R4)+  ;
2647 010010 105754 TSTB    @-(R4)    ;400=377 000 R4=2
                ;**TEST INSTRUCTION

```

```

2648 010012 103403          BCS      1#          ;ERROR IF CARRY
2649 010014 100402          BMI      1#          ;ERROR IF MINUS
2650 010016 102401          BVS      1#          ;ERROR IF OVERFLOW
2651 010020 001401          BEQ      2#          ;BRANCH IF GOOD
2652 010022 104001          1#:      ERROR      +1          ;CPU ERROR
2653                                ;CC SHOULD = 0100
2654 010024 005224          2#:      INC      (R4)+          ;0=401
2655 010026 105754          TSTB     8-(R4)          ;**TEST INSTRUCTION
2656 010030 100401          BMI      4#          ;BRANCH IF GOOD
2657                                ;EVEN BYTE FAILURE
2658 010032 104001          3#:      ERROR      +1          ;CPU ERROR
2659 010034          4#:
2660
2661                                ;
2662 010034          ;MST6:
2663
2664                                ;
2665                                ; TEST TST MODE 6
2666 010034 005004          CLR      R4
2667 010036 005014          CLR      (R4)          ;0=0
2668 010040 105104          COMB     R4
2669 010042 005204          INC      R4          ;R4=400
2670 010044 005014          CLR      (R4)
2671 010046 005114          COM      (R4)          ;400=-1
2672 010050 005764 177400    TST      -400(R4)          ;**TEST LOCATION 0
2673 010054 103403          BCS      1#          ;ERROR IF CARRY
2674 010056 102402          BVS      1#          ;ERROR IF OVERFLOW
2675 010060 100401          BMI      1#          ;ERROR IF MINUS
2676 010062 001401          BEQ      2#          ;BRANCH IF ZERO
2677 010064 104001          1#:      ERROR      +1          ;CPU ERROR
2678                                ;CC ARE WRONG
2679 010066 005004          2#:      CLR      R4
2680 010070 005764 000400    TST      400(R4)          ;TST LOCATION 400
2681 010074 001401          BEQ      3#          ;ERROR IF EQUAL
2682 010076 100401          BMI      4#          ;BRANCH IF MINUS
2683 010100 104001          3#:      ERROR      +1          ;CPU ERROR
2684                                ;CC ERROR
2685          4#:
2686                                ;
2687 010102          ;MST7:
2688
2689                                ;
2690                                ; TEST TST MODE 7
2691 010102 005004          CLR      R4
2692 010104 005014          CLR      (R4)
2693 010106 005124          COM      (R4)+          ;0=-1
2694 010110 005014          CLR      (R4)          ;2=0
2695 010112 005002          CLR      R2          ;R2=0
2696 010114 005004          CLR      R4
2697 010116 105104          COMB     R4
2698 010120 005204          INC      R4          ;R4=400
2699 010122 005014          CLR      (R4)          ;400=0
2700 010124 005774 177402    TST      8-376(R4)          ;**TEST LOCATION 0
2701 010130 103403          BCS      1#          ;ERROR IF CARRY
2702 010132 102402          BVS      1#          ;ERROR IF OVERFLOW
2703 010134 001401          BEQ      1#          ;ERROR IF ZERO
2703 010136 100401          BMI      2#          ;BRANCH IF GOOD

```

```

2704 010140 104001 1$: ERROR +1 ;CPU ERROR
2705 ;ERROR IN CC
2706 010142 005222 2$: INC (R2)+ ;0=-2 R2=2
2707 010144 005774 177402 TST 0-376(R4) ;** CHECK CONTENTS OF LOCATION 2
2708 010150 100401 BMI 3$ ;ERROR IF MINUS
2709 010152 001401 BEQ 4$ ;BRANCH IF GOOD
2710 010154 104001 3$: ERROR +1 ;CPU ERROR
2711 ;CC SHOULD = 0100
2712 010156 4$:
2713 ;
2714 ;
2715 ;
2716 ;
2717 ;
2718 ;
2719 .SBTTL ***** DOUBLE OPERAND TESTS *****
2720 ;
2721 010156 MDMO:
2722 ;
2723 ; TEST MOVE MODE 0
2724 010156 005004 CLR R4 ;R4=0
2725 010160 005001 CLR R1
2726 010162 005101 COM R1 ;R1=-1
2727 010164 010104 MOV R1,R4 ;**TEST MOVE INSTRUCTION
2728 010166 001402 BEQ 1$ ;ERROR IF R4=0
2729 010170 102401 BVS 1$ ;ERROR IF OBERFLOW
2730 010172 100401 BMI 2$ ;BRANCH IF MINUS
2731 010174 104001 1$: ERROR +1 ;CPU ERROR
2732 ;CC SHOULD = 100-, R4 SHOULD=-1
2733 010176 005204 2$: INC R4 ;R4 SHOULD =0
2734 010200 001375 BNE 1$ ;ERROR IF R4 NE 0
2735 ;
2736 ;
2737 010202 MDAO:
2738 ;
2739 ; TEST ADD MODE 0
2740 010202 005004 CLR R4 ;R4=0
2741 010204 005001 CLR R1
2742 010206 005101 COM R1 ;R1=-1
2743 010210 060104 ADD R1,R4 ;** TEST ADD OF R1 TO R4
2744 010212 001403 BEQ 1$ ;ERROR IF ZERO
2745 010214 103402 BCS 1$ ;ERROR IF CARRY
2746 010216 102401 BVS 1$ ;ERROR IF OVERFLOW
2747 010220 100401 BMI 2$ ;BRANCH IF MINUS
2748 010222 104001 1$: ERROR +1 ;CPU ERROR
2749 ;CC SHOULD = 1000 , R4=-1
2750 010224 005204 2$: INC R4 ;R4 SHOULD =0
2751 010226 001401 BEQ 4$ ;BRANCH IF R4=0
2752 010230 104001 3$: ERROR +1 ;CPU ERROR
2753 ;R4 SHOULD = 0
2754 010232 4$:
2755 ;
2756 ;
2757 010232 MDSO:
2758 ;
2759 ; TEST SUB MODE 0

```

```

2760 010232 005004          CLR      R4
2761 010234 005001          CLR      R1
2762 010236 005201          INC      R1
2763 010240 160104          SUB      R1,R4          ;R1=1 R4=0
2764 010242 102403          BVS     1#             ;**TEST OF R4-R1, R4= 1
2765 010244 103002          BCC     1#             ;ERROR IF V SET
2766 010246 001401          BEQ     1#             ;ERROR IF NO CARRY
2767 010250 100401          BMI     2#             ;ERROR IF =0
2768 010252 104001          1#:    ERROR      +1          ;BRANCH IF MINUS
2769                                ;CPU ERROR
2770 010254 005101          2#:    COM      R1          ;CC SHOULD = 1001
2771 010256 005201          INC      R1          ;R1=1
2772 010260 160104          SUB      R1,R4          ;GET TWO'S COMPLIMENT, R1=-1
2773 010262 001401          BEQ     4#             ;**TEST R4-R1 (1- 1= 0)
2774 010264 104001          3#:    ERROR      +1          ;BRANCH IF ZERO
2775                                ;CPU ERROR
2776 010266                                ;CC SHOULD = 0100
2777
2778                                ;
2779 010266                                ;MM27:
2780
2781                                ;
2782 010266 000257          ;      TEST MOV MODE 27.00
2783 010270 012704 125252          CCC
2784 010274 001401          MOV      #125252,R4          ;CC=0000
2785 010276 100401          BEQ     1#             ;**TEST MOVE
2786 010300 104001          1#:    ERROR      +1          ;ERROR IF = 0
2787                                ;BRANCH IF MINUS
2788 010302 012701 052525          2#:    MOV      #052525,R1          ;CPU ERROR
2789 010306 100401          BMI     3#             ;CC SHOULD = 1000
2790 010310 001001          BNE     4#             ;**TEST MOVE
2791 010312 104001          3#:    ERROR      +1          ;ERROR IF MINUS
2792                                ;BRANCH IF NE 0
2793 010314 060104          4#:    ADD      R1,R4          ;CPU ERROR
2794 010316 100401          BMI     6#             ;CC SHOULD = 0000
2795 010320 104001          5#:    ERROR      +1          ;R1,R4=-1
2796                                ;BRANCH IF MINUS
2797 010322 005204          6#:    INC      R4          ;CPU ERROR
2798 010324 001375          BNE     5#             ;MOV FAILED
2799                                ;R4+1=0
2800                                ;ERROR IF NOT ZERO
2801 010326                                ;
2802                                ;MBI00:
2803                                ;
2804 010326 005004          ;      TEST BIC, BIS MODE 0.0
2805 010330 005104          CLR      R4
2806 010332 012701 125252          COM      R4          ;R4=-1
2807 010336 012702 052525          MOV      #125252,R1          ;SETUP R1 TEST DATA
2808 010342 000261          MOV      #052525,R2          ;R2=COMPLIMENT OF R1
2809 010344 040104          SEC
2810 010346 103003          BIC      R1,R4          ;**TEST BIC WITH CARRY SET
2811 010350 102402          BCC     1#             ;ERROR IF NO CARRY
2812 010352 001401          BVS     1#             ;ERROR IF OVERFLOW
2813 010354 100001          BEQ     1#             ;ERROR IF 0
2814 010356 104001          1#:    BPL     2#             ;BRANCH IF PLUS
2815                                ;CPU ERROR
                                ;CC SHOULD = 0001

```


C²

***** DOUBLE OPERAND TESTS *****

SEQ 0054

2816	010360	020402		2:	CMP	R4,R2		;COMPARE CONTENTS OF R4 AND R2
2817	010362	001401			BEQ	4:		;BRANCH IF EQUAL
2818	010364	104001		3:	ERROR	.1		;CPU ERROR
2819								;R4 AND R2 SHOULD BE EQUAL
2820	010366	005301		4:	DEC	R1		;R1=125251
2821	010370	050201			BIS	R2,R1		;BIS 052525 AND 125251=177775
2822	010372	100401			BMI	6:		;BRANCH IF MIUS VALUE
2823	010374	104001		5:	ERROR	.1		;CPU ERROR
2824								;BAD BIS OPERATION
2825	010376	005201		6:	INC	R1		
2826	010400	005201			INC	R1		
2827	010402	005201			INC	R1		;R1=0
2828	010404	001373			BNE	5:		;ERROR IF NE 0
2829								
2830								
2831	010406							
2832								
2833								
2834	010406	012701	125252					
2835	010412	012704	100000					
2836	010416	012702	052525					
2837	010422	030401						
2838	010424	001401						
2839	010426	100401						
2840	010430	104001		1:	ERROR	.1		;CPU ERROR
2841								;CC SHOULD = 1000
2842	010432	020401		2:	CMP	R4,R1		;*TEST 100000-125252=25252
2843	010434	001402			BEQ	3:		;ERROR IF EQUAL 0
2844	010436	103001			BCC	3:		;ERROR IF CARRY CLEARED
2845	010440	100401			BMI	4:		;BRANCH IF GOOD
2846	010442	104001		3:	ERROR	.1		;CPU ERROR
2847								;CC SHOULD = 0010
2848	010444	020104		4:	CMP	R1,R4		;125252-100000 = 25252
2849	010446	001403			BEQ	5:		;ERROR IF EQUAL
2850	010450	103402			BCS	5:		;ERROR IF CARRY
2851	010452	102401			BVS	5:		;ERROR IF OVERFLOW
2852	010454	100001			BPL	6:		;BRANCH IF GOOD
2853	010456	104001		5:	ERROR	.1		;CPU ERROR
2854								;CC SHOULD =0001
2855	010460	005004		6:	CLR	R4		
2856	010462	005204			INC	R4		;R4=1
2857	010464	000277			SCC			
2858	010466	030401			BIT	R4,R1		;R4 + R1 = 2
2859	010470	001401			BEQ	8:		;BRANCH IF GOOD
2860	010472	104001		7:	ERROR	.1		;CPU ERROR
2861								;CC SHOULD = 0101
2862	010474			8:				
2863								
2864								
2865	010474							
2866								
2867								
2868	010474	012704	000400					
2869	010500	012701	000402					
2870	010504	005014						
2871	010506	005114						

D5

```

2872 010510 005011          CLR      (R1)
2873 010512 105111          COMB     (R1)          ;402=000 377
2874 010514 005002          CLR      R2          ;R2=0
2875 010516 012703 000405  MOV     #405,R3      ;R3=405
2876 010522 000277          SCC      ;CC=1111
2877 010524 011412          MOV     (R4),(R2)    ;MOV 400 TO 0 ,0=-1
2878 010526 001403          BEQ     1#          ;ERROR IF 0
2879 010530 102402          BVS     1#          ;ERROR IF OVERFLOW
2880 010532 103001          BCC     1#          ;ERROR IF NO CARRY
2881 010534 100401          BMI     2#          ;BRANCH IF GOOD
2882 010536 104001          1#:     ERROR      +1 ;CPU ERROR
2883
2884 010540 005212          2#:     INC      (R2) ;CC SHOULD =1001
2885 010542 001004          BNE     3#          ;0=0
2886 010544 000257          CCC      ;ERROR IF NOT 0
2887 010546 111113          MOVB    (R1),(R3)    ;CC=0000
2888 010550 001401          BEQ     3#          ;405=377
2889 010552 100401          BMI     4#          ;ERROR IF EQUAL
2890 010554 104001          3#:     ERROR      +1 ;BRANCH IF GOOD
2891
2892 010556 105213          4#:     INCB    (R3) ;CPU ERROR
2893 010560 001375          BNE     5#          ;405=0
2894 ;CHECK THAT SIGN EXTENSION OCCURS ON A MOVB TO GENERAL REGISTER.
2895 010562 005002          CLR      R2          ;ERROR IF 405 NOT 0
2896 010564 111102          MOVB    (R1),R2     ;INIT R2 TO ZERO.
2897 010566 100005          BPL     5#          ;MOVE 377 TO R2
2898 010570 102404          BVS     5#          ;ERROR! BIT 15 SHOULD BE SET.
2899 010572 103403          BCS     5#          ;V BIT SHOULD BE CLEARED
2900 010574 022702 177777  CMP     #177777,R2  ;CARRY BIT SHOULD BE UNAFFECTED
2901 010600 001401          BEQ     6#          ;TEST R2
2902
2903
2904 010602 104001          5#:     ERROR      +1 ;SIGN EXTENDED THROUGH UPPER BYTE
2905 010604          6#:
2906
2907
2908 010604          ;
2909
2910          ;
2911 010604 012704 000400          TEST   ADD MODE 1.1
2912 010610 012701 000402          MOV     #400,R4      ;R4=400
2913 010614 012714 177753          MOV     #402,R1      ;R1=402
2914 010620 012711 000024          MOV     #-25,(R4)    ;400=-25
2915 010624 061114          MOV     #24,(R1)     ;402=24
2916 010626 001404          ADD     (R1),(R4)    ;-25+24=-1
2917 010630 103403          BEQ     1#          ;ERROR IF 0
2918 010632 100002          BCS     1#          ;ERROR IF CARRY
2919 010634 005214          BPL     1#          ;ERROR IF POSITIVE RESULT
2920 010636 001401          INC     (R4)         ;-1+1=0
2921 010640 104001          1#:     BEQ     2#          ;BRANCH IF GOOD
2922
2923 010642          2#:     ERROR      +1 ;CPU ERROR
2924
2925
2926 010642          ;
2927          MS11:
;CC SHOULD = 1000

```

```

2928 ; TEST SUB MODE 1,1
2929 010642 012704 000400 MOV #400,R4 ;R4=400
2930 010646 012701 000404 MOV #404,R1 ;R1=404
2931 010652 012714 000003 MOV #3,(R4) ;400-3
2932 010656 012711 000006 MOV #6,(R1) ;406-6
2933 010662 000277 SCC ;CC=1111
2934 010664 161411 SUB (R4),(R1) ;6-3=3
2935 010666 001402 BEQ 1# ;ERROR IF 0
2936 010670 100401 BMI 1# ;ERROR IF MINUS
2937 010672 103001 BCC 2# ;BRANCH IF GOOD
2938 010674 104001 1#: ERROR +1 ;CPU ERROR
2939 ;CC SHOULD = 0C00
2940 010676 161411 2#: SUB (R4),(R1) ;3-3=0
2941 010700 001375 BNE 1# ;ERROR IF NOT 0
2942
2943 ;
2944 010702 ; MBB11:
2945
2946 ; TEST BIC, BIS MODE 1,1
2947 010702 012704 000400 MOV #400,R4 ;R4=400
2948 010706 012701 000402 MOV #402,R1 ;R1=402
2949 010712 012714 052525 MOV #052525,(R4) ;400-052525
2950 010716 012711 125252 MOV #125252,(R1) ;402-125252
2951 010722 051411 BIS (R4),(R1) ;R4 V R1 = -1
2952 010724 001401 BEQ 1# ;ERROR IF 0
2953 010726 100401 BMI 2# ;BRANCH IF GOOD
2954 010730 104001 1#: ERROR +1 ;CPU ERROR
2955 ;CC SHOULD = 1000
2956 010732 005211 2#: INC (R1) ;402=0
2957 010734 001401 BEQ 4# ;BRANCH IF GOOD
2958 010736 104001 3#: ERROR +1 ;CPU ERROR
2959 ;CC SHOULD = 0100
2960 010740 005311 4#: DEC (R1) ;402=-1
2961 010742 041411 BIC (R4),(R1) ;R1=125252
2962 010744 001401 BEQ 5# ;ERROR IF 0
2963 010746 100401 BMI 6# ;BRANCH IF GOOD
2964 010750 104001 5#: ERROR +1 ;CPU ERROR
2965 ;CC SHOULD = 1000
2966 010752 005111 6#: COM (R1) ;402=052525
2967 010754 041114 BIC (R1),(R4) ;400=0
2968 010756 001401 BEQ 8# ;BRANCH IF GOOD
2969 010760 104001 7#: ERROR +1 ;CPU ERROR
2970 ;CC SHOULD = 0100
2971 010762 8#:
2972
2973 ;
2974 010762 ; MAC11:
2975
2976 ; TEST BIT, CMP MODE 1,1
2977 010762 012704 000400 MOV #400,R4 ;R4=400
2978 010766 012714 052525 MOV #052525,(R4) ;400=052525
2979 010772 012701 000402 MOV #402,R1 ;R1=402
2980 010776 012711 125252 MOV #125252,(R1) ;402=125252
2981 011002 000241 CLC ;CLEAR CARRY
2982 011004 031411 BIT (R4),(R1) ;**052525*125252=0
2983 011006 103401 BCS 1# ;ERROR IF CARRY

```

```

2984 011010 001401          BEQ      2#          ;BRANCH IF GOOD
2985 011012 104001          1#:      ERROR      +1          ;CPU ERROR
2986                                ;CC SHOULD = 0100
2987 011014 021411          2#:      CMP      (R4),(R1)          ;400-402=125253
2988 011016 001403          BEQ      3#          ;ERROR IF ZERO
2989 011020 103002          BCC      3#          ;ERROR IF NO CARRY
2990 011022 102001          BVC      3#          ;ERROR IF NO OVERFLOW
2991 011024 100401          BMI      4#          ;BRANCH IF GOOD
2992 011026 104001          3#:      ERROR      +1          ;CPU ERROR
2993                                ;CC SHOULD = 1000
2994 011030 005014          4#:      CLR      (R4)
2995 011032 005214          INC      (R4)          ;400-1
2996 011034 031114          BIT      (R1),(R4)          ;125252+1=0
2997 011036 001401          BEQ      6#          ;BRANCH IF GOOD
2998 011040 104001          5#:      ERROR      +1          ;CPU ERROR
2999                                ;CC SHOULD= 0100
3000 011042          6#:
3001
3002
3003 011042          ;
3004                                ;MM22:
3005                                ;
3006 011042 012704 000400          ; TEST MOV MODE 2,2
3007 011046 012701 000402          MOV      #400,R4          ;R4=400
3008 011052 012714 000005          MOV      #402,R1          ;R1=402
3009 011056 005021          MOV      #5,(R4)          ;400=5
3010 011060 005011          CLR      (R1)           ;402=0
3011 011062 005111          CLR      (R1)           ;
3012 011064 005741          COM      (R1)           ;404=-1
3013 011066 000277          TST      -(R1)          ;R1=402
3014 011070 012124          SCC          ;CC=1111
3015 011072 100403          MOV      (R1)+,(R4)+    ;400=0 R4=402 R1=404
3016 011074 103002          BMI      1#          ;ERROR IF MINUS
3017 011076 102401          BCC      1#          ;ERROR IF NO CARRY
3018 011100 001401          BVS      1#          ;ERROR IF OVERFLOW
3019 011102 104001          BEQ      2#          ;BRANCH IF GOOD
3020                                1#:      ERROR      +1          ;CPU ERROR
3021 011104 005244          2#:      INC      -(R4)          ;CC SHOULD= 0101
3022                                ;400-1 R4=400
3023 011106 061411          ADD      (R4),(R1)          ;1+ -1 =0
3024 011110 001401          BEQ      4#          ;BRANCH IF GOOD
3025 011112 104001          3#:      ERROR      +1          ;CPU ERROR
3026                                ;CC SHOULD = 0100
3027 011114          4#:
3028
3029                                ;
3030 011114          ;MS22:
3031
3032                                ;
3033 011114 012704 000400          ; TEST SUB MODE 2,2
3034 011120 012701 000402          MOV      #400,R4          ;R4=400
3035 011124 012714 177760          MOV      #402,R1          ;R1=402
3036 011130 012711 177750          MOV      #177760,(R4)    ;400=177760
3037 011134 162421          MOV      #177750,(R1)    ;402=177750
3038 011136 001403          SUB      (R4)+,(R1)+    ;R1=177770
3039 011140 102402          BEQ      1#          ;ERROR IF ZERO
3039                                1#:      BVS      1#          ;ERROR IF OVERFLOW

```

```

3040 011142 103001          BCC 1#           ;ERROR IF NO CARRY
3041 011144 100401          BMI 2#           ;BRANCH IF GOOD
3042 011146 104001          1#:  ERROR  +1           ;CPU ERROR
3043                                ;CC SHOULD=1000
3044 011150 005241          2#:  INC    -(R1)           ;R1=177771
3045 011152 162721 177771  SUB    #177771,(R1)+     ;R1=0
3046 011156 100401          BMI 3#           ;ERROR IF MINUS
3047 011160 001401          BEQ 4#           ;BRANCH IF GOOD
3048 011162 104001          3#:  ERROR  +1           ;CPU ERROR
3049                                ;CCSHOULD = 0100
3050 011164          4#:
3051
3052
3053 011164          ;
3054                                ;M8822:
3055                                ;
3056 011164 012704 000400    ; TEST BIC, BICB, BIS, BISB MODE 2.2
3057 011170 012701 000402    MOV    #400,R4           ;R4=400
3058 011174 012702 000404    MOV    #402,R1           ;R1=402
3059 011200 012714 141401    MOV    #404,R2           ;R2=404
3060 011204 012711 177405    MOV    #141401,(R4)      ;400=303 001
3061 011210 012722 000070    MOV    #177405,(R1)+     ;402=377 005
3062 011214 012722 177777    MOV    #70,(R2)+        ;404=2070
3063 011220 042421          MOV    #-1,(R2)+        ;406=-1
3064 011222 001401          BIC    (R4)+,(R1)+      ;402=074004
3065 011224 100001          BEQ 1#           ;ERROR IF ZERO
3066                                ;BRANCH IF GOOD
3067 011226 104001          1#:  ERROR  +1           ;CC SHOULD = 1000
3068 011230 052421          2#:  BIS    (R4)+,(R1)+   ;CPU ERROR
3069 011232 142421          BICB  (R4)+,(R1)+     ;404=074074
3070 011234 005301          DEC    R1               ;406=074
3071 011236 152421          BISB  (R4)+,(R1)+     ;R4=405 R1=406
3072 011240 100401          BMI 4#           ;406=-1 R4=406 R1=407
3073                                ;BRANCH IF GOOD
3074 011242 104001          3#:  ERROR  +1           ;406 SHOULD=-1
3075 011244 005214          4#:  INC    (R4)         ;CPU ERROR
3076 011246 001401          BEQ 6#           ;406 SHOULD=0
3077                                ;BRANCH IF GOOD
3078 011250 104001          5#:  ERROR  +1           ;ERROR! 406 NE 0
3079 011252          6#:                                ;CPU ERROR
3080
3081
3082 011252          ;
3083                                ;M8C22:
3084                                ;
3085 011252 012704 000400    ; TEST BIT, CMP MODE 2.2
3086 011256 012701 000402    MOV    #400,R4           ;R4=400
3087 011262 012714 125252    MOV    #402,R1           ;R1=402
3088 011266 012721 100001    MOV    #125252,(R4)      ;400=125252
3089 011272 012711 100002    MOV    #100001,(R1)+     ;402=100001
3090 011276 005741          MOV    #100002,(R1)     ;404=100002
3091 011300 132421          TST   -(R1)            ;R1=402
3092 011302 100401          BITB  (R4)+,(R1)+     ;**AND ED RESULT= 000
3093 011304 001401          BMI 1#           ;ERROR IF MINUS
3094 011306 104001          1#:  BEQ 2#           ;BRANCH IF GOOD
3095                                ;CPU ERROR
                                ;CC SHOULD = 0100

```

```

3096 011310 132124      2#: BITB (R1), (R4) ; ** ANDED RESULT = 200
3097 011312 001401      BEQ 3# ; ERROR IF EQUAL
3098 011314 100401      BMI 4# ; BRANCH IF GOOD
3099 011316 104001      3#: ERROR +1 ; CPU ERROR
3100                                     ; CC SHOULD = 1000 R4=402 R1=404
3101 011320 022421      4#: CMP (R4), (R1) ; RESULT = +1
3102 011322 001402      BEQ 5# ; ERROR IF EQUAL
3103 011324 103001      BCC 5# ; ERROR IF NO CARRY
3104 011326 100401      BMI 6# ; BRANCH IF GOOD
3105 011330 104001      5#: ERROR +1 ; CPU ERROR
3106                                     ; CC SHOULD = 0000
3107 011332 005341      6#: DEC -(R1) ; 404=100001
3108 011334 005741      TST -(R1) ; R4=404 R1=402
3109 011336 022124      CMP (R1), (R4) ; RESULT = 0
3110 011340 001401      BEQ 8# ; BRANCH IF GOOD
3111                                     ; CC SHOULD = 0100 R1=404 R4=406
3112 011342 104001      7#: ERROR +1 ; CPU ERROR
3113 011344      8#:
3114
3115
3116 011344      ; MS33:
3117
3118      ;
3119 011344 005004      ; TEST SUB MODE 3,3
3120 011346 012701 000002      CLR R4 ; R4=0
3121 011352 012702 000400      MOV #2, R1 ; R1=2
3122 011356 012714 000400      MOV #400, R2 ; R2=400
3123 011362 012711 000402      MOV #400, (R4) ; 0=400
3124 011366 012722 000200      MOV #402, (R1) ; 2=402
3125 011372 012712 054320      MOV #200, (R2) ; 400=200
3126 011376 163431      MOV #54320, (R2) ; 402=54320
3127 011400 001402      SUB B(R4), B(R1) ; 54320 - 200=54120
3128 011402 103401      BEQ 1# ; ERROR IF ZERO
3129 011404 100001      BCS 1# ; ERROR IF CARRY
3130 011406 104001      1#: BPL 2# ; BRANCH IF GOOD
3131                                     ; CPU ERROR
3132 011410 022712 054120      2#: CMP #54120, (R2) ; CC SHOULD = 0001
3133 011414 001401      BEQ 4# ; TEST R4 AUTO-INC AND RESULT
3134 011416 104001      3#: ERROR +1 ; BRANCH IF GOOD
3135                                     ; CPU ERROR
3136 011420 005067 166354      4#: CLR 0 ; CC SHOULD = 0100 R4=2 R1=4
3137 011424 005067 166352      CLR 2 ; RESTORE VECTORS
3138
3139
3140
3141 011430      ; MCB44:
3142
3143      ;
3144 011430 012704 000400      ; TEST CMP, BIT MODE 4,4
3145 011434 012701 000402      MOV #400, R4 ; R4=400
3146 011440 012721 125366      MOV #402, R1 ; R1=402
3147 011444 012724 173001      MOV #125366, (R1) ; 402=125366 R1=404
3148 011450 024441      MOV #173001, (R4) ; 400=173001 R4=402
3149 011452 103401      CMP -(R4), -(R1) ; 173001 - 125366=045603 CC=0000
3150 011454 100001      BCS 1# ; ERROR IF CARRY
3151                                     ; BRANCH IF GOOD
                                     ; BAD COMPARE

```



```

3208 011606 036461 000400 177774      BIT      400(R4),-4(R1)      ;(400)+(402)=0
3209 011614 001401                BEQ      2#                ;BRANCH IF GOOD
3210                                ;CC SHOULD = 0100
3211 011616 104001                1#:    ERROR      +1      ;CPU ERROR
3212 011620 136461 000405 177772  2#:    BITB      405(R4),-6(R1) ;(405)+(400)=200
3213 011626 001401                BEQ      3#                ;ERROR IF ZERO
3214 011630 100401                BMI      4#                ;BRANCH IF GOOD
3215                                ;CC SHOULD = 1000
3216 011632 104001                3#:    ERROR      +1      ;CPU ERROR
3217 011634                4#:
3218
3219                                ;
3220 011634                ;MS77:
3221
3222                                ;
3223 011634 012704 000400                ; TEST SUB MODE 7,7
3224 011640 005001                MOV      #400,R4          ;
3225 011642 012724 177776                CLR      R1              ;
3226 011646 012724 177777                MOV      #-2,(R4)+       ;400=-2
3227 011652 012724 000400                MOV      #-1,(R4)+       ;402=-1
3228 011656 012711 000402                MOV      #400,(R4)+     ;404=400 R4=406
3229 011662 005201                MOV      #402,(R1)      ;0=402
3230 011664 167471 177372 000403        INC      R1              ;R1=1
3231 011672 001401                SUB      @-406(R4),@403(R1) ;-2 - -1 = -1
3232 011674 100401                BEQ      1#              ;ERROR IF ZERO
3233                                BMI      2#              ;BRANCH IF GOOD
3234 011676 104001                1#:    ERROR      +1      ;CPU ERROR
3235 011700 167174 177777 177776  2#:    SUB      @-1(R1),@-2(R4) ;-1 - -1 = 0
3236 011706 001401                BEQ      4#              ;BRANCH IF GOOD
3237 011710 104001                3#:    ERROR      +1      ;CPU ERROR
3238                                ;ERROR ON SUBTRACT 400=0
3239 011712 005067 166062                4#:    CLR      0          ;RESTORE VECTORS
3240 011716 005067 166060                CLR      2              ;
3241
3242
3243                                ;
3244 011722                ;MRL0:
3245
3246                                ;
3247 011722 012704 125252                ; TEST ROL, ROLB MODE 0
3248 011726 000277                MOV      #125252,R4     ;R4=125252
3249 011730 006104                SCC      ;CC=1111
3250 011732 102004                ROL      R4             ;R4=052525 WITH CARRY SET
3251 011734 103003                BVC     1#             ;ERROR IF V CLEAR
3252 011736 022704 052525                BCC     1#             ;ERROR IF CARRY CLEAR
3253 011742 001401                CMP      #052525,R4     ;SEE IF R0 = EXPECTED
3254 011744 104001                BEQ     2#             ;ERROR IF R4 NE EXPECTD
3255 1#:    ERROR      +1      ;CPU ERROR
3256 011746 012704 125252                2#:    MOV      #125252,R4 ;R4=125252
3257 011752 000257                CCC      ;CC=0000
3258 011754 106104                ROLB    R4             ;ROTATE EVEN BYTE
3259 011756 103005                BCC     3#             ;ERROR IF NO CARRY
3260 011760 102004                BVC     3#             ;ERROR IF NO OVERFLOW
3261 011762 100403                BMI     3#             ;ERROR IF MINUS
3262 011764 022704 125124                CMP      #125124,R4     ;SEE IF R4 = EXPECTED
3263 011770 001401                BEQ     4#             ;BRANCH IF GOOD
    
```



```

3264 011772 104001      3#:  ERROR  +1          ;CPU ERROR
3265                                     ;ROLB FAILED, CC SHOULD=1011, R4=125125
3266 011774      4#:
3267
3268
3269 011774      ;
3270      MRLB1:
3271      ;
3272 011774 005004      ; TEST ROL, ROLB MODE 1
3273 011776 012714 052525  CLR      R4          ;R4=0
3274 012002 006114      MOV      #52525,(R4)  ;0=52525
3275 012004 100005      ROL      (R4)        ;**TEST INSTRUCTION, 0=125252
3276 012006 102004      BPL      1#          ;ERROR IF PLUS
3277 012010 103403      BVC      1#          ;ERROR IF NO OVERFLOW
3278 012012 021427 125252  BCS      1#          ;ERROR IF CARRY
3279 012016 001401      CMP      (R4),#125252 ;SEE IF R4=EXPECTED
3280                                     BEQ      2#          ;BRANCH IF GOOD
3281 012020 104001      1#:  ERROR  +1          ;CPU ERROR
3282 012022 012714 125252  2#:  MOV      #125252,(R4) ;0=125252
3283 012026 005204      INC      R4          ;R4=1
3284 012030 000277      SCC      ;CC=1111
3285 012032 106114      ROLB     (R4)        ;**TEST INSTRUCTION
3286 012034 100406      BMI     3#          ;ERROR IF RESULT IS POSITIVE
3287 012036 103005      BCC     3#          ;ERROR IF NO CARRY
3288 012040 102004      BVC     3#          ;ERROR IF V CLEAR
3289 012042 005304      DEC     R4          ;R4=0
3290 012044 022714 052652  CMP     #52652,(R4)  ;ERROR IF 0 NE EXPECTED
3291 012050 001401      BEQ     4#          ;BRANCH IF GOOD
3292 012052 104001      3#:  ERROR  +1          ;CPU ERROR
3293                                     ;BAD ROLB ODD BYTE,CC SHOULD=1011
3294 012054      4#:
3295
3296
3297 012054      ;
3298      MRL2:
3299      ;
3300 012054 005004      ; TEST ROL, ROLB MODE 2
3301 012056 012714 100000  CLR      R4          ;R4=0
3302 012062 000257      MOV      #100000,(R4) ;0=100000
3303 012064 006124      CCC      ;CC=0000
3304 012066 103002      ROL     (R4)+        ;**TEST INSTRUCTION
3305 012070 102001      BCC     1#          ;ERROR IF NO CARRY
3306 012072 001401      BVC     1#          ;ERROR IF NO OVERFLOW
3307                                     BEQ     2#          ;BRANCH IF GOOD
3308 012074 104001      1#:  ERROR  +1          ;ROL FAILED ,CCSHOULD= 0100
3309 012076 005304      2#:  DEC     R4          ;CPU ERROR
3310 012100 005304      DEC     R4
3311 012102 001012      BNE     3#          ;ERROR IN AUTO-DEC
3312 012104 012714 004040  MOV     #4040,(R4)  ;0=4040
3313 012110 000241      CLC      ;
3314 012112 106124      ROLB    (R4)+        ;**TEST INSTURCTION
3315 012114 103405      BCS     3#          ;ERROR IF CARRY SET
3316 012116 102404      BVS     3#          ;ERROR IF V
3317 012120 005304      DEC     R4
3318 012122 022714 004100  CMP     #04100,(R4) ;SEE IF 0= EXPECTED RESULT
3319 012126 001401      BEQ     4#          ;BRANCH IF GOOD

```

```

3320 012130 104001      3:  ERROR  +1          ;CPU ERROR
3321                                     ;BAD ROL
3322 012132      4:
3323
3324
3325 012132      ;
3326      MRL3:
3327
3328      ;      TEST ROL, ROLB MODE 3
3329 012132 005004      CLR      R4          ;R4=0
3330 012134 012714 052525  MOV      #052525,(R4)      ;O=52525
3331 012140 000277      SCC          ;CC=1111
3332 012142 006137 000000  ROL      #0          ;**TEST INSTRUCTION MODE 3 WITH PC
3333 012146 100005      BPL      1:          ;ERROR IF PLUS
3334 012150 102004      BVC      1:          ;ERROR IF NO OVERFLOW
3335 012152 103403      BCS      1:          ;ERROR IF CARRY
3336 012154 022714 125253  CMP      #125253,(R4)      ;COMPARE RESULT WITH EXPECTED
3337 012160 001401      BEQ      2:          ;BRANCH IF GOOD
3338      ;          ;BAD ROL CC SHOULD=1010
3339 012162 104001      1:  ERROR  +1          ;CPU ERROR
3340 012164 012714 125252  2:  MOV      #125252,(R4)      ;O=125252
3341 012170 000261      SEC          ;CC=---1
3342 012172 106137 000000  ROLB     #0          ;**TEST INSTRUCTION
3343 012176 100402      BMI      3:          ;ERROR IF MINUS
3344 012200 103001      BCC      3:          ;ERROR IF NO CARRY
3345 012202 102401      BVS      4:          ;BRANCH IF OVERFLOW
3346 012204 104001      3:  ERROR  +1          ;CPU ERROR
3347      ;          ;BAD ROL, CC SHOULD=1011
3348      4:
3349
3350 012206      ;
3351      MRL4:
3352
3353      ;      TEST ROL MODE 4
3354 012206 005001      CLR      R1          ;R1=0
3355 012210 012704 000002  MOV      #2,R4          ;R4=2
3356 012214 012711 054321  MOV      #54321,(R1)      ;O=54321
3357 012220 000277      SCC          ;CC=1111
3358 012222 006144      ROL      -(R4)        ;**TEST INSTRUCTION
3359 012224 100007      BPL      1:          ;ERROR IF PLUS
3360 012226 102006      BVC      1:          ;ERROR IF NO OVERFLOW
3361 012230 103405      BCS      1:          ;ERROR IF CARRY
3362 012232 022711 130643  CMP      #130643,(R1)      ;SEE IF EXPECTED RESULT
3363 012236 001002      BNE      1:          ;BRANCH IF ROL FAILED
3364 012240 005704      TST      R4          ;SEE IF AUTO-DEC WORKED
3365 012242 001401      BEQ      2:          ;BRANCH IF GOOD
3366      ;          ;ERROR! BAD ROL INST
3367 012244 104001      1:  ERROR  +1          ;CPU ERROR
3368      2:
3369
3370 012246      ;
3371      MRL5:
3372
3373      ;      TEST ROL MODE 5
3374 012246 005004      CLR      R4          ;R4=0
3375 012250 012714 000400  MOV      #400,(R4)        ;O=400
3376 012254 012734 123456  MOV      #123456,(R4)      ;400=123465, R4=2

```

```

3376 012260 000277          SCC          ;CC=1111
3377 012262 006154          ROL          8-(R4) ;**TEST INSTRUCTION
3378 012264 100410          BMI          1#    ;ERROR IF RESULT IS MINUS
3379 012266 103007          BCC          1#    ;ERROR IF NO CARRY
3380 012270 102006          BVC          1#    ;ERROR IF NO OVERFLOW
3381 012272 005704          TST          R4    ;SEE IF AUTO-DEC WORKED
3382 012274 001004          BNE          1#    ;ERROR OF AUTO-DEC
3383 012276 022737 047135 000400  CMP          #47135,#400 ;SEE IF CORRECT RESULT
3384 012304 001401          BEQ          2#    ;BRANCH IF GOOD
3385                                ;BAD ROL MODE 5
3386 012306 104001          1#:        ERROR  +1    ;CPU ERROR
3387 012310          2#:
3388
3389                                ;
3390 012310          ;MRL6:
3391
3392                                ;
3393 012310 012704 000400          ; TEST ROL MODE 6
3394 012314 005001          MOV          #400,R4    ;R4=400
3395 012316 012711 032525          CLR          R1        ;R1=0
3396 012322 000277          MOV          #32525,(R1) ;O=32525
3397 012324 006164 177400          SCC
3398 012330 100405          ROL          -400(R4)  ;**TEST INSTRUCTION
3399 012332 103404          BMI          1#    ;ERROR IF MINUS
3400 012334 102403          BCS          1#    ;ERROR IF CARRY
3401 012336 022711 065253          BVS          1#    ;ERROR IF OVERFLOW
3402 012342 001401          CMP          #65253,(R1) ;SEE IF CORRECT RESULT
3403                                ;BRANCH IF GOOD
3404 012344 104001          BEQ          2#    ;BAD ROL MODE 6
3405                                ;CPU ERROR
3406 012346          1#:
3407                                ;
3408 012346          ;MRL7:
3409
3410                                ;
3411 012346 012704 000400          ; TEST ROL MODE 7
3412 012352 005037 000402          MOV          #400,R4    ;R4=400
3413 012356 012737 100000 000000  CLR          #402      ;402=0
3414 012364 006174 000002          MOV          #100000,#0 ;O=100000
3415 012370 100406          ROL          #2(R4)    ;**TEST INSTRUCTION
3416 012372 001005          BMI          1#    ;ERROR IF MINUS
3417 012374 103004          BNE          1#    ;ERROR IF NOT ZERO
3418 012376 102003          BCC          1#    ;ERROR IF NO CARRY
3419 012400 005737 000000          BVC          1#    ;ERROR IF NO OVERFLOW
3420 012404 001401          TST          #0
3421                                ;CHECK RESULT
3422 012406 104001          BEQ          2#    ;BRANCH IF GOOD
3423                                ;BAD ROL MODE 7
3424                                ;CPU ERROR
3425                                ;
3426 012410          ;MSW37:
3427
3428                                ;
3429 012410 012704 000400          ; TEST SWAB MODE 37
3430 012414 012714 040700          MOV          #400,R4    ;R4=400
3431 012420 000337 000400          MOV          #40700,(R4) ;400= 101 300
                                SWAB          #400    ;400 SHOULD = 300 101

```



```

3488 012556 012701 012564      MOV      @MJ2,R1          ; SETUP MODE 3 JUMP
3489 012562 000131              JMP      @R1)          ; JUMP MODE 3
3490 012564 012612      MJ2:    .WORD      MJU3          ; MODE 3 DESTINATION
3491 012566 023727 003032 000001 MJU1:    CMP      @#SEQ,#1      ; TEST FOR CORRECT SEQUENCE
3492 012574 001401              BEQ     MJU1A          ; BRANCH IF GOOD
3493 012576 104001      34:    ERROR      +1          ; CPU ERROR
3494                          ; JMP OUT OF SEQUENCE
3495 012600 005237 003032      MJU1A: INC      @#SEQ          ; UPDATE SEQUENCE
3496 012604 012701 012530      MOV     @MJU2,R1      ; SETUP MODE 2 DESTINATION
3497 012610 000121              JMP     (R1)          ; JUMP MODE 2
3498 012612 023727 003032 000003 MJU3:    CMP      @#SEQ,#3      ; TEST FOR CORRECT SEQUENCE
3499 012620 001401              BEQ     MJU3A          ; BRANCH IF GOOD
3500 012622 104001      44:    ERROR      +1          ; CPU ERROR
3501                          ; JMP OUT OF SEQUENCE
3502 012624 022701 012566      MJU3A: CMP     @MJ2+2,R1      ; TEST AUTO-INCREMENT
3503 012630 001401              BEQ     MJU3B          ; BRANCH IF GOOD
3504 012632 104001      54:    ERROR      +1          ; CPU ERROR
3505                          ; AUTO-INCREMENT FAILED MODE 3
3506 012634 005237 003032      MJU3B: INC     @#SEQ          ; UPDATE SEQUENCER
3507 012640 012701 012710      MOV     @MJU4+2,R1    ; SETUP DESTINATION MODE 4
3508 012644 000141              JMP     -(R1)         ; EXECUTE JUMP MODE 4
3509 012646 000000      MJU5:    HALT
3510 012650 022701 012744      CMP     @MJ5,R1       ; CHECK AUTO-DECREMENT
3511 012654 001401              BEQ     MJU5A          ; BRANCH IF GOOD AUTO-DEC
3512 012656 104001      64:    ERROR      +1          ; CPU ERROR
3513                          ; AUTO-DEC FAILED MODE 5
3514 012660 023727 003032 000005 MJU5A:  CMP     @#SEQ,#5      ; TEST CORRECT SEQUENCE
3515 012666 001401              BEQ     MJU5B          ; BRANCH IF GOOD SEQUENCE
3516 012670 104001      74:    ERROR      +1          ; CPU ERROR
3517                          ; JMP OUT OF SEQUENCE
3518 012672 005237 003032      MJU5B: INC     @#SEQ          ; UPDATE SEQUENCE COUNT
3519 012676 012701 012741      MOV     @MJU6-5,R1   ; SETUP DESTINATION MODE 6
3520 012702 000161 000005      JMP     +5(R1)        ; JUMP MODE 6
3521                          ;
3522 012706 000240      MJU4:    NOP
3523 012710 022701 012706      CMP     @MJU4,R1     ; TEST AUTO-DECR
3524 012714 001401              BEQ     MJU4A          ; BRANCH IF GOOD
3525 012716 104001      84:    ERROR      +1          ; CPU ERROR
3526                          ; MODE 4 AUTO-DEC FAILED
3527 012720 023727 003032 000004 MJU4A:  CMP     @#SEQ,#4      ; TEST FOR CORRECT SEQUENCE
3528 012726 001401              BEQ     MJU4B          ; BRANCH IF CORRECT SEQUENCE
3529 012730 104001      94:    ERROR      +1          ; CPU ERROR
3530                          ; INCORRECT JUMP SEQUENCE
3531 012732 005237 003032      MJU4B: INC     @#SEQ          ; UPDATE SEQUENCE
3532 012736 012701 012746      MOV     @MJ5+2,R1    ; SETUP MODE 5 POINTER
3533 012742 000151              JMP     @-(R1)        ; EXECUTE MODE 5 JUMP
3534                          ;
3535 012744 012650      MJ5:    .WORD      MJU5+2      ; POINTER MODE 5
3536                          ;
3537 012746 022737 000006 003032 MJU6:    CMP     @6,@#SEQ      ; CHECK FOR CORRECT SEQUENCE
3538 012754 001401              BEQ     MJU6A          ; BRANCH IF GOOD
3539 012756 104001      104:   ERROR      +1          ; CPU ERROR
3540                          ; INCORRECT SEQUENCE
3541 012760 005237 003032      MJU6A: INC     @#SEQ          ; UPDATE SEQUENCER
3542 012764 012701 013004      MOV     @MJ7+10,R1   ; SETUP INDEX
3543 012770 000171 177770      JMP     @-10(R1)     ; EXECUTE MODE 7 JUMP

```

```

3544 012774 013000 MJ7: .WORD MJU7 ; POINTER FOR MODE 7
3545 012776 000000 HALT
3546 013000 022737 000007 003032 MJU7: CMP #7,0#SEQ ; TEST FOR CORRECT SEQUENCE
3547 013006 001401 BEQ MJU7E ; BRANCH IF GOOD SEQUENCE
3548 013010 104001 118: ERROR +1 ; CPU ERROR
3549 ; TESTING OUT OF SEQUENCE
3550 013012 MJU7E:
3551 ;
3552 ;
3553 ; TEST THAT PRE-FETCH BUFFER CAN BE OVER WRITTEN
3554 013012 012701 013322 MOV #128,R1 ; SET UP R1 WITH ADDRESS OF ERROR
3555 ; ROUTINE
3556 013016 012717 MOV (PC)+,(PC) ; WRITE THE NOP OVER THE JMP INSTRUCTION
3557 013020 000240 .WORD NOP ; NOP INSTRUCTION
3558 013022 000111 648: .WORD 111 ; JMP (R1)
3559 013024 012717 MOV (PC)+,(PC) ; WRITE THE NOP OVER THE JMP INSTRUCTION
3560 013026 000240 .WORD NOP ; NOP INSTRUCTION
3561 013030 000111 658: .WORD 111 ; JMP (R1)
3562 013032 012717 MOV (PC)+,(PC) ; WRITE THE NOP OVER THE JMP INSTRUCTION
3563 013034 000240 .WORD NOP ; NOP INSTRUCTION
3564 013036 000111 668: .WORD 111 ; JMP (R1)
3565 013040 012717 MOV (PC)+,(PC) ; WRITE THE NOP OVER THE JMP INSTRUCTION
3566 013042 000240 .WORD NOP ; NOP INSTRUCTION
3567 013044 000111 678: .WORD 111 ; JMP (R1)
3568 013046 012717 MOV (PC)+,(PC) ; WRITE THE NOP OVER THE JMP INSTRUCTION
3569 013050 000240 .WORD NOP ; NOP INSTRUCTION
3570 013052 000111 688: .WORD 111 ; JMP (R1)
3571 013054 012717 MOV (PC)+,(PC) ; WRITE THE NOP OVER THE JMP INSTRUCTION
3572 013056 000240 .WORD NOP ; NOP INSTRUCTION
3573 013060 000111 698: .WORD 111 ; JMP (R1)
3574 013062 012717 MOV (PC)+,(PC) ; WRITE THE NOP OVER THE JMP INSTRUCTION
3575 013064 000240 .WORD NOP ; NOP INSTRUCTION
3576 013066 000111 708: .WORD 111 ; JMP (R1)
3577 013070 012717 MOV (PC)+,(PC) ; WRITE THE NOP OVER THE JMP INSTRUCTION
3578 013072 000240 .WORD NOP ; NOP INSTRUCTION
3579 013074 000111 718: .WORD 111 ; JMP (R1)
3580 013076 012717 MOV (PC)+,(PC) ; WRITE THE NOP OVER THE JMP INSTRUCTION
3581 013100 000240 .WORD NOP ; NOP INSTRUCTION
3582 013102 000111 728: .WORD 111 ; JMP (R1)
3583 013104 012717 MOV (PC)+,(PC) ; WRITE THE NOP OVER THE JMP INSTRUCTION
3584 013106 000240 .WORD NOP ; NOP INSTRUCTION
3585 013110 000111 738: .WORD 111 ; JMP (R1)
3586 013112 012717 MOV (PC)+,(PC) ; WRITE THE NOP OVER THE JMP INSTRUCTION
3587 013114 000240 .WORD NOP ; NOP INSTRUCTION
3588 013116 000111 748: .WORD 111 ; JMP (R1)
3589 013120 012717 MOV (PC)+,(PC) ; WRITE THE NOP OVER THE JMP INSTRUCTION
3590 013122 000240 .WORD NOP ; NOP INSTRUCTION
3591 013124 000111 758: .WORD 111 ; JMP (R1)
3592 013126 012717 MOV (PC)+,(PC) ; WRITE THE NOP OVER THE JMP INSTRUCTION
3593 013130 000240 .WORD NOP ; NOP INSTRUCTION
3594 013132 000111 768: .WORD 111 ; JMP (R1)
3595 013134 012717 MOV (PC)+,(PC) ; WRITE THE NOP OVER THE JMP INSTRUCTION
3596 013136 000240 .WORD NOP ; NOP INSTRUCTION
3597 013140 000111 778: .WORD 111 ; JMP (R1)
3598 013142 012717 MOV (PC)+,(PC) ; WRITE THE NOP OVER THE JMP INSTRUCTION
3599 013144 000240 .WORD NOP ; NOP INSTRUCTION
    
```

DE

3600	013146	000111	78:	.WORD	111	; JMP (R1)
3601	013150	012717		MOV	(PC)+,(PC)	; WRITE THE NOP OVER THE JMP INSTRUCTION
3602	013152	000240		.WORD	NOP	; NOP INSTRUCTION
3603	013154	000111	79:	.WORD	111	; JMP (R1)
3604	013156	012717		MOV	(PC)+,(PC)	; WRITE THE NOP OVER THE JMP INSTRUCTION
3605	013160	000240		.WORD	NOP	; NOP INSTRUCTION
3606	013162	000111	80:	.WORD	111	; JMP (R1)
3607	013164	012717		MOV	(PC)+,(PC)	; WRITE THE NOP OVER THE JMP INSTRUCTION
3608	013166	000240		.WORD	NOP	; NOP INSTRUCTION
3609	013170	000111	81:	.WORD	111	; JMP (R1)
3610	013172	012717		MOV	(PC)+,(PC)	; WRITE THE NOP OVER THE JMP INSTRUCTION
3611	013174	000240		.WORD	NOP	; NOP INSTRUCTION
3612	013176	000111	82:	.WORD	111	; JMP (R1)
3613	013200	012717		MOV	(PC)+,(PC)	; WRITE THE NOP OVER THE JMP INSTRUCTION
3614	013202	000240		.WORD	NOP	; NOP INSTRUCTION
3615	013204	000111	83:	.WORD	111	; JMP (R1)
3616	013206	012717		MOV	(PC)+,(PC)	; WRITE THE NOP OVER THE JMP INSTRUCTION
3617	013210	000240		.WORD	NOP	; NOP INSTRUCTION
3618	013212	000111	84:	.WORD	111	; JMP (R1)
3619	013214	012717		MOV	(PC)+,(PC)	; WRITE THE NOP OVER THE JMP INSTRUCTION
3620	013216	000240		.WORD	NOP	; NOP INSTRUCTION
3621	013220	000111	85:	.WORD	111	; JMP (R1)
3622	013222	012717		MOV	(PC)+,(PC)	; WRITE THE NOP OVER THE JMP INSTRUCTION
3623	013224	000240		.WORD	NOP	; NOP INSTRUCTION
3624	013226	000111	86:	.WORD	111	; JMP (R1)
3625	013230	012717		MOV	(PC)+,(PC)	; WRITE THE NOP OVER THE JMP INSTRUCTION
3626	013232	000240		.WORD	NOP	; NOP INSTRUCTION
3627	013234	000111	87:	.WORD	111	; JMP (R1)
3628	013236	012717		MOV	(PC)+,(PC)	; WRITE THE NOP OVER THE JMP INSTRUCTION
3629	013240	000240		.WORD	NOP	; NOP INSTRUCTION
3630	013242	000111	88:	.WORD	111	; JMP (R1)
3631	013244	012717		MOV	(PC)+,(PC)	; WRITE THE NOP OVER THE JMP INSTRUCTION
3632	013246	000240		.WORD	NOP	; NOP INSTRUCTION
3633	013250	000111	89:	.WORD	111	; JMP (R1)
3634	013252	012717		MOV	(PC)+,(PC)	; WRITE THE NOP OVER THE JMP INSTRUCTION
3635	013254	000240		.WORD	NOP	; NOP INSTRUCTION
3636	013256	000111	90:	.WORD	111	; JMP (R1)
3637	013260	012717		MOV	(PC)+,(PC)	; WRITE THE NOP OVER THE JMP INSTRUCTION
3638	013262	000240		.WORD	NOP	; NOP INSTRUCTION
3639	013264	000111	91:	.WORD	111	; JMP (R1)
3640	013266	012717		MOV	(PC)+,(PC)	; WRITE THE NOP OVER THE JMP INSTRUCTION
3641	013270	000240		.WORD	NOP	; NOP INSTRUCTION
3642	013272	000111	92:	.WORD	111	; JMP (R1)
3643	013274	012717		MOV	(PC)+,(PC)	; WRITE THE NOP OVER THE JMP INSTRUCTION
3644	013276	000240		.WORD	NOP	; NOP INSTRUCTION
3645	013300	000111	93:	.WORD	111	; JMP (R1)
3646	013302	012717		MOV	(PC)+,(PC)	; WRITE THE NOP OVER THE JMP INSTRUCTION
3647	013304	000240		.WORD	NOP	; NOP INSTRUCTION
3648	013306	000111	94:	.WORD	111	; JMP (R1)
3649	013310	012717		MOV	(PC)+,(PC)	; WRITE THE NOP OVER THE JMP INSTRUCTION
3650	013312	000240		.WORD	NOP	; NOP INSTRUCTION
3651	013314	000111	95:	.WORD	111	; JMP (R1)
3652	013316	000137		JMP	001290	; JUMP OVER ERROR CALL
3653	013322		128:			; ERROR! PRE-FETCH BUFFER WAS NOT
3654						; OVER WRITTEN
3655	013322	104001		ERROR	+1	; CPU ERROR

013324

```

3656 ;
3657 ; NOW RESTORE THE OVER WRITTEN JMP INSTRUCTIONS FOR THE NEXT PASS.
3658 ;
3659 013324 012702 000040 1298: MOV #32.,R2 ;SET UP R2 AS COUNTER
3660 013330 012703 013022 MOV #64.,R3 ;SET UP R3 AS POINTER
3661 013334 012713 000111 1308: MOV #111,(R3) ;RESTORE OVER WRITTEN JUMPS
3662 013340 062703 000006 ADD #6,R3 ;POINT TO NEXT OVER WRITTEN ADDR.
3663 013344 077205 SOB R2,1308 ;DO UNTIL R2=0
3664
3665 ;
3666 013346 ;MJP:
3667 ;
3668 ; TEST JMP MODES 17,27,37,67,77
3669 013346 012737 000000 003032 MOV #0,#SEQ ;SETUP TEST SEQUENCER
3670 013354 000117 JMP (R7) ;JUMP MODE 17(SHOULD BE IN-LINE)
3671 ;
3672 013356 005737 003032 ;MJP17: TST #SEQ ;CHECK SEQUENCE
3673 013362 001401 BEQ 28 ;BRANCH IF GOOD
3674 ; ;ERROR! BAD JUMP
3675 013364 104001 18: ERROR +1 ;CPU ERROR
3676 013366 005237 003032 28: INC #SEQ ;UPDATE SEQUENCE NUMBER
3677 013372 000127 000401 JMP #401 ;JUMP MODE 27
3678 ; ;(THE #401=BR UPDATED PC+2)
3679 ;
3680 013376 000000 ; HALT ;
3681 ;
3682 013400 023727 003032 000001 ;MJP27: CMP #SEQ,#1 ;CHECK IF CORRECT SEQUENCE
3683 013406 001401 BEQ MJP27A ;BRANCH IF IN SEQUENCE
3684 013410 104001 18: ERROR +1 ;CPU ERROR
3685 ; ;TEST OUT OF SEQUENCE
3686 013412 005237 003032 MJP27A: INC #SEQ ;UPDATE SEQUENCER
3687 013416 000137 013464 JMP #MJP37 ;JUMP MODE 37
3688 013422 023727 003032 000003 MJP67: CMP #SEQ,#3 ;CHECK FOR CORRECT SEQUENCE
3689 013430 001401 BEQ MJP67A ;BRANCH IF IN SEQUENCE
3690 013432 104001 28: ERROR +1 ;CPU ERROR
3691 ; ;TEST OUT OF SEQUENCE
3692 013434 005237 003032 MJP67A: INC #SEQ ;UPDATE SEQUENCER
3693 013440 000257 CCC ;INSURE ZBIT=0
3694 013442 000177 000002 JMP #MJP67B ;JUMP MODE 7
3695 ;
3696 013446 000000 ; HALT ;
3697 ;
3698 013450 013452 ;MJP67B: .WORD MJP77 ;
3699 ;
3700 013452 023727 003032 000004 ;MJP77: CMP #SEQ,#4 ; TEST FOR CORRECT SEQUENCE
3701 013460 001412 BEQ MJP77E ;BRANCH IF IN SEQUENCE
3702 013462 104001 38: ERROR +1 ;CPU ERROR
3703 ; ;TEST OUT OF SEQUENCE
3704 013464 023727 003032 000002 MJP37: CMP #SEQ,#2 ; TEST FOR CORRECT SEQUENCE
3705 013472 001401 BEQ MJP37A ;BRANCH IF IN SEQUENCE
3706 013474 104001 48: ERROR +1 ;CPU ERROR
3707 ; ;TEST OUT OF SEQUENCE
3708 013476 005237 003032 MJP37A: INC #SEQ ;UPDATE SEQUENCER
3709 013502 000167 177714 JMP MJP67 ;JUMP MODE 6
3710 ;
3711 ;

```



```

3712 013506      MJP77E:
3713      ;
3714      ;
3715 013506      MJSR:
3716      ;
3717      ;      TEST JSR ALL MODES
3718 013506 010637 003034      MOV      R6,B*SPS      ;SAVE STACK POINTER LOCATION
3719 013512 010637 003036      MOV      R6,B*SPSJ     ;
3720 013516 162737 000002 003036  SUB      #2,B*SPSJ     ;SPSJ = R6 AFTER DECRIMENT
3721 013524 012737 000001 003032  MOV      #1,B*SEQ      ;SETUP SEQUENCE COUNTER
3722 013532 012701 013626      MOV      #MJSR1,R1     ;SETUP INITIAL JUMP IN MODE 1
3723 013536 005004      CLR      R4            ;
3724 013540 005104      COM      R4            ;R4=-1 TO BE SAVED ON STACK
3725 013542 004411      JSR      R4,(R1)      ;JSR MODE 1
3726      ;
3727 013544 022737 000002 003032  MJSR2:  CMP      #2,B*SEQ     ; TEST FOR CORRECT SEQUENCE
3728 013552 001401      BEQ      MJSR2A        ;BRANCH IF GOOD
3729 013554 104001      5#:      ERROR      +1      ;CPU ERROR
3730      ;MODE 2 JUMPED TO OUT OF SEQUENCE
3731 013556 023706 003036      MJSR2A: CMP      B*SPSJ,R6     ;VERIFY STACK DECRIMENT
3732 013562 001006      BNE      6#           ;BRANCH IF STACK INCORRECT
3733 013564 021627 125252      CMP      (R6),#125252 ;VERIFY CONTENTS OF STACK
3734 013570 001003      BNE      6#           ;BRANCH IF DATA ON STACK INCORRECT
3735 013572 022704 013706      CMP      #MJSR4,R4     ;SEE IF CORRECT RETURN ADDRESS
3736 013576 001401      BEQ      MJSR2B        ;BRANCH IF GOOD
3737 013600 104001      6#:      ERROR      +1      ;CPU ERROR
3738      ;JSR MODE 2 FAILED
3739 013602 005237 003032      MJSR2B: INC      B*SEQ      ;UPDATE SEQUENCE COUNTER
3740 013606 013706 003034      MOV      B*SPS,R6     ;RELOAD STACK POINTER
3741 013612 012701 013624      MOV      #MJSRA,R1     ;SETUP JSR MODE 3
3742 013616 005004      CLX      R4            ;DIFFERENT DATA TO R4
3743 013620 004431      JSR      R4,B*(R1)+   ;JSR MODE 3
3744 013622 000000      HALT
3745 013624 013772      MJSRA:  .WORD      MJSR3      ;LITERAL FOR JUMP MODE 3
3746      ;
3747 013626 022737 000001 003032  MJSR1:  CMP      #1,B*SEQ     ; TEST FOR CORRECT SEQUENCE
3748 013634 001401      BEQ      MJSR1A        ;BRANCH IF GOOD
3749 013636 104001      7#:      ERROR      +1      ;CPU ERROR
3750      ;MODE 1 JUMPED TO OUT OF SEQUENCE
3751 013640 023706 003036      MJSR1A: CMP      B*SPSJ,R6     ;VERIFY STACK DECRIMENT
3752 013644 001006      BNE      8#           ;BRANCH IF STACK INCORRECT
3753 013646 021627 177777      CMP      (R6),#-1     ;VERIFY CONTENT OF STACK
3754 013652 001003      BNE      8#           ;BRANCH IF DATA ON STACK INCORRECT
3755 013654 022704 013544      CMP      #MJSR2,R4     ;SEE IF CORRECT RETURN ADDRESS
3756 013660 001401      BEQ      MJSR1B        ;BRANCH IF GOOD
3757 013662 104001      8#:      ERROR      +1      ;CPU ERROR
3758      ;JSR MODE 2 FAILED
3759 013664 005237 003032      MJSR1B: INC      B*SEQ      ;UPDATE SEQUENCE COUNTER
3760 013670 013706 003034      MOV      B*SPS,R6     ;RELOAD STACK POINTER
3761 013674 012704 125252      MOV      #125252,R4   ;SETUP R4 DATA
3762 013700 012701 013544      MOV      #MJSR2,R1     ;SETUP MODE 2 JUMP ADDRESS
3763 013704 004421      JSR      R4,(R1)+   ;JUMP MODE 2
3764      ;
3765      ;
3766 013706 022737 000004 003032  MJSR4:  CMP      #4,B*SEQ     ; TEST FOR CORRECT SEQUENCE
3767 013714 001401      BEQ      MJSR4A        ;BRANCH IF GOOD

```

3768	013716	104001			9#:	ERROR	+1		;CPU ERROR
3769									;MODE 4 JUMPED TO OUT OF SEQUENCE
3770	013720	023706	003036		MJSR4A:	CMP	#SPSJ,R6		;VERIFY STACK DECIMENT
3771	013724	001006				BNE	10#		;BRANCH IF STACK INCORRECT
3772	013726	021627	052525			CMP	(R6),#052525		;VERIFY CONTENTS OF STAACK
3773	013732	001003				BNE	10#		;BRANCH IF DATA ON STACK INCORRECT
3774	013734	022704	014054			CMP	#MJSR6,R4		;SEE IF CORRECT RETURN ADDRESS
3775	013740	001401				BEQ	MJSR4B		;BRANCH IF GOOD
3776	013742	104001			10#:	ERROR	+1		;CPU ERROR
3777									;JSR MODE 4 FAILED
3778	013744	005237	003032		MJSR4B:	INC	#SEQ		;UPDATE SEQUENCE COUNTER
3779	013750	013706	003034			MOV	#SPS,R6		;RELOAD STACK POINTER
3780	013754	012704	000377			MOV	#377,R4		;SETUP R4 DATA
3781	013760	012701	013772			MOV	#MJSRB+2,R1		;SETUP JSR VECTOR
3782	013764	004451				JSR	R4,#-(R1)		;JSR MODE 5
3783	013766	000000				HALT			
3784	013770	014140			MJSRB:	.WORD	MJSR5		;MODE 5 VECTOR
3785									
3786									
3787	013772	022737	000003	003032	MJSR3:	CMP	#3,#SEQ		;TEST FOR CORRECT SEQUENCE
3788	014000	001401				BEQ	MJSR3A		;BRANCH IF GOOD
3789	014002	104001			11#:	ERROR	+1		;CPU ERROR
3790									;MODE 3 JUMPED TO OUT OF SEQUENCE
3791	014004	023706	003036		MJSR3A:	CMP	#SPSJ,R6		;VERIFY STACK DECIMENT
3792	014010	001006				BNE	12#		;BRANCH IF STACK INCORRECT
3793	014012	021627	000000			CMP	(R6),#0		;VERIFY CONTENTS OF STAACK
3794	014016	001003				BNE	12#		;BRANCH IF DATA ON STACK INCORRECT
3795	014020	022704	013622			CMP	#MJSRA-2,R4		;SEE IF CORRECT RETURN ADDRESS
3796	014024	001401				BEQ	MJSR3B		;BRANCH IF GOOD
3797	014026	104001			12#:	ERROR	+1		;CPU ERROR
3798									;JSR MODE 3 FAILED
3799	014030	005237	003032		MJSR3B:	INC	#SEQ		;UPDATE SEQUENCE COUNTER
3800	014034	013706	003034			MOV	#SPS,R6		;RELOAD STACK POINTER
3801	014040	012704	052525			MOV	#052525,R4		;SETUP R4 DATA
3802	014044	012701	013710			MOV	#MJSR4+2,R1		;SETUP JSR VECTOR
3803	014050	000257				CCC			;CLEAR CONDITION CODES
3804	014052	004441				JSR	R4,-(R1)		;JSR MODE 4
3805									
3806									
3807	014054	022737	000006	003032	MJSR6:	CMP	#6,#SEQ		;TEST FOR CORRECT SEQUENCE
3808	014062	001401				BEQ	MJSR6A		;BRANCH IF GOOD
3809	014064	104001			13#:	ERROR	+1		;CPU ERROR
3810									;MODE 6 JUMPED TO OUT OF SEQUENCE
3811	014066	023706	003036		MJSR6A:	CMP	#SPSJ,R6		;VERIFY STACK DECIMENT
3812	014072	001006				BNE	14#		;BRANCH IF STACK INCORRECT
3813	014074	021627	123456			CMP	(R6),#123456		;VERIFY CONTENTS OF STACK
3814	014100	001003				BNE	14#		;BRANCH IF DATA ON STACK INCORRECT
3815	014102	022704	014222			CMP	#MJSR7,R4		;SEE IF CORRECT RETURN ADDRESS
3816	014106	001401				BEQ	MJSR6B		;BRANCH IF GOOD
3817	014110	104001			14#:	ERROR	+1		;CPU ERROR
3818									;JSR MODE 6 FAILED
3819	014112	005237	003032		MJSR6B:	INC	#SEQ		;UPDATE SEQUENCE COUNTER
3820	014116	013706	003034			MOV	#SPS,R6		;RELOAD STACK POINTER
3821	014122	012704	177773			MOV	#-5,R4		;SETUP R4 DATA
3822	014126	012701	014146			MOV	#MJSRC+10,R1		;SETUP JSR VECTOR
3823	014132	004471	177770			JSR	R4,#-10(R1)		;JSR MODE 7

```

3824 014136 014222      MJSRC: .WORD  MJSR7      ;JSR VECTOR
3825
3826
3827 014140 022737 000005 003032 MJSR5:  CMP    #5,#0SEQ      ; TEST FOR CORRECT SEQUENCE
3828 014146 001401      BEQ    MJSR5A      ;BRANCH IF GOOD
3829 014150 104001      15#:  ERROR    +1      ;CPU ERROR
3830
3831 014152 023706 003036      MJSR5A: CMP    #0SPSJ,R6      ;MODE 5 JUMPED TO OUT OF SEQUENCE
3832 014156 001006      BNE    16#        ;VERIFY STACK DECRIMENT
3833 014160 021627 000377      CMP    (R6),#377    ;BRANCH IF STACK INCORRECT
3834 014164 001003      BNE    16#        ;VERIFY CONTENTS OF STACK
3835 014166 022704 013766      CMP    #MJSR8-2,R4  ;BRANCH IF DATA ON STACK INCORRECT
3836 014172 001401      BEQ    MJSR5B      ;SEE IF CORRECT RETURN ADDRESS
3837 014174 104001      16#:  ERROR    +1      ;BRANCH IF GOOD
3838
3839 014176 005237 003032      MJSR5B: INC    #0SEQ      ;CPU ERROR
3840 014202 013706 003034      MOV    #0SPS,R6     ;JSR MODE 5 FAILED
3841 014206 012704 123456      MOV    #123456,R4   ;UPDATE SEQUENCE COUNTER
3842 014212 012701 014064      MOV    #MJSR6+10,R1 ;RELOAD STACK POINTER
3843 014216 004461 177770      JSR    R4,-10(R1)   ;SETUP DATA IN R4
3844
3845
3846 014222 022737 000007 003032 MJSR7:  CMP    #7,#0SEQ      ;TEST FOR CORRECT SEQUENCE
3847 014230 001401      BEQ    MJSR7A      ;BRANCH IF GOOD
3848 014232 104001      17#:  ERROR    +1      ;CPU ERROR
3849
3850 014234 023706 003036      MJSR7A: CMP    #0SPSJ,R6      ;MODE 7 JUMPED TO OUT OF SEQUENCE
3851 014240 001006      BNE    18#        ;VERIFY STACK DECRIMENT
3852 014242 021627 177773      CMP    (R6),#-5     ;BRANCH IF STACK INCORRECT
3853 014246 001003      BNE    18#        ;VERIFY CONTENTS OF STAACK
3854 014250 022704 014136      CMP    #MJSR5-2,R4  ;BRANCH IF DATA ON STACK INCORRECT
3855 014254 001401      BEQ    MJSR7E      ;SEE IF CORRECT RETURN ADDRESS
3856 014256 104001      18#:  ERROR    +1      ;BRANCH IF GOOD
3857
3858 014260
3859 014260 013706 003034      MJSR7E: MOV    #0SPS,R6     ;CPU ERROR
3860
3861
3862 014264
3863
3864
3865 014264 012737 000001 003032 ; TEST JSR MODES 27, 37, 67, 77
3866 014272 010637 003034      MOV    #1,#0SEQ     ;SETUP SEQUENCER
3867 014276 010637 003036      MOV    R6,#0SPS     ;SAVE STACK ADDRESS
3868 014302 162737 000002 003036      MOV    R6,#0SPSJ    ;SAVE STACK DECRIMENT ADDRESS
3869 014310 012704 177777      SUB    #2,#0SPSJ    ;
3870 014314 004427 000240      MOV    #-1,R4       ;SETUP R4 DATA
3871
3872 014320 022737 000001 003032 MJR27:  JSR    R4,#240      ;EXECUTE A JSR MODE 27
3873 014326 001011      BNE    1#          ;VERIFY COERRECT TEST SEQUENCE
3874 014330 023706 003036      CMP    #0SPSJ,R6    ;INCORRECT TEST SEQUENCE
3875 014334 001006      BNE    1#          ;VERIFY STACK POINTER
3876 014336 021627 177777      CMP    (R6),#-1     ;VERIFY R4 GOT LOADED ON THE STACK
3877 014342 001003      BNE    1#          ;BRANCH IF INCORRECT STACK CONTENTS
3878 014344 020427 014320      CMP    R4,#MJR27    ;VERIFY CORRECT RETURN ADDRESS
3879 014350 001401      BEQ    MJR27A      ;BRANCH IF GOOD RETURN ADDRESS ON STACK

```

COKDAAO KDJ11-B CLUSTER MACY11 30(1046) 23-JAN-84 18:56 PAGE 73
 COKDAA.P11 23-JAN-84 18:55 ***** DOUBLE OPERAND TESTS *****

SEQ 0073

```

3880 014352 104001          18:  ERROR      +1          ;CPU ERROR
3881                                     ;MODE 27 FAILED
3882 014354 005237 003032  MJR27A: INC      @#SEQ          ;UPDATE SEQUENCER
3883 014360 012704 152525          MOV      @152525,R4        ;SETUP R4 TEST DATA
3884 014364 013706 003034          MOV      @#SPS,R6        ;RESET STACK POINTER
3885 014370 004437 014456          JSR     R4,@#MJR37       ;JSR MODE 37
3886 014374 000000          MJR27B: HALT
3887
3888 014376 023727 003032 000003  MJR67:  CMP      @#SEQ,@3          ;VERIFY TEST SEQUENCE
3889 014404 001011          BNE     2#                ;INCORRECT TEST SEQUENCE
3890 014406 023706 003036          CMP      @#SPSJ,R6        ;VERIFY STACK DECREMENT
3891 014412 001006          BNE     2#                ;INCORRECT STACK DECREMENT
3892 014414 021627 000125          CMP      (R6),@125        ;VERIFY STACK WAS LOADED
3893 014420 001003          BNE     2#
3894 014422 020427 014532          CMP      R4,@#MJR17       ;VERIFY RETURN ADDRESS
3895 014426 001401          BEQ     MJR67A           ;BRANCH IF GOOD
3896 014430 104001          28:  ERROR      +1          ;CPU ERROR
3897                                     ;MODE 67 FAILED
3898 014432 005237 003032  MJR67A: INC      @#SEQ          ;UPDATE SEQUENCER
3899 014436 013706 003034          MOV      @#SPS,R6        ;RESET STACK
3900 014442 012704 000001          MOV      @1,R4           ;SETUP R4 DATA
3901 014446 004477 000002          JSR     R4,@#MJR68       ;JSR MODE 77
3902 014452 000000          MJR6A:  HALT
3903 014454 014532          MJR6B:  .WORD  MJR77      ;DATA FOR MODE 77 JUMP
3904
3905 014456 023727 003032 000002  MJR37:  CMP      @#SEQ,@2          ;VERIFY TEST SEQUENCE
3906 014464 001011          BNE     2#                ;INCORRECT TEST SEQUENCE
3907 014466 023706 003036          CMP      @#SPSJ,R6        ;VERIFY STACK DECREMENT
3908 014472 001006          BNE     2#                ;INCORRECT STACK DECREMENT
3909 014474 021627 152525          CMP      (R6),@152525    ;VERIFY STACK WAS LOADED
3910 014500 001003          BNE     2#
3911 014502 020427 014374          CMP      R4,@#MJR27B     ;VERIFY RETURN ADDRESS
3912 014506 001401          BEQ     MJR37A           ;BRANCH IF GOOD
3913 014510 104001          28:  ERROR      +1          ;CPU ERROR
3914                                     ;MODE 37 FAILED
3915 014512 005237 003032  MJR37A: INC      @#SEQ          ;UPDATE SEQUENCER
3916 014516 013706 003034          MOV      @#SPS,R6        ;RELOAD STACK
3917 014522 012704 000125          MOV      @125,R4         ;SETUP R4 TEST DATA
3918 014526 004467 177644          JSR     R4,MJR67         ;JSR MODE 6
3919
3920 014532 023727 003032 000004  MJR77:  CMP      @#SEQ,@4          ;VERIFY TEST SEQUENCE
3921 014540 001011          BNE     2#                ;INCORRECT TEST SEQUENCE
3922 014542 023706 003036          CMP      @#SPSJ,R6        ;VERIFY STACK DECREMENT
3923 014546 001006          BNE     2#                ;INCORRECT STACK DECREMENT
3924 014550 021627 000001          CMP      (R6),@1         ;VERIFY STACK WAS LOADED
3925 014554 001003          BNE     2#
3926 014556 020427 014452          CMP      R4,@#MJR6A     ;VERIFY RETURN ADDRESS
3927 014562 001401          BEQ     MJR77A           ;BRANCH IF GOOD
3928 014564 104001          28:  ERROR      +1          ;CPU ERROR
3929                                     ;MODE 77 FAILED
3930 014566          MJR77A:
3931
3932 014566 013706 003034          MOV      @#SPS,R6        ;RESET STACK
3933
3934
3935 014572          MRS:

```

```

3936
3937
3938 014572 012706 001000      ; TEST RTS AND RTS R6
3939 014576 012746 123456      MOV     #STBOT,R6           ;INSURE VALID STACK
3940 014602 012703 014612      MOV     #123456,-(R6)      ;SETUP TEST REGISTER
3941 014606 000203              MOV     #RTS1,R3           ;SETUP TEST PC
3942 014610 104001              RTS     R3                 ;**TEST INSTRUCTION
3943                                ERROR   +1                 ;CPU ERROR
3944                                ;INCORRECT PC ON RTS
3944 014612 022703 123456      RTS1:  CMP     #123456,R3
3945 014616 001401              BEQ     RTS6               ;BRANCH IF GOOD
3946 014620 104001              ERROR   +1                 ;CPU ERROR
3947                                ;REGISTER CONTENTS INCORRECT
3948
3949                                ;THIS TEST CHECKS AN UN-TESTED PLA TERM
3950
3951 014622 010601              RTS6:  MOV     R6,R1         ;SAVE STACK IN R1
3952 014624 012705 014636      MOV     #1#,R5            ;MOVE EXPECTED RETURN ADDR TO R5
3953 014630 010506              MOV     R5,R6            ;MOVE RETURN ADDR TO R6
3954 014632 000206              RTS     R6
3955 014634 104001              ERROR   +1                 ;CPU ERROR
3956                                ;ERROR! RTS NOT EXECUTED
3957 014636 021506      1#:   CMP     (R5),R6      ;IS R6=31506?
3958 014640 001401              BEQ     RTSE              ;IF IT IS THEN GO TO END OF TEST
3959 014642 104001              ERROR   +1                 ;CPU ERROR
3960                                ;ERROR! WRONG ADDR IN R6
3961 014644 010106      RTSE:  MOV     R1,R6         ;RESTORE STACK
3962
3963 014646      TSMUO:
3964                                ;
3965 014646 012737 040000 177776 ; SETUP AND TEST KERNEL, SUPERVISOR AND USER STACKS
3966 014654 012706 177777      MOV     #40000,#177776   ;SET PS TO SUP MODE
3967 014660 022706 177777      MOV     #177777,R6       ;INIT SUP STACK TO ALL ONES
3968 014664 001401              CMP     #177777,R6       ;ARE ALL BITS SET
3969                                BEQ     1#                ;YES GO ON
3970                                ;NO GO TO ERROR
3970 014666 104001              ERROR   +1                 ;CPU ERROR
3971 014670 005006      1#:   CLR     R6            ;SET SUP STACK TO ALL ZEROES
3972 014672 022706 000000      CMP     #0,R6           ;ARE ALL BITS CLEARED
3973 014676 001401              BEQ     2#                ;YES GO ON
3974                                ;NO GO TO ERROR
3975 014700 104001              ERROR   +1                 ;CPU ERROR
3976 014702 012706 125252      2#:   MOV     #125252,R6   ;SET SUP STACK TO ALTERNATING PATTERN
3977 014706 022706 125252      CMP     #125252,R6      ;IS SUP SP CORRECT
3978 014712 001401              BEQ     3#                ;YES GO ON
3979                                ;NO GO TO ERROR
3980 014714 104001              ERROR   +1                 ;CPU ERROR
3981 014716 012706 052525      3#:   MOV     #52525,R6    ;SET SUP STACK TO ALTERNATING PATTERN
3982 014722 022706 052525      CMP     #52525,R6      ;IS SUP SP CORRECT
3983 014726 001401              BEQ     4#                ;YES GO ON
3984                                ;NO GO TO ERROR
3985 014730 104001              ERROR   +1                 ;CPU ERROR
3986 014732 012706 000700      4#:   MOV     #700,R6      ;SETUP SUP SP
3987 014736 012737 140000 177776 ; MOV     #140000,#177776 ;SET PS TO USER MODE
3988 014744 012706 177777      MOV     #177777,R6       ;INIT USER STACK TO ALL ONES
3989 014750 022706 177777      CMP     #177777,R6       ;ARE ALL BITS SET
3990 014754 001401              BEQ     5#                ;YES GO ON
3991                                ;NO GO TO ERROR

```

```

3992 014756 104001          ERROR +1          ;CPU ERROR
3993 014760 005006          CLR R6           ;SET USER STACK TO ALL ZEROES
3994 014762 022706 000000   CMP #0,R6       ;ARE ALL BITS CLEARED
3995 014766 001401          BEQ 6#          ;YES GO ON
3996                                ;NO GO TO ERROR
3997 014770 104001          ERROR +1          ;CPU ERROR
3998 014772 012706 125252   MOV #125252,R6  ;SET USER STACK TO ALTERNATING PATTERN
3999 014776 022706 125252   CMP #125252,R6 ;IS USER SP CORRECT
4000 015002 001401          BEQ 7#          ;YES GO ON
4001                                ;NO GO TO ERROR
4002 015004 104001          ERROR +1          ;CPU ERROR
4003 015006 012706 052525   MOV #52525,R6  ;SET USER STACK TO ALTERNATING PATTERN
4004 015012 022706 052525   CMP #52525,R6  ;IS USER SP CORRECT
4005 015016 001401          BEQ 8#          ;YES GO ON
4006                                ;NO GO TO ERROR
4007 015020 104001          ERROR +1          ;CPU ERROR
4008 015022 012706 000600   MOV #600,R6    ;SETUP USER SP
4009 015026 005037 177776   CLR #177776    ;SET PS TO KER MODE
4010 015032 012706 001000   MOV #STBOT,R6 ;JETUP KERNEL SP
4011 015036 005037 000700   CLR #700      ;CLEAR FIRST WORDS OF SUP, KER, AND USE STACKS
4012 015042 005037 000600   CLR #600      ;
4013 015046 005037 001000   CLR #STBOT    ;
4014 015052 004767 000054   JSR PC,CHECK  ; TEST KER, SUP, AND USE STACKS
4015 015056 012737 040000 177776 RET1: MOV #40000,#177776 ;SET PSW TO SUP MODE
4016 015064 022706 000700   CMP #700,R6   ;IS SUP SP CORRECT
4017 015070 001401          BEQ 1#          ;YES GO ON
4018                                ;NO GO TO ERROR
4019 015072 104001          ERROR +1          ;CPU ERROR
4020 015074 012737 140000 177776 1#: MOV #140000,#177776 ;SET PSW TO USE MODE
4021 015102 022706 000600   CMP #600,R6   ;IS USE SP CORRECT
4022 015106 001401          BEQ 2#          ;YES GO ON
4023                                ;NO GO TO ERROR
4024 015110 104001          ERROR +1          ;CPU ERROR
4025 015112 005037 177776 2#: CLR #177776    ;SET PSW TO KER MODE
4026 015116 022706 001000   CMP #STBOT,R6 ;IS KER SP CORRECT
4027 015122 001401          BEQ 3#          ;YES GO ON
4028                                ;NO GO TO ERROR
4029 015124 104001          ERROR +1          ;CPU ERROR
4030 015126                                ;CPU ERROR
4031 015126 000167 060206 3#: JMP MTSO
4032                                ;
4033                                ;ROUTINE TO CHECK STACKS AFTER TWO RTS STATEMENTS
4034                                ;
4035 015132 012737 040000 177776 CHECK: MOV #40000,#177776 ;SET PSW TO SUP MODE
4036 015140 004767 000044   JSR PC,CHECK1 ; TEST SUP, KER, AND USE STACKS
4037 015144 022716 000000 RET2: CMP #0,(SP) ;IS SUP STACK CLEARED
4038 015150 001401          BEQ 1#          ;YES GO ON
4039                                ;NO GO TO ERROR
4040 015152 104001          ERROR +1          ;CPU ERROR
4041 015154 012737 140000 177776 1#: MOV #140000,#177776 ;SET PSW TO USE MODE
4042 015162 022716 000000   CMP #0,(SP)   ;IS USE STACK CLEARED
4043 015166 001401          BEQ 2#          ;YES GO ON
4044                                ;NO GO TO ERROR
4045 015170 104001          ERROR +1          ;CPU ERROR
4046 015172 005037 177776 2#: CLR #177776    ;SET PSW TO KER MODE
4047 015176 022716 015056   CMP #RET1,(SP);DOES KER STACK HAVE CORRECT DATA

```

```

4048 015202 001401          BEQ      3#          ;YES GO ON
4049                                ;NO GO TO ERROR
4050 015204 104001          ERROR    +1          ;CPU ERROR
4051 015206 000207          3#:     RTS      PC          ;RETURN
4052                                ;
4053                                ;ROUTINE TO CHECK STACKS AFTER ONE RTS
4054                                ;
4055 015210 012737 140000 177776 CHECK1: MOV    #140000,#177776 ;SET PSW TO USE MODE
4056 015216 004767 000044          JSR      PC,CHECK2      ;TEST KER, SUP, AND USE STACKS
4057 015222 022716 000000          RET3:   CMP    #0,(SP)   ;IS USE STACK CLEARED
4058 015226 001401          BEQ      1#          ;YES GO ON
4059                                ;NO GO TO ERROR
4060 015230 104001          ERROR    +1          ;CPU ERROR
4061 015232 005037 177776          1#:     CLR    #177776     ;SET PSW TO KER MODE
4062 015236 022716 015056          CMP    #RET1,(SP)     ;IS KER STACK CORRECT
4063 015242 001401          BEQ      2#          ;YES GO ON
4064                                ;NO GO TO ERROR
4065 015244 104001          ERROR    +1          ;CPU ERROR
4066 015246 012737 040000 177776 2#:     MOV    #40000,#177776 ;SET PSW TO SUP MODE
4067 015254 022716 015144          CMP    #RET2,(SP)     ;IS SUP STACK CORRECT
4068 015260 001401          BEQ      3#          ;YES GO ON
4069                                ;NO GO TO ERROR
4070 015262 104001          ERROR    +1          ;CPU ERROR
4071 015264 000207          3#:     RTS      PC          ;RETURN
4072                                ;
4073                                ;ROUTINE TO CHECK STACKS AFTER ZERO RTS
4074                                ;
4075 015266 022716 015222          CHECK2: CMP    #RET3,(SP) ;IS USE STACK CORRECT
4076 015272 001401          BEQ      1#          ;YES GO ON
4077                                ;NO GO TO ERROR
4078 015274 104001          ERROR    +1          ;CPU ERROR
4079 015276 012737 040000 177776 1#:     MOV    #40000,#177776 ;SET PSW TO SUP MODE
4080 015304 022716 015144          CMP    #RET2,(SP)     ;IS SUP STACK CORRECT
4081 015310 001401          BEQ      2#          ;YES GO ON
4082                                ;NO GO TO ERROR
4083 015312 104001          ERROR    +1          ;CPU ERROR
4084 015314 005037 177776          2#:     CLR    #177776     ;SET PSW TO KER MODE
4085 015320 022716 015056          CMP    #RET1,(SP)     ;IS KER STACK CORRECT
4086 015324 001401          BEQ      3#          ;YES GO ON
4087                                ;NO GO TO ERROR
4088 015326 104001          ERROR    +1          ;CPU ERROR
4089 015330 012737 140000 177776 3#:     MOV    #140000,#177776 ;SET PSW TO USE MODE
4090 015336 000207          RTS      PC          ;RETURN
4091                                ;
4092 015340          MTSO:
4093 015340          MMVCC:
4094                                ;
4095                                ;TEST MOV CONDITION CODES - **0-
4096 015340 000277          SCC
4097 015342 000244          CLZ
4098 015344 012704 000000          MOV    #0,R4
4099 015350 100403          BMI    1#
4100 015352 102402          BVS    1#
4101 015354 103001          BCC    1#
4102 015356 001401          BEQ    2#
4103                                ;CC=1011
                                ;CC=0101, R4=0
                                ;ERROR IF N FLAG
                                ;ERROR IF V FLAG SET
                                ;ERROR IF C FLAG CLEAR
                                ;SKIP IF Z FLAG SET
                                ;CC SHOULD=0101

```

```

4104 015360 104001      1#:  ERROR  +1          ;CPU ERROR
4105 015362 000277      2#:  SCC
4106 015364 000251      .WORD 251          ;CC=0110
4107 015366 012704 100000 MOV  #100000,R4      ;R4=100000, CC=1000
4108 015372 001403      BEQ   3#           ;ERROR IF Z SET
4109 015374 102402      BVS   3#           ;ERROR IF V SET
4110 015376 103401      BCS   3#           ;ERROR IF C SET
4111 015400 100401      BMI   4#           ;EXIT IF N SET
4112 015402 104001      3#:  ERROR  +1          ;CPU ERROR
4113                                     ;CC SHOULD= 1000
4114 015404      4#:
4115
4116
4117 015404      MBTCC:
4118
4119      ; TEST BIT CONDITION CODES - **0-
4120 015404 005004      CLR   R4
4121 015406 005104      COM   R4          ;R4=-1
4122 015410 000277      SCC
4123 015412 000244      CLZ
4124 015414 032704 000000 BIT   #0,R4      ;CC=1011
4125 015420 100403      BMI   1#           ;CC=0101
4126 015422 102402      BVS   1#           ;ERROR IF N FLAG
4127 015424 103001      BCC   1#           ;ERROR IF V FLAG SET
4128 015426 001401      BEQ   2#           ;ERROR IF C FLAG CLEAR
4129 015430 104001      1#:  ERROR  +1          ;SKIP IF Z FLAG SET
4130                                     ;CPU ERROR
4131                                     ;CC SHOULD=0101
4132 015432 000277      2#:  SCC
4133 015434 000251      .WORD 251          ;CC=0110
4134 015442 001403 100000 BIT   #100000,R4  ;CC=1000
4135 015444 102402      BEQ   3#           ;ERROR IF Z SET
4136 015446 103401      BVS   3#           ;ERROR IF V SET
4137 015450 100401      BCS   3#           ;ERROR IF C SET
4138 015452 104001      BMI   4#           ;EXIT IF N SET
4139      3#:  ERROR  +1          ;CPU ERROR
4140                                     ;CC SHOULD= 1000
4141      4#:
4142
4143 015454      MBCCC:
4144
4145      ; TEST BIC CONDITION CODES - **0-
4146 015454 005004      CLR   R4
4147 015456 005104      COM   R4          ;R4=-1
4148 015460 000277      SCC
4149 015462 000244      CLZ
4150 015464 042704 177777 BIC   #177777,R4  ;CC=1011
4151 015470 100403      BMI   1#           ;CC=0101
4152 015472 102402      BVS   1#           ;ERROR IF N FLAG
4153 015474 103001      BCC   1#           ;ERROR IF V FLAG SET
4154 015476 001401      BEQ   2#           ;ERROR IF C FLAG CLEAR
4155 015500 104001      1#:  ERROR  +1          ;SKIP IF Z FLAG SET
4156                                     ;CPU ERROR
4157                                     ;CC SHOULD=0101
4158 015502 005104      2#:  COM   R4          ;R4=-1
4159 015504 000277      SCC
4159 015506 000251      .WORD 251          ;CC=0110

```



```

4160 015510 042704 077777      BIC      #77777,R4          ;CC=1000
4161 015514 001403              BEQ      3#                ;ERROR IF Z SET
4162 015516 102402              BVS      3#                ;ERROR IF V SET
4163 015520 103401              BCS      3#                ;ERROR IF C SET
4164 015522 100401              BMI      4#                ;EXIT IF N SET
4165 015524 104001      3#:   ERROR      +1          ;CPU ERROR
4166                                     ;CC SHOULD= 1000
4167 015526      4#:
4168
4169
4170 015526      MBSCC:
4171
4172      ;      TEST BIS CONDITION CODES
4173 015526 005004      CLR      R4                ;R4=0
4174 015530 000277      SCC
4175 015532 000246      .WORD   246              ;CC=1001
4176 015534 052704 000000      BIS      #0,R4          ;R4=0, CC=0101
4177 015540 100403              BMI      1#                ;ERROR IF MINUS
4178 015542 102402              BVS      1#                ;ERROR IF V SET
4179 015544 103001              BCC      1#                ;ERROR IF C CLEAR
4180 015546 001401              BEQ      2#                ;BRANCH IF GOOD
4181 015550 104001      1#:   ERROR      +1          ;CPU ERROR
4182                                     ;BIS CC FAILED
4183 015552 000277      2#:   SCC
4184 015554 000241      CLC
4185 015556 052704 100076      BIS      #100076,R4     ;CC=1110
4186 015562 001403              BEQ      3#                ;R4=100076, CC=1000
4187 015564 102402              BVS      3#                ;ERROR IF Z SET
4188 015566 103401              BCS      3#                ;ERROR IF V SET
4189 015570 100401              BMI      4#                ;ERROR IF C SET
4190 015572 104001      3#:   ERROR      +1          ;BRANCH IF GOOD
4191                                     ;CPU ERROR
4192 015574      4#:   ;BAD BIS CC
4193
4194
4195 015574      MDCCC:
4196
4197      ;      TEST DEC, INC CONDITION CODES
4198 015574 012704 077777      MOV      #77777,R4     ;R4=77777
4199 015600 000257      CCC
4200 015602 000261      SEC          ;CC=0001
4201 015604 005204      INC      R4            ;R4=100000, CC=0011
4202 015606 001403      BEQ      1#            ;ERROR IF ZERO
4203 015610 100002      BPL      1#            ;ERROR IF POSITIVE
4204 015612 102001      BVC      1#            ;ERROR IF V CLEAR
4205 015614 103401      BCS      2#            ;BRANCH IF GOOD
4206 015616 104001      1#:   ERROR      +1          ;CPU ERROR
4207                                     ;INC FAILED
4208 015620 000257      2#:   CCC
4209 015622 005204      INC      R4            ;R4=100001, CC=1000
4210 015624 103413      BCS      3#            ;ERROR IF C SET
4211 015626 102412      BVS      3#            ;ERROR IF V SET
4212 015630 005304      DEC      R4            ;R4=100000, CC=1000
4213 015632 102410      BVS      3#            ;ERROR IF V SET
4214 015634 103407      BCS      3#            ;ERROR IF C SET
4215 015636 000277      SCC
    
```

```

4216 015640 000252          .WORD 252          ;CC=0101
4217 015642 005304          DEC R4          ;R4=77777, CC=1011
4218 015644 001403          BEQ 3#         ;ERROR IF Z SET
4219 015646 102002          BVC 3#         ;ERROR IF V CLEAR
4220 015650 103001          BCC 3#         ;ERROR IF C CLEAR
4221 015652 100001          BPL 4#         ;BRANCH IF GOOD
4222 015654 104001          3#: ERROR +1   ;CPU ERROR
4223                                     ;BAD CC
4224 015656          4#:
4225
4226
4227 015656          MCTSCC:
4228
4229          ; TEST CLR, TST, SWAB CONDITION CODES
4230          ;*****
4231          ;0100 - *000 - *000
4232 015656 000277          SCC
4233 015660 000244          CLZ          ;CC=1011
4234 015662 005004          CLR R4       ;R4=0, CC=0100
4235 015664 100403          BMI 1#      ;ERROR IF MINUS
4236 015666 102402          BVS 1#      ;ERROR IF V SET
4237 015670 103401          BCS 1#      ;ERROR IF C SET
4238 015672 001401          BEQ 2#      ;BRANCH IF GOOD
4239 015674 104001          1#: ERROR +1 ;CPU ERROR
4240                                     ;BAD CC ON CLR
4241 015676 005104          2#: COM R4   ;R4=-1
4242 015700 000277          SCC          ;CC=1111
4243 015702 005704          TST R4      ;CC=1000
4244 015704 001403          BEQ 3#      ;ERROR IF Z SET
4245 015706 102402          BVS 3#      ;ERROR IF V SET
4246 015710 103401          BCS 3#      ;ERROR IF C SET
4247 015712 100401          BMI 4#      ;BRANCH IF GOOD
4248 015714 104001          3#: ERROR +1 ;CPU ERROR
4249                                     ;BAD TST CC
4250 015716 000277          4#: SCC      ;CC=1111
4251 015720 000304          SWAB R4     ;CC=1000
4252 015722 102402          BVS 5#      ;ERROR IF V SET
4253 015724 103401          BCS 5#      ;ERROR IF C SET
4254 015726 100401          BMI 6#      ;BRANCH IF GOOD
4255 015730 104001          5#: ERROR +1 ;CPU ERROR
4256                                     ;BAD SWAB CC
4257 015732          6#:
4258
4259
4260 015732          MADCC:
4261
4262          ; TEST ADD CONDITION CODES
4263 015732 012704 077777          MOV #77777,R4 ;R4=77777
4264 015736 012701 000001          MOV #1,R1     ;R1=1
4265 015742 000257          CCC          ;CC=0000
4266 015744 060401          ADD R4,R1    ;77777 * 1 = 100000 IN R1
4267 015746 102003          BVC 1#      ;ERROR IF V CLEAR
4268 015750 103402          BCS 1#      ;ERROR IF CARRY
4269 015752 001401          BEQ 1#      ;ERROR IF Z SET
4270 015754 100401          BMI 2#      ;BRANCH IF GOOD
4271 015756 104001          1#: ERROR +1 ;CPU ERROR

```

```

4272
4273 015760 005204
4274 015762 060401
4275 015764 102002
4276 015766 103001
4277 015770 001401
4278 015772 104001
4279
4280 015774 060401
4281 015776 102402
4282 016000 103401
4283 016002 100401
4284 016004 104001
4285
4286 016006
4287
4288
4289 016006
4290
4291
4292 016006 012704 177777
4293 016012 000277
4294 016014 005504
4295 016016 100403
4296 016020 102402
4297 016022 103001
4298 016024 001401
4299 016026 104001
4300
4301 016030 012704 077777
4302 016034 000277
4303 016036 000242
4304 016040 005504
4305 016042 100003
4306 016044 103402
4307 016046 001401
4308 016050 102401
4309 016052 104001
4310
4311 016054 000277
4312 016056 005504
4313 016060 102402
4314 016062 103401
4315 016064 100401
4316 016066 104001
4317
4318 016070
4319
4320
4321 016070
4322
4323
4324 016070 012704 077777
4325 016074 000257
4326 016076 005404
4327 016100 102403
    
```

28: INC R4 ;CC SHOULD = 1010
 ADD R4,R1 ;R4=100000
 BVC 38 ;100000 + 100000 = 0 IN R1
 BCC 38 ;ERROR IF V CLEAR
 BEQ 48 ;ERROR IF CARRY CLEAR
 ;BRANCH IF GOOD
 38: ERROR +1 ;CPU ERROR
 ;CC SHOULD = 0111
 48: ADD R4,R1 ;0 + 100000 = 100000
 BVS 58 ;ERROR IF V SET
 BCS 58 ;ERROR IF SET
 BMI 68 ;BRANCH IF GOOD
 58: ERROR +1 ;CPU ERROR
 ;CC SHOULD = 1000
 68:

MACCC:

```

; TEST ADC CONDITION CODES
; MOV #177777,R4 ;R4=177777
; SCC ;CC=1111
; ADC R4 ;R4=0 CC=0101
; BMI 18 ;ERROR IF MINUS
; BVS 18 ;ERROR IF V SET
; BCC 18 ;ERROR IF C SET
; BEQ 28 ;BRANCH IF GOOD
18: ERROR +1 ;CPU ERROR
;BAD ADC
28: MOV #077777,R4 ;R4=077777
; SCC
; CLV ;CC=1101
; ADC R4 ;R4=100000 CC=1010
; BPL 38 ;ERROR IF PLUS
; BCS 38 ;ERROR IF C SET
; BEQ 38 ;ERROR IF ZERO
; BVS 48 ;BRANCH IF GOOD
38: ERROR +1 ;CPU ERROR
;BAD ADC
48: SCC ;CC=1111
; ADC R4 ;R4=100000 CC=1000
; BVS 58 ;ERROR IF V SET
; BCS 58 ;ERROR IF C SET
; BMI 68 ;BRANCH IF GOOD
58: ERROR +1 ;CPU ERROR
;BAD ADC CC SHOULD= 1000
68:
    
```

MNCCCC:

```

; TEST NEG, CMP, COM CONDITION CODES
; MOV #077777,R4 ;R4=77777
; CCC ;CC=0000
; NEG R4 ;R4=100001 CC=1001
; BVS 18 ;ERROR IF V SET
    
```

4328	016102	103002		RCC	1#				;ERROR IF C CLEAR
4329	016104	001401		BEQ	1#				;ERROR IF Z SET
4330	016106	100401		BMI	2#				;BRANCH IF GOOD
4331	016110	104001		ERROR	.1				;CPU ERROR
4332									;BAD NEGATE
4333	016112	005004		CLR	R4				;R4=0
4334	016114	000257		CCC					;CC=0000
4335	016116	005404		NEG	R4				;CC=0101
4336	016120	100403		BMI	3#				;ERROR IF N SET
4337	016122	103402		BCS	3#				;ERROR IF C SET
4338	016124	102401		BVS	3#				;ERROR IF V SET
4339	016126	001401		BEQ	4#				;BRANCH IF GOOD
4340	016130	104001		ERROR	.1				;CPU ERROR
4341									;BAD NEG
4342	016132	012704	077777	MOV	#77777,R4				;R4=77777
4343	016136	012701	170000	MOV	#170000,R1				;R1=170000
4344	016142	000257		CCC					;CC=0000
4345	016144	020401		CMP	R4,R1				;77777 - 170000 = 107777 CC= 1011
4346	016146	102003		BVC	5#				;ERROR IF V CLEAR
4347	016150	103002		BCC	5#				;ERROR IF C CLEAR
4348	016152	001401		BEQ	5#				;ERROR IF ZERO
4349	016154	100401		BMI	6#				;BRANCH IF GOOD
4350	016156	104001		ERROR	.1				;CPU ERROR
4351									;BAD CMP
4352	016160	000257		CCC					
4353	016162	005101		COM	R1				;R1=7777
4354	016164	100403		BMI	7#				;ERROR IF MINUS
4355	016166	001402		BEQ	7#				;ERROR IF ZERO
4356	016170	103001		BCC	7#				;ERROR IF CARRY
4357	016172	102001		BVC	8#				;BRANCH IF GOOD
4358	016174	104001		ERROR	.1				;CPU ERROR
4359									;BAD COM
4360	016176	000277		SCC					
4361	016200	005101		COM	R1				
4362	016202	100401		BMI	10#				;BRANCH IF GOOD
4363	016204	104001		ERROR	.1				;CPU ERROR
4364									;BAD COM
4365	016206								
4366									
4367									
4368	016206			MSBCC:					
4369									
4370									
4371	016206	012704	077775	TEST SUB CONDITION CODES					
4372	016212	000257		MOV	#77775,R4				;R4=77775
4373	016214	162704	137757	CCC					;CC=0000
4374				SUB	#137757,R4				;77775 - 137757
4375	016220	102003							;TRY TO CAUSE AN ARITHMETIC OVERFLOW
4376	016222	100002		BVC	1#				;ERROR IF V CLEAR
4377	016224	001401		BPL	1#				;ERROR IF RESULT IS POSITIVE
4378	016226	103401		BEQ	1#				;ERROR IF Z SET
4379	016230	104001		BCS	2#				;BRANCH IF GOOD
4380				ERROR	.1				;CPU ERROR
4381	016232	012704	000005						;BAD SUBTRACT
4382	016236	000257		MOV	#5,R4				;R4=5
4383	016240	162704	000012	CCC					;CC=0000
				SUB	#12,R4				;5-12=-5 AND SETS CARRY

```

4384 016244 103003          BCC      3#           ;ERROR IF CARRY CLEAR
4385 016246 102402          BVS      3#           ;ERROR IF OVERFLOW
4386 016250 001401          BEQ      3#           ;ERROR IF ZERO
4387 016252 100401          BMI      4#           ;BRANCH IF GOOD
4388 016254 104001          3#:      ERROR      +1      ;CPU ERROR
4389                                ;SUBTRACT FAILED
4390 016256          4#:
4391
4392
4393 016256          MSBCCC:
4394
4395          ;      TEST SBC CONDITION CODES
4396 016256 012704 100000      MOV      #100000,R4      ;R4=100000
4397 016262 000257          CCC           ;C=0000
4398 016264 005604          SBC      R4           ;TRY TO SET V
4399 016266 100006          BPL      1#           ;ERROR IF N CLEAR
4400 016270 102405          BVS      1#           ;ERROR IF V SET (HAVENT SET C YET)
4401 016272 000261          SEC           ;CC SHOULD = 1001
4402 016274 005604          SBC      R4           ;TRY AGAIN TO SET V
4403 016276 102002          BVC      1#           ;ERROR IF V CLEAR
4404 016300 103401          BCS      1#           ;ERROR IF C SET
4405 016302 100001          BPL      2#           ;BRANCH IF GOOD
4406 016304 104001          1#:      ERROR      +1      ;CPU ERROR
4407                                ;SBC FAILED
4408 016306 005004          2#:      CLR      R4           ;R4=0
4409 016310 000277          SCC           ;
4410 016312 000241          CLC           ;CC=1110
4411 016314 005604          SBC      R4           ;TRY TO CAUSE C FLAG FAILURE
4412 016316 103410          BCS      3#           ;ERROR IF C SET
4413 016320 102407          BVS      3#           ;ERROR IF V SET
4414 016322 001006          BNE      3#           ;ERROR IF NOT ZERO
4415 016324 000261          SEC           ;SET CARRY
4416 016326 005604          SBC      R4           ;NOW, 0 - CARRY = 177777
4417 016330 103003          BCC      3#           ;ERROR IF CARRY CLEAR
4418 016332 102402          BVS      3#           ;ERROR IF V SET
4419 016334 001401          BEQ      3#           ;ERROR IF ZERO
4420 016336 100401          BMI      4#           ;BRANCH IF GOOD
4421 016340 104001          3#:      ERROR      +1      ;CPU ERROR
4422                                ;SBC FAILED
4423 016342          4#:
4424
4425
4426 016342          MRLCC:
4427
4428          ;      TEST ROL CONDITION CODES
4429 016342 012704 060000      MOV      #60000,R4      ;R4= 0110000000000000
4430 016346 000257          CCC           ;CC=0000
4431 016350 006104          ROL      R4           ;R4= 1100000000000000
4432 016352 103402          BCS      1#           ;ERROR IF CARRY
4433 016354 102001          BVC      1#           ;ERROR IF V CLEAR
4434 016356 100401          BMI      2#           ;BRANCH IF GOOD
4435 016360 104001          1#:      ERROR      +1      ;CPU ERROR
4436                                ;ROL FAILED
4437 016362 006104          2#:      ROL      R4           ;R4= 1000000000000000
4438 016364 103002          BCC      3#           ;ERROR IF CARRY CLEAR
4439 016366 102401          BVS      3#           ;ERROR IF V SET

```

```

4440 016370 100401          BMI      4#          ;BRANCH IF GOOD
4441 016372 104001          3#:      ERROR    +1          ;CPU ERROR
4442                                ;BAU ROL
4443 016374 006104          4#:      ROL      R4          ;R4 = 0000000000000001
4444 016376 102003          BVC      5#          ;ERROR IF V CLEAR
4445 016400 103002          BCC      5#          ;ERROR IF C CLEAR
4446 016402 100401          BMI      5#          ;ERROR IF MINUS
4447 016404 001001          BNE      6#          ;BRANCH IF GOOD
4448 016406 104001          5#:      ERROR    +1          ;CPU ERROR
4449                                ;BAD ROL
4450 016410 006104          6#:      ROL      R4          ;R4=000000000000011
4451 016412 102402          BVS      7#          ;ERROR IF V SET
4452 016414 103401          BCS      7#          ;ERROR IF C SET
4453 016416 100001          BPL      8#          ;BRANCH IF GOOD
4454 016420 104001          7#:      ERROR    +1          ;CPU ERROR
4455                                ;BAD ROL
4456 016422
4457
4458
4459 016422          MRRCC:
4460
4461          ;          TEST ROR CONDITION CODES
4462 016422 012704 000003          MOV      #3,R4          ;R4= 000000000000011
4463 016426 000257          CCC          ;CC= 0000
4464 016430 006004          ROR      R4          ;R4= 000000000000001
4465 016432 103002          BCC      1#          ;ERROR IF NO CARRY
4466 016434 102001          BVC      1#          ;ERROR IF V CLEAR
4467 016436 100001          BPL      2#          ;BRANCH IF GOOD
4468 016440 104001          1#:      ERROR    +1          ;CPU ERROR
4469                                ;ROR FAILED
4470 016442 006004          2#:      ROR      R4          ;R4= 100000000000000
4471 016444 103002          BCC      3#          ;ERROR IF CARRY CLEAR
4472 016446 102401          BVS      3#          ;ERROR IF V SET
4473 016450 100401          BMI      4#          ;BRANCH IF GOOD
4474 016452 104001          3#:      ERROR    +1          ;CPU ERROR
4475                                ;BAD ROR
4476 016454 006004          4#:      ROR      R4          ;R4 = 110000000000000
4477 016456 102002          BVC      5#          ;ERROR IF V
4478 016460 103401          BCS      5#          ;ERROR IF C SET
4479 016462 100401          BMI      6#          ;BRANCH IF GOOD
4480 016464 104001          5#:      ERROR    +1          ;CPU ERROR
4481                                ;BAD ROR
4482 016466 006004          6#:      ROR      R4          ;R4= 011000000000000
4483 016470 102402          BVS      7#          ;ERROR IF V SET
4484 016472 103401          BCS      7#          ;ERROR IF C SET
4485 016474 100001          BPL      8#          ;BRANCH IF GOOD
4486 016476 104001          7#:      ERROR    +1          ;CPU ERROR
4487                                ;BAD ROR
4488 016500
4489
4490
4491 016500          XCBIT:
4492
4493          ;          TEST C BIT WITH ROR/ROL
4494          ;*****
4495          ;THIS TEST IS TO CHECK FOR A SLOW C BIT PATH INTERNAL TO THE J11 DATA CHIP

```

```

4496          ;PROBLEM IS ONLY EXHIBITED ON EARLY MASK SETS (1590 AND 1593)
4497 016500 012701 052525      MOV      #52525,R1          ;INIT R1 WITH DATA
4498 016504 000241              CLC                    ;CLEAR THE C BIT
4499 016506 006001              ROR     R1              ;R1=025252, C BIT =1
4500 016510 006001              ROR     R1              ;R1=112525, C BIT =0
4501 016512 006001              ROR     R1              ;R1=045252, C BIT =1
4502 016514 103401              BCS     1#             ;BRANCH IF CARRY BIT SET
4503 016516 104001              ERROR   +1            ;CPU ERROR
4504 016520 022701 045252      1# :    CMP     #45252,R1          ;IS DATA IN R1 = TO EXPECTED DATA?
4505 016524 001401              BEQ     2#             ;BRANCH IF YES
4506 016526 104001              ERROR   +1            ;CPU ERROR
4507 016530 012701 125252      2# :    MOV     #125252,R1        ;SET UP R1
4508 016534 000241              CLC                    ;CLEAR THE CARRY BIT
4509 016536 006101              ROL     R1              ;R1=052524, C BIT =1
4510 016540 006101              ROL     R1              ;R1=125251, C BIT =0
4511 016542 006101              ROL     R1              ;R1=052522, C BIT =1
4512 016544 103401              BCS     3#             ;BRANCH IF CARRY SET
4513 016546 104001              ERROR   +1            ;CPU ERROR
4514 016550 022701 052522      3# :    CMP     #052522, R1        ;IS DATA IN R1 = TO EXPECTED DATA?
4515 016554 001401              BEQ     4#             ;BRANCH IF YES
4516 016556 104001              ERROR   +1            ;CPU ERROR
4517 016560          4# :
4518
4519 016560          MALCC:
4520
4521          ; TEST ASL CONDITION CODES
4522 016560 012704 060000      ;      MOV     #60000,R4          ;R4= 0110000000000000
4523 016564 000257              CCC                    ;CC=0000
4524 016566 006304              ASL     R4              ;C=0 R4= 1100000000000000
4525 016570 103402              BCS     1#             ;ERROR IF CARRY
4526 016572 102001              BVC     1#             ;ERROR IF V CLEAR
4527 016574 100401              BMI     2#             ;BRANCH IF GOOD
4528 016576 104001              1# :    ERROR   +1            ;CPU ERROR
4529
4530          2# :    ASL     R4              ;ASL FAILED
4531 016602 103002              BCC     3#             ;C=1 R4= 1000000000000000
4532 016604 102401              BVS     3#             ;ERROR IF CARRY CLEAR
4533 016606 100401              BMI     4#             ;ERROR IF V SET
4534 016610 104001              3# :    ERROR   +1            ;BRANCH IF GOOD
4535          ;CPU ERROR
4536          4# :    ASL     R4              ;BAD ASL
4537 016614 102003              BVC     5#             ;C=1 R4= 0000000000000000
4538 016616 103002              BCC     5#             ;ERROR IF V CLEAR
4539 016620 100401              BMI     5#             ;ERROR IF C CLEAR
4540 016622 001401              BEQ     6#             ;ERROR IF MINUS
4541 016624 104001              5# :    ERROR   +1            ;BRANCH IF GOOD
4542          ;CPU ERROR
4543          6# :    ASL     R4              ;BAD ASL
4544 016630 102402              BVS     7#             ;C=0 R4= 0000000000000000
4545 016632 103401              BCS     7#             ;ERROR IF V SET
4546 016634 100001              BPL     8#             ;ERROR IF C SET
4547 016636 104001              7# :    ERROR   +1            ;BRANCH IF GOOD
4548          ;CPU ERROR
4549 016640          8# :
4550
4551          MARCC:

```

```

4552
4553 ; TEST ASR CONDITION CODES
4554 016640 012704 000341 MOV #341,R4 ;R4= 0000000011100001
4555 016644 000257 CCC ;CC=0000
4556 016646 006204 ASR R4 ;R4= 0000000001110000
4557 016650 103002 BCC 1# ;ERROR IF NO CARRY
4558 016652 102001 BVC 1# ;ERROR IF V CLEAR
4559 016654 100001 BPL 2# ;BRANCH IF GOOD
4560 016656 104001 1# : ERROR +1 ;CPU ERROR
4561 ;ASR FAILED
4562 016660 052704 100001 2# : BIS #100001,R4 ;R4= 1000000001110001
4563 016664 006204 ASR R4 ;R4= 1100000000111000
4564 016666 103002 BCC 3# ;ERROR IF CARRY CLEAR
4565 016670 102401 BVS 3# ;ERROR IF V SET
4566 016672 100401 BMI 4# ;BRANCH IF GOOD
4567 016674 104001 3# : ERROR +1 ;CPU ERROR
4568 ;BAD ASR
4569 016676 006204 4# : ASR R4 ;R4= 1110000000011100
4570 016700 102002 BVC 5# ;ERROR IF V
4571 016702 103401 BCS 5# ;ERROR IF C SET
4572 016704 100401 BMI 6# ;BRANCH IF GOOD
4573 016706 104001 5# : ERROR +1 ;CPU ERROR
4574 ;BAD ASR
4575 016710 006204 6# : ASR R4 ;R4= 1111000000001110
4576 016712 102005 BVC 7# ;ERROR IF V CLEAR
4577 016714 103404 BCS 7# ;ERROR IF C SET
4578 016716 100003 BPL 7# ;ERROR IF PLUS
4579 016720 022704 170016 7# : CMP #170016,R4 ;SEE IF EXPECTED RESULT
4580 016724 001401 BEQ 8# ;BRANCH IF GOOD
4581 016726 104001 8# : ERROR +1 ;CPU ERROR
4582 ;BAD ASR
4583 016730
4584
4585
4586 016730 MSXTCC:
4587
4588 ; TEST SXT CONDITION CODES / --0-
4589 016730 012704 123456 MOV #123456,R4 ;R4=123456
4590 016734 010401 MOV R4,R1 ;SAVE CONTENTS
4591 016736 000257 CCC ;CC=0000
4592 016740 006704 SXT R4 ;R4=0 CC=0100
4593 016742 103403 BCS 1# ;ERROR IF CARRY
4594 016744 100402 BMI 1# ;ERROR IF MINUS
4595 016746 102401 BVS 1# ;ERROR IF OVERFLOW
4596 016750 001401 BEQ 2# ;BRANCH IF GOOD
4597 016752 104001 1# : ERROR +1 ;CPU ERROR
4598 ;BAD SXT
4599 016754 010104 2# : MOV R1,R4 ;RESTORE R4
4600 016756 000277 SCC ;CC=1111
4601 016760 006704 SXT R4 ;R4=-1 CC=1001
4602 016762 001405 BEQ 3# ;ERROR IF ZERO
4603 016764 100004 BPL 3# ;ERROR IF PLUS
4604 016766 103003 BCC 3# ;ERROR IF NO CARRY
4605 016770 102402 BVS 3# ;ERROR IF OVERFLOW
4606 016772 005104 COM R4 ;R4=0
4607 016774 001401 BEQ 4# ;BRANCH IF GOOD

```



```

4608 016776 104001      3:  ERROR  +1          ;CPU ERROR
4609                                     ;BAD SXT
4610 017000
4611
4612
4613 017000      MXRCC:
4614
4615      ; TEST XOR CONDITION CODES / **0-
4616 017000 012704 123456      MOV      #123456,R4          ;R4=123456
4617 017004 012701 052525      MOV      #52525,R1         ;R1=52525
4618 017010 000257      CCC          ;CC=0000
4619 017012 074104      XOR      R1,R4            ;*TI* R4=171173
4620 017014 102403      BVS      1#              ;ERROR IF OVERFLOW
4621 017016 001402      BEQ      1#              ;ERROR IF ZERO
4622 017020 103401      BCS      1#              ;ERROR IF CARRY
4623 017022 100401      BMI      2#              ;BRANCH IF GOOD
4624 017024 104001      1:  ERROR  +1          ;CPU ERROR
4625                                     ;BAD XOR
4626 017026 012701 125252      2:  MOV      #125252,R1     ;R1=125252
4627 017032 000277      SCC          ;CC=1111
4628 017034 074104      XOR      R1,R4            ;R4=054321
4629 017036 100403      BMI      3#              ;ERROR IF MINUS
4630 017040 001402      BEQ      3#              ;ERROR IF ZERO
4631 017042 103001      BCC      3#              ;ERROR IF CARRY CLEAR
4632 017044 102001      BVC      4#              ;BRANCH IF GOOD
4633 017046 104001      3:  ERROR  +1          ;CPU ERROR
4634                                     ;BAD XOR
4635 017050 074404      4:  XOR      R4,R4          ;R4=0
4636 017052 102406      BVS      5#              ;ERROR IF OVREFLOW
4637 017054 100405      BMI      5#              ;ERROR IF MINUS
4638 017056 103004      BCC      5#              ;ERROR IF NO CARRY
4639 017060 001003      BNE      5#              ;ERROR IF NOT ZERO
4640 017062 022704 000000      CMP      #0,R4           ;SEE IF EXPECTED RESULT
4641 017066 001401      BEQ      6#              ;BRANCH IF GOOD
4642 017070 104001      5:  ERROR  +1          ;CPU ERROR
4643                                     ;BAD XOR
4644 017072      6:
4645
4646
4647
4648 017072      ; MSXT:
4649
4650      ; TEST SXT (SIGN EXTEND INSTRUCTION)
4651      ;*****
4652      ;AN ADDITIONAL TEST IS INCLUDED TO CHECK FOR A SLOW N BIT PATH
4653      ;ON A TRANSITION FROM ZERO TO ONE INTERNAL TO THE J11 DATA CHIP
4654      ;THE PROBLEM IS ONLY EXHIBITED ON EARLY MASK SETS (1590 OR 1593)
4655 017072 005004      CLR      R4              ;TRASH R4
4656 017074 000257      CCC          ;CC=0000
4657 017076 000271      .WORD   271            ;CC=1001
4658 017100 006704      SXT      R4              ;*TEST INSTRUCTION
4659 017102 102405      BVS      1#              ;BRANCH IF OVERFLOW IS NOT CLEARED
4660 017104 100004      BPL      1#              ;BRANCH IF N BIT EFFECTED
4661 017106 001403      BEQ      1#              ;BRANCH IF Z BIT EFFECTED
4662 017110 103002      BCC      1#              ;BRANCH IF C BIT EFFECTED
4663 017112 005204      INC      R4

```

```

4664 017114 001401          BEQ      2#           ;BRANCH IF R4 =0
4665 017116 104001          1#:    ERROR      +1           ;CPU ERROR
4666                                     ;CC SHOULD HAVE = 1101
4667 017120 000277          2#:    SCC
4668 017122 000250          CLN
4669 017124 005004          CLR      R4           ;CC=0111
4670 017126 012714 000055  MOV      #55,(R4)      ;TRASH R4
4671 017132 006714          SXT      (R4)         ;*TEST INSTRUCTION
4672 017134 001005          BNE      3#           ;BRANCH IF BIT EFFECTED
4673 017136 102404          BVS      3#           ;BRANCH IF OVERFLOW
4674 017140 103403          BCS      3#
4675 017142 100402          BMI      3#           ;
4676 017144 005714          TST      (R4)         ;BRANCH IF N IS SET
4677 017146 001401          BEQ      4#           ;VERIFY INSTRUCTION WORKED
4678 017150 104001          3#:    ERROR      +1           ;BRANCH IF R4=0
4679                                     ;CPU ERROR
4680                                     ;SXT FAILED
4681 ;
4682 ;      NOW TEST FOR SLOW N BIT IN J11 DATA CHIP
4683 017152 012700 177777  4#:    MOV      #-1,R0      ;RO=177777, N BIT = 1
4684 017156 005004          CLR      R4           ;CLEAT THE N BIT
4685 017160 006700          SXT      R0           ;***TEST INSTRUCTION***
4686                                     ;TEST N BIT TRANSITION 1 TO 0
4687 017162 005700          TST      R0           ;RO SHOULD = 0
4688 017164 001401          BEQ      5#           ;BRANCH IF OK
4689 017166 104001          ERROR    +1           ;CPU ERROR
4690 017170 005000          5#:    CLR      R0           ;CLEAR RO, N BIT = 0
4691 017172 012704 177777  MOV      #-1,R4      ;SET N BIT
4692 017176 006700          SXT      R0           ;***TEST INSTRUCTION***
4693                                     ;TEST N BIT TRANSITION 0 TO 1
4694 017200 022700 177777  CMP      #-1,R0      ;RO SHOULD = 177777
4695 017204 001401          BEQ      6#           ;BRANCH IF OK
4696 017206 104001          ERROR    +1           ;CPU ERROR
4697 017210          6#:
4698 ;
4699 017210          ;MXOR:
4700 ;
4701 ;      TEST XOR
4702 017210 012701 007643  MOV      #7643,R1      ;SETUP DATA
4703 017214 012704 133333  MOV      #133333,R4    ;SETUP DATA
4704 017220 000277          SCC
4705 017222 074401          XOR      R4,R1
4706 017224 100006          BPL      1#           ;*TEST INSTRUCTION
4707 017226 001405          BEQ      1#           ;BRANCH IF PLUS TO ERROR
4708 017230 103004          BCC      1#           ;ERROR IF ZERO
4709 017232 102403          BVS      1#           ;ERROR IF CARRY CLEAR
4710 017234 020127 134570  CMP      R1,#134570    ;ERROR IF V SET
4711 017240 001401          BEQ      2#           ;VERIFY CORRECT RESULT
4712 017242 104001          1#:    ERROR      +1           ;BRANCH IF GOOD
4713                                     ;CPU ERROR
4714 017244 010102          2#:    MOV      R1,R2
4715 017246 000257          CCC
4716 017250 074402          XOR      R4,R2
4717 017252 100405          BMI      3#           ;*TEST INSTRUCTION
4718 017254 102404          BVS      3#           ;ERROR IF MINUS
4719 017256 103403          BCS      3#           ;ERROR IF OVERFLOW
                          ;ERROR IF CARRY

```

```

4720 017260 020227 007643      CMP      R2,#7643
4721 017264 001401              BEQ      4#           ;BRANCH IF GOOD
4722 017266 104001      3#:      ERROR      +1           ;CPU ERROR
4723                                ;BAD XOR
4724 017270      4#:
4725
4726
4727 017270      ;MSOB:
4728
4729      ;
4730 017270 012704 000555      ; TEST SOB
4731 017274 000277      MOV      #555,R4      ;SETUP TEST COUNTER
4732 017276 103015      1#:      SCC              ;CC=17
4733 017300 102014      BCC      2#           ;ERROR IF CARRY CLEAR
4734 017302 100013      BVC      2#           ;ERROR IF NO OVERFLOW
4735 017304 001012      BPL      2#           ;ERROR IF PLUS
4736 017306 077405      BNE      2#           ;ERROR IF ZERO
4737 017310 103005      SOB      R4,1#      ;*TEST INSTRUCTION
4738 017312 102004      BCC      3#           ;ERROR IF CARRY CLEAR
4739 017314 100003      BVC      3#           ;ERROR IF NO OVERFLOW
4740 017316 001002      BPL      3#           ;ERROR IF PLUS
4741 017320 000167 000010      BNE      3#           ;ERROR IF ZERO
4742 017324 104001      3#:      JMP      4#
4743                                ;CPU ERROR
4744 017326 000167 000002      ;CC EFFECTED DURING TEST
4745 017332 104001      2#:      JMP      4#
4746                                ;CPU ERROR
4747 017334 020427 000000      4#:      CMP      R4,#0      ;CC EFFECTED AFTER TEST
4748 017340 001401              BEQ      5#           ;IS R4 CORRECT
4749 017342 104001      ERROR      +1           ;YES GO ON
4750                                ;CPU ERROR
4751 017344      5#:      ;NO GO TO ERROR
4752
4753
4754 017344      ;MARK:
4755
4756      ;
4757 017344 012706 000700      ; MARK INSTRUCTION TEST
4758 017350 012737 125252 000776      MOV      #STBOT-100,SP      ;SETUP TEST STACK = 700
4759 017356 012705 017374      MOV      #125252,#STBOT-2      ;SET UP NEW R5 VALUE ON STACK
4760 017362 012746 006437      MOV      #1# ,R5           ;PUT NEW PC IN R5
4761 017366 000277      MOV      #MARK+37,-(SP)      ;INSERT MARK 37 INSTRUCTION ONTO STACK
4762 017370 000116      SCC
4763      JMP      (SP)           ;* TEST INSTRUCTION
4764 017372 104001      ERROR      +1           ;MARK INSTRUCTION SHOULD HAVE GONE TO 1#
4765                                ;CPU ERROR
4766 017374 101002      1#:      BHI      2#           ;ERROR IF C OR Z BIT CLEAR
4767 017376 100001      BPL      2#           ;ERROR IF N BIT CLEAR
4768 017400 102401      BVS      3#           ;BRANCH IF V BIT SET
4769                                ;BAD CONDITION CODES ON MARK
4770 017402 104001      2#:      ERROR      +1           ;CPU ERROR
4771 017404 022705 125252      3#:      CMP      #125252,R5      ;VERIFY R5
4772 017410 001401              BEQ      4#           ;BRANCH IF GOOD
4773 017412 104001      ERROR      +1           ;CPU ERROR
4774
4775 017414 020627 001000      4#:      CMP      SP,#STBOT      ;VERIFY THAT STACK IS CORRECT

```

```

4776 017420 001401          BEQ      15#          ;BRANCH IF OK
4777                                ;ERROR! STACK WAS NOT CORRECT AFTER MARK
4778 017422 104001          ERROR    +1          ;CPU ERROR
4779
4780 017424 012746 052525    15#:    MOV      #52525,-(SP)    ;SETUP EXPECTED R5
4781 017430 012746 006400    MOV      #6400,-(SP)    ;MOVE MARK 0 INSTRUCTION ON STACK
4782 017434 010605          MOV      SP,R5         ;R5=ADDRESS OF INSTRUCTION
4783 017436 004767 000004    JSR      PC,5#        ;LEAVE 6# ON STACK
4784 017442 000167 000006    6#:    JMP      16#        ;MARK RETURNED CORRECTLY
4785
4786 017446 000257          5#:    CCC
4787 017450 000205          RTS      R5          ;CLEAR THE CONDITION CODES
4788                                ;RETURN TO MARK INSTRUCTION
4789                                ;NEXT INSTRUCTION ON STACK IS THE RETURN
4790                                ;FROM THE JSR
4791 017452 104001          ERROR    +1          ;ERROR! BAD MARK SEQUENCE
4792                                ;CPU ERROR
4793 017454 101402          16#:    BLOS     7#          ;IS C OR Z BIT SET?
4794 017456 100401          BMI     7#          ;IS N BIT SET?
4795 017460 102001          BVC     8#          ;IS V BIT SET?
4796                                ;ERROR! CONDITIONS CODES INCORRECT
4797 017462 104001          7#:    ERROR    +1          ;CPU ERROR
4798
4799 017464 020627 001000    8#:    CMP      R6,#STBOT    ;IS THE STACK CORRECT?
4800 017470 001401          BEQ     9#          ;BRANCH IF YES
4801                                ;ERROR! BAD STACK CLEANUP
4802 017472 104001          ERROR    +1          ;CPU ERROR
4803 017474 022705 052525    9#:    CMP      #52525,R5    ;VERIFY THAT R5 WAS LOADED PROPERLY.
4804 017500 001401          BEQ     10#         ;IF OK, GO TO NEXT TEST.
4805                                ;ERROR! R5 WAS NOT CORRECT AFTER MARK.
4806 017502 104001          ERROR    +1          ;CPU ERROR
4807 017504
4808 017504          10#:
4809 XME100:
4810 ; TEST CLEAR CONDITION CODES INSTRUCTION
4811 017504 012737 030017 177776    MOV      #30017,#177776 ;SETUP PSW
4812 017512 000257          CCC
4813 017514 022737 030000 177776    CMP      #30000,#177776 ;TEST INSTRUCTION
4814 017522 001401          BEQ     1#          ;DID IT CLEAR ALL CONDITION CODE BITS
4815 017524 104001          ERROR    +1          ;YES GO ON
4816                                ;CPU ERROR
4817 017526          1#:
4818 ;
4819 017526          XME101:
4820
4821 ; TEST CLEAR C BIT INSTRUCTION
4822 017526 012737 030017 177776    MOV      #30017,#177776 ;SETUP PSW
4823 017534 000241          CLC
4824 017536 022737 030016 177776    CMP      #30016,#177776 ;TEST INSTRUCTION
4825 017544 001401          BEQ     1#          ;DID IT CLEAR CARRY BIT
4826                                ;YES GO ON
4827 017546 104001          ERROR    +1          ;C BIT NOT CLEAR GO TO ERROR
4828 017550
4829 1#:
4830 017550          TE102:
4831 ; TEST CLEAR N BIT INST (CLN)

```

```

4832 017550 012737 030017 177776      MOV      #30017,0#177776      ;SETUP PSW
4833 017556 000250                    CLN                        ; TEST INSTRUCTION
4834 017560 022737 030007 177776      CMP      #30007,0#177776      ;DID IT CLEAR NEGATIVE BIT
4835 017566 001401                    BEQ      1#                  ;YES GO ON
4836 017570 104001                    ERROR    +1                  ;CPU ERROR
4837                                     ;NO GO TO ERROR
4838 017572                                     1#:
4839                                     ;
4840 017572                                     ;TE103:
4841                                     ;
4842 017572 012737 030017 177776      ; TEST CLEAR V BIT INST (CLV)
4843 017600 000242                    MOV      #30017,0#177776      ;SETUP PSW
4844 017602 022737 030015 177776      CLV                        ; TEST INSTRUCTION
4845 017610 001401                    CMP      #30015,0#177776      ;DID IT CLEAR OVERFLOW BIT
4846 017612 104001                    BEQ      1#                  ;YES GO ON
4847                                     ERROR    +1                  ;CPU ERROR
4848 017614                                     ;NO GO TO ERROR
4849                                     1#:
4850 017614                                     ;
4851                                     ;TE104:
4852 017614 012737 030017 177776      ; TEST CLEAR Z BIT INST (CLZ)
4853 017622 000244                    MOV      #30017,0#177776      ;SETUP PSW
4854 017624 022737 030013 177776      CLZ                        ; TEST INSTRUCTION
4855 017632 001401                    CMP      #30013,0#177776      ;DID IT CLEAR ZERO BIT
4856 017634 104001                    BEQ      1#                  ;YES GO ON
4857                                     ERROR    +1                  ;CPU ERROR
4858 017636                                     ;NO GO TO ERROR
4859                                     1#:
4860 017636                                     ;
4861                                     ;TE105:
4862 017636 012737 030000 177776      ; TEST SET CONDITION CODES INST (SCC)
4863 017644 000277                    MOV      #30000,0#177776      ;SETUP PSW
4864 017646 022737 030017 177776      SCC                        ; TEST INSTRUCTION
4865 017654 001401                    CMP      #30017,0#177776      ;DID IT SET ALL CONDITION CODE BITS
4866 017656 104001                    BEQ      1#                  ;YES GO ON
4867                                     ERROR    +1                  ;CPU ERROR
4868 017660                                     ;NO GO TO ERROR
4869                                     1#:
4870 017660                                     ;
4871                                     ;TE106:
4872 017660 012737 030000 177776      ; TEST SET C BIT INST (SEC)
4873 017666 000261                    MOV      #30000,0#177776      ;SETUP PSW
4874 017670 022737 030001 177776      SEC                        ; TEST INSTRUCTION
4875 017676 001401                    CMP      #30001,0#177776      ;DID IT SET THE CARRY BIT
4876 017700 104001                    BEQ      1#                  ;YES GO ON
4877                                     ERROR    +1                  ;CPU ERROR
4878 017702                                     ;NO GO TO ERROR
4879                                     1#:
4880 017702                                     ;
4881                                     ;TE107:
4882 017702 012737 030000 177776      ; TEST SET N BIT INST (SEN)
4883 017710 000270                    MOV      #30000,0#177776      ;SETUP PSW
4884 017712 022737 030010 177776      SEN                        ; TEST INSTRUCTION
4885 017720 001401                    CMP      #30010,0#177776      ;DID IT SET THE NEGATIVE BIT
4886 017722 104001                    BEQ      1#                  ;YES GO ON
4887                                     ERROR    +1                  ;CPU ERROR
4887                                     ;NO GO TO ERROR

```

```

4888 017724      1#:
4889           ;
4890 017724      TE110:
4891           ;
4892 017724 012737 030000 177776      ; TEST SET V BIT INST (SEV)
4893 017732 000262           MOV      #30000,0#177776      ; SETUP PSW
4894 017734 022737 030002 177776      SEV           ; TEST INSTRUCTION
4895 017742 001401           CMP      #30002,0#177776      ; DID IT SET THE OVERFLOW BIT
4896 017744 104001           BEQ      1#           ; YES GO ON
4897           ERROR      +1           ; CPU ERROR
4898           ;NO GO TO ERROR
4898 017746      1#:
4899           ;
4900 017746      TE111:
4901           ;
4902 017746 012737 030000 177776      ; TEST SET Z BIT INST (SEZ)
4903 017754 000264           MOV      #30000,0#177776      ; SETUP PSW
4904 017756 022737 030004 177776      SEZ           ; TEST INSTRUCTION
4905 017764 001401           CMP      #30004,0#177776      ; DID IT SET THE ZERO BIT
4906 017766 104001           BEQ      1#           ; YES GO ON
4907           ERROR      +1           ; CPU ERROR
4908           ;NO GO TO ERROR
4908 017770      1#:
4909           ;
4910 017770      TE112:
4911           ;
4912 017770 012737 030000 177776      ; TEST MULTIPLE CLEARS OF CC BITS
4913 017776 000277           MOV      #30000,0#177776      ; INIT PSW
4914 020000 000243           SCC           ; SETUP PSW
4915 020002 022737 030014 177776      .WORD 243           ; TEST CLC CLV
4916 020010 001401           CMP      #30014,0#177776      ; PSW CORRECT?
4917 020012 104001           BEQ      1#           ; YES GO ON
4918           ERROR      +1           ; CPU ERROR
4919           ;NO GO TO ERROR
4919 020014 000277      1#:      SCC           ; SETUP PSW
4920 020016 000245           .WORD 245           ; TEST CLC CLZ
4921 020020 022737 030012 177776      CMP      #30012,0#177776      ; PSW CORRECT?
4922 020026 001401           BEQ      2#           ; YES GO ON
4923 020030 104001           ERROR      +1           ; CPU ERROR
4924           ;NO GO TO ERROR
4925 020032 000277      2#:      SCC           ; SETUP PSW
4926 020034 000246           .WORD 246           ; TEST CLV CLZ
4927 020036 022737 030011 177776      CMP      #30011,0#177776      ; PSW CORRECT?
4928 020044 001401           BEQ      3#           ; YES GO ON
4929 020046 104001           ERROR      +1           ; CPU ERROR
4930           ;NO GO TO ERROR
4931 020050 000277      3#:      SCC           ; SETUP PSW
4932 020052 000247           .WORD 247           ; TEST CLC CLV CLZ
4933 020054 022737 030010 177776      CMP      #30010,0#177776      ; PSW CORRECT?
4934 020062 001401           BEQ      4#           ; YES GO ON
4935 020064 104001           ERROR      +1           ; CPU ERROR
4936           ;NO GO TO ERROR
4937 020066 000277      4#:      SCC           ; SETUP PSW
4938 020070 000251           .WORD 251           ; TEST CLN CLC
4939 020072 022737 030006 177776      CMP      #30006,0#177776      ; PSW CORRECT?
4940 020100 001401           BEQ      5#           ; YES GO ON
4941 020102 104001           ERROR      +1           ; CPU ERROR
4942           ;NO GO TO ERROR
4943 020104 000277      5#:      SCC           ; SETUP PSW
    
```


C8

```
5000                                     ;NO GO TO ERROR
5001 020306 000257 48: CCC                                     ;SETUP PSW
5002 020310 000271 .WORD 271                               ; TEST SEN SEC
5003 020312 022737 030011 177776 CMP #30011,0#177776     ;PSW CORRECT?
5004 020320 001401 BEQ 58                               ;YES GO ON
5005 020322 104001 ERROR +1                               ;CPU ERROR
5006                                     ;NO GO TO ERROR
5007 020324 000257 58: CCC                                     ;SETUP PSW
5008 020326 000272 .WORD 272                               ; TEST SEN SEV
5009 020330 022737 030012 177776 CMP #30012,0#177776     ;PSW CORRECT?
5010 020336 001401 BEQ 68                               ;YES GO ON
5011 020340 104001 ERROR +1                               ;CPU ERROR
5012                                     ;NO GO TO ERROR
5013 020342 000257 68: CCC                                     ;SETUP PSW
5014 020344 000273 .WORD 273                               ; TEST SEN SEC SEV
5015 020346 022737 030013 177776 CMP #30013,0#177776     ;PSW CORRECT?
5016 020354 001401 BEQ 78                               ;YES GO ON
5017 020356 104001 ERROR +1                               ;CPU ERROR
5018                                     ;NO GO TO ERROR
5019 020360 000257 78: CCC                                     ;SETUP PSW
5020 020362 000274 .WORD 274                               ; TEST SEN SEZ
5021 020364 022737 030014 177776 CMP #30014,0#177776     ;PSW CORRECT?
5022 020372 001401 BEQ 88                               ;YES GO ON
5023 020374 104001 ERROR +1                               ;CPU ERROR
5024                                     ;NO GO TO ERROR
5025 020376 000257 88: CCC                                     ;SETUP PSW
5026 020400 000275 .WORD 275                               ; TEST SEN SEC SEZ
5027 020402 022737 030015 177776 CMP #30015,0#177776     ;PSW CORRECT?
5028 020410 001401 BEQ 98                               ;YES GO ON
5029 020412 104001 ERROR +1                               ;CPU ERROR
5030                                     ;NO GO TO ERROR
5031 020414 000257 98: CCC                                     ;SETUP PSW
5032 020416 000276 .WORD 276                               ; TEST SEN SEV SEZ
5033 020420 022737 030016 177776 CMP #30016,0#177776     ;PSW CORRECT?
5034 020426 001401 BEQ 108                              ;YES GO ON
5035 020430 104001 ERROR +1                               ;CPU ERROR
5036                                     ;NO GO TO ERROR
5037 020432 108:
5038 |
5039 |TE113A:
5040 |
5041 | TEST SIGNED AND CONDITIONAL BRANCHES
5042 | CCC                                     ;CLEAR ALL CC BITS IN PSW
5043 | BGE 18                                     ;BGE SHOULD BRANCH
5044 | ERROR +1                               ;CPU ERROR
5045 | ;ERROR; DIDN'T BRANCH
5046 | BGT 28                                     ;BGT SHOULD BRANCH
5047 | ERROR +1                               ;CPU ERROR
5048 | ;ERROR; DIDN'T BRANCH
5049 | BLE 38                                     ;BLE SHOULDN'T BRANCH
5050 | BR 48                                     ;BRANCH TO NEXT TEST
5051 | ERROR +1                               ;CPU ERROR
5052 | ;ERROR; BLE SHOULD NOT HAVE BRANCHED
5053 | BLT 58                                     ;BLT SHOULD NOT BRANCH
5054 | BR 68                                     ;BRANCH TO NEXT TEST
5055 | ERROR +1                               ;CPU ERROR
5056 | ;ERROR; BLT SHOULD NOT HAVE BRANCHED
```



```

5112 020604          27:
5113 020604          TE114:
5114          ;      TEST NOP INST
5115 020604 012737 030000 177776      MOV      #30000,#177776      ;INIT PSW
5116 020612 012700 000001          MOV      #1,R0              ;INIT R0
5117 020616 012701 000002          MOV      #2,R1              ;INIT R1
5118 020622 012702 000003          MOV      #3,R2              ;INIT R2
5119 020626 012703 000004          MOV      #4,R3              ;INIT R3
5120 020632 012704 000005          MOV      #5,R4              ;INIT R4
5121 020636 012705 000006          MOV      #6,R5              ;INIT R5
5122 020642 010637 002762          MOV      R6,#SLOC00        ;SAVE SP
5123 020646 012737 030017 110150      MOV      #30017,#EXPDAT    ;SETUP PSW
5124 020654 000277          SCC                      ;SET ALL CONDITION CODE BITS
5125 020656 000240          NOP                      ; TEST INSTRUCTION
5126 020660 000240          NOP                      ; TEST INSTRUCTION
5127 020662 000240          NOP                      ; TEST INSTRUCTION
5128 020664 004767 000046          JSR      PC,T114          ;CHECK PSW, AND GPR'S
5129 020670 020637 002762          CMP      R6,#SLOC00      ;CHECK SP
5130 020674 001401          BEQ      #1              ;OK GO ON
5131 020676 104001          ERROR      +1          ;CPU ERROR
5132          ;NO GO TO ERROR
5133 020700 012737 030000 110150 18:  MOV      #30000,#EXPDAT    ;SETUP PSW
5134 020706 000257          CCC                      ;CLEAR ALL CONDITION CODE BITS
5135 020710 000260          .WORD    260            ; TEST FOR NOP OPERATION
5136 020712 000260          .WORD    260            ; TEST FOR NOP OPERATION
5137 020714 000260          .WORD    260            ; TEST FOR NOP OPERATION
5138 020716 004767 000014          JSR      PC,T114          ;CHECK PSW, AND GPR'S
5139 020722 020637 002762          CMP      R6,#SLOC00      ;CHECK SP
5140 020726 001401          BEQ      #1              ;OK GO ON
5141 020730 104001          ERROR      +1          ;CPU ERROR
5142          ;NO GO TO ERROR
5143 020732          28:
5144 020732 000167 000104          JMP      FINNOP
5145          ;
5146 020736 023737 110150 177776  T114:  CMP      #EXPDAT,#177776    ;CHECK PSW
5147 020744 001405          BEQ      TA114          ;OK GO ON
5148 020746 010067 157426          MOV      R0,400          ;SAVE R0
5149 020752 104001          ERROR      +1          ;CPU ERROR
5150          ;NO GO TO ERROR
5151 020754 016700 157420          MOV      400,R0          ;RESTORE R0
5152 020760 022700 000001          TA114:  CMP      #1,R0          ;CHECK R0
5153 020764 001401          BEQ      TB114          ;OK GO ON
5154 020766 104001          ERROR      +1          ;CPU ERROR
5155          ;NO GO TO ERROR
5156 020770 022701 000002          TB114:  CMP      #2,R1          ;CHECK R1
5157 020774 001401          BEQ      TC114          ;OK GO ON
5158 020776 104001          ERROR      +1          ;CPU ERROR
5159          ;NO GO TO ERROR
5160 021000 022702 000003          TC114:  CMP      #3,R2          ;CHECK R2
5161 021004 001401          BEQ      TD114          ;OK GO ON
5162 021006 104001          ERROR      +1          ;CPU ERROR
5163          ;NO GO TO ERROR
5164 021010 022703 000004          TD114:  CMP      #4,R3          ;CHECK R3
5165 021014 001401          BEQ      TF114          ;OK GO ON
5166 021016 104001          ERROR      +1          ;CPU ERROR
5167          ;NO GO TO ERROR

```

```

5168 021020 022704 000005      TF114:  CMP      #5,R4          ;CHECK R4
5169 021024 001401              BEQ      TG114          ;OK GO ON
5170 021026 104001              ERROR    +1            ;CPU ERROR
5171                                ;NO GO TO ERROR
5172 021030 022705 000006      TG114:  CMP      #6,R5          ;CHECK R5
5173 021034 001401              BEQ      TH114          ;OK GO ON
5174 021036 104001              ERROR    +1            ;CPU ERROR
5175                                ;NO GO TO ERROR
5176 021040 000207      TH114:  RTS      PC          ;RETURN
5177                                ;
5178 021042 000240      FINNOP: NOP
5179                                ;
5180                                ;
5181                                ;
5182                                ;-----
5183                                ;TEST ATERNATE REGISTER SET
5184                                ;
5184 021044 005000              CLR      R0            ;-----CLEAR-----
5185 021046 005001              CLR      R1            ;-----PRIMARY-----
5186 021050 005002              CLR      R2            ;-----GENERAL-----
5187 021052 005003              CLR      R3            ;-----PURPOSE-----
5188 021054 005004              CLR      R4            ;-----REGISTER-----
5189 021056 005005              CLR      R5            ;-----SET-----
5190 021060 012767 004000 156710  MOV     #4000,PS       ;SELECT ALTERNATE REGISTER SET
5191 021066 032767 004000 156702  BIT     #BIT11,PS     ;TEST TO SEE THAT BIT IS SET IN PS
5192 021074 001001              BNE     1#            ;IF IT'S SET GO TESTS REGISTERS
5193 021076 104001              ERROR    +1            ;CPU ERROR
5194                                ;ERROR! ALTERNATE REGISTER SELECT
5195                                ;BIT IN PS IS NOT SET
5196 021100 012700 177777      1#:    MOV     #177777,R0 ;WRITE ALL ONES TO ALTERNATE REG SET
5197 021104 010001              MOV     R0,R1
5198 021106 010102              MOV     R1,R2
5199 021110 010203              MOV     R2,R3
5200 021112 010304              MOV     R3,R4
5201 021114 010405              MOV     R4,R5
5202 021116 042767 004000 156652  BIC     #BIT11,PS     ;CLEAR BIT 11 IN PS
5203 021124 032767 004000 156644  BIT     #BIT11,PS     ;IS BIT 11 = 0?
5204 021132 001401              BEQ     2#            ;IF IT'S NOT ZERO
5205 021134 104001              ERROR    +1            ;CPU ERROR
5206                                ;ERROR! BIT 11 DID NOT CLEAR
5207 021136 005700      2#:    TST     R0          ;MAKE SURE THAT WE REALLY
5208 021140 001401              BEQ     3#            ;WERE TALKING TO ALTERNATE REGISTERS.
5209 021142 104001              ERROR    +1            ;CPU ERROR
5210                                ;ERROR!
5211 021144 005701      3#:    TST     R1          ;
5212 021146 001401              BEQ     4#            ;
5213 021150 104001              ERROR    +1            ;CPU ERROR
5214                                ;ERROR!
5215 021152 005702      4#:    TST     R2          ;
5216 021154 001401              BEQ     5#            ;
5217 021156 104001              ERROR    +1            ;CPU ERROR
5218                                ;ERROR!
5219 021160 005703      5#:    TST     R3          ;
5220 021162 001401              BEQ     6#            ;
5221 021164 104001              ERROR    +1            ;CPU ERROR
5222                                ;
5223 021166 005704      6#:    TST     R4          ;

```

```

5224 021170 001401      BEQ      7#
5225 021172 104001      ERROR    +1      ;CPU ERROR
5226
5227 021174 005705      7#:     TST      R5
5228 021176 001401      BEQ      8#
5229 021200 104001      ERROR    +1      ;CPU ERROR
5230
5231 021202 012767 004000 156566 8#:     MOV      #BIT11,PS      ;ENABLE ALTERNATE REGISTER SET
5232 021210 005000      CLR      R0      ;-----CLEAR-----
5233 021212 005001      CLR      R1      ;---ALTERNATE---
5234 021214 005002      CLR      R2      ;---REGISTER---
5235 021216 005003      CLR      R3      ;-----SET-----
5236 021220 005004      CLR      R4
5237 021222 005005      CLR      R5
5238 021224 042767 004000 156544 BIC      #BIT11,PS      ;BACK TO PRIMARY GPRS
5239 021232 012700 177777      MOV      #177777,R0    ;ENSURE THAT WRITES TO PRIMARY GPRS
5240 021236 010001      MOV      R0,R1      ;DO NOT EFFECT ALTERNATE GPRS
5241 021240 010102      MOV      R1,R2
5242 021242 010203      MOV      R2,R3
5243 021244 010304      MOV      R3,R4
5244 021246 010405      MOV      R4,R5
5245 021250 052767 004000 156520 BIS      #BIT11,PS      ;RETURN TO ALTERNATE REGISTERS
5246 021256 005700      TST      R0      ;SHOULD BE ALL 0'S
5247 021260 001401      BEQ      9#
5248 021262 104001      ERROR    +1      ;CPU ERROR
5249
5250 021264 005701      9#:     TST      R1
5251 021266 001401      BEQ     10#
5252 021270 104001      ERROR    +1      ;CPU ERROR
5253
5254 021272 005702      10#:    TST      R2
5255 021274 001401      BEQ     11#
5256 021276 104001      ERROR    +1      ;CPU ERROR
5257
5258 021300 005703      11#:    TST      R3
5259 021302 001401      BEQ     12#
5260 021304 104001      ERROR    +1      ;CPU ERROR
5261
5262 021306 005704      12#:    TST      R4
5263 021310 001401      BEQ     13#
5264 021312 104001      ERROR    +1      ;CPU ERROR
5265
5266 021314 005705      13#:    TST      R5
5267 021316 001401      BEQ     14#
5268 021320 104001      ERROR    +1      ;CPU ERROR
5269 021322
5270
5271 021322      ALROTS:
5272      ; ALTERNATE REGISTER SET RO BIT TESTS
5273 021322 012700 177777      MOV      #177777,R0    ;RO=177777
5274 021326 020027 177777      CMP      R0,#177777    ;DOES RO=177777
5275 021332 001401      BEQ      1#           ;YES GO ON
5276 021334 104001      ERROR    +1      ;CPU ERROR
5277
5278 021336 005000      1#:     CLR      R0           ;NO GO TO ERROR
5279 021340 020027 000000      CMP      R0,#0        ;RO=0
                        ;DOES RO=0

```

```

5280 021344 001401          BEQ      2#          ;YES GO ON
5281 021346 104001          ERROR    +1         ;CPU ERROR
5282                                ;NO GO TO ERROR
5283 021350 012700 125252  2#:  MOV     #125252,R0 ;R0=125252
5284 021354 020027 125252      CMP     R0,#125252 ;DOES R0=125252
5285 021360 001401          BEQ      3#          ;YES GO ON
5286 021362 104001          ERROR    +1         ;CPU ERROR
5287                                ;NO GO TO ERROR
5288 021364 012700 052525  3#:  MOV     #52525,R0 ;R0=52525
5289 021370 020027 052525      CMP     R0,#52525 ;DOES R0=52525
5290 021374 001401          BEQ      4#          ;YES GO ON
5291 021376 104001          ERROR    +1         ;CPU ERROR
5292                                ;NO GO TO ERROR
5293 021400          4#:
5294          ;
5295 021400          ALR1TS:
5296          ;
5297 021400 012701 177777      MOV     #177777,R1 ;R1=177777
5298 021404 020127 177777      CMP     R1,#177777 ;DOES R1=177777
5299 021410 001401          BEQ      1#          ;YES GO ON
5300 021412 104001          ERROR    +1         ;CPU ERROR
5301                                ;NO GO TO ERROR
5302 021414 005001          1#:  CLR     R1          ;R1=0
5303 021416 020127 000000      CMP     R1,#0      ;DOES R1=0
5304 021422 001401          BEQ      2#          ;YES GO ON
5305 021424 104001          ERROR    +1         ;CPU ERROR
5306                                ;NO GO TO ERROR
5307 021426 012701 125252  2#:  MOV     #125252,R1 ;R1=125252
5308 021432 020127 125252      CMP     R1,#125252 ;DOES R1=125252
5309 021436 001401          BEQ      3#          ;YES GO ON
5310 021440 104001          ERROR    +1         ;CPU ERROR
5311                                ;NO GO TO ERROR
5312 021442 012701 052525  3#:  MOV     #52525,R1 ;R1=52525
5313 021446 020127 052525      CMP     R1,#52525 ;DOES R1=52525
5314 021452 001401          BEQ      4#          ;YES GO ON
5315 021454 104001          ERROR    +1         ;CPU ERROR
5316                                ;NO GO TO ERROR
5317 021456          4#:
5318          ;
5319 021456          ALR2TS:
5320          ;
5321 021456 012702 177777      MOV     #177777,R2 ;R2=177777
5322 021462 020227 177777      CMP     R2,#177777 ;DOES R2=177777
5323 021466 001401          BEQ      1#          ;YES GO ON
5324 021470 104001          ERROR    +1         ;CPU ERROR
5325                                ;NO GO TO ERROR
5326 021472 005002          1#:  CLR     R2          ;R2=0
5327 021474 020227 000000      CMP     R2,#0      ;DOES R2=0
5328 021500 001401          BEQ      2#          ;YES GO ON
5329 021502 104001          ERROR    +1         ;CPU ERROR
5330                                ;NO GO TO ERROR
5331 021504 012702 125252  2#:  MOV     #125252,R2 ;R2=125252
5332 021510 020227 125252      CMP     R2,#125252 ;DOES R2=125252
5333 021514 001401          BEQ      3#          ;YES GO ON
5334 021516 104001          ERROR    +1         ;CPU ERROR
5335                                ;NO GO TO ERROR

```

COKDAA0 KDJ11-B CLUSTER MACY11 30(1046) 23-JAN-84 18:56 PAGE 99
 COKDAA.P11 23-JAN-84 18:55 ***** DOUBLE OPERAND TESTS *****

SEQ 0099

```

5336 021520 012702 052525 30:  MOV    #52525,R2          ;R2=52525
5337 021524 020227 052525      CMP    R2,#52525        ;DOES R2=52525
5338 021530 001401              BEQ    40               ;YES GO ON
5339 021532 104001              ERROR  +1              ;CPU ERROR
5340                                ;NO GO TO ERROR
5341 021534 40:
5342 ;
5343 021534 ;ALR3TS:
5344 ;
5345 021534 012703 177777      ; ALTERNATE REGISTER SET R3 BIT TESTS
5346 021540 020327 177777      MOV    #177777,R3      ;R3=177777
5347 021544 001401              CMP    R3,#177777     ;DOES R3=177777
5348 021546 104001              BEQ    10               ;YES GO ON
5349                                ERROR  +1              ;CPU ERROR
5350                                ;NO GO TO ERROR
5351 021550 005003              10:  CLR    R3              ;R3=0
5352 021552 020327 000000      CMP    R3,#0           ;DOES R3=0
5353 021560 104001              BEQ    20               ;YES GO ON
5354                                ERROR  +1              ;CPU ERROR
5355 021562 012703 125252      20:  MOV    #125252,R3     ;R3=125252
5356 021566 020327 125252      CMP    R3,#125252     ;DOES R3=125252
5357 021572 001401              BEQ    30               ;YES GO ON
5358 021574 104001              ERROR  +1              ;CPU ERROR
5359                                ;NO GO TO ERROR
5360 021576 012703 052525      30:  MOV    #52525,R3      ;R3=52525
5361 021602 020327 052525      CMP    R3,#52525     ;DOES R3=52525
5362 021606 001401              BEQ    40               ;YES GO ON
5363 021610 104001              ERROR  +1              ;CPU ERROR
5364                                ;NO GO TO ERROR
5365 021612 40:
5366 ;
5367 021612 ;ALR4TS:
5368 ;
5369 021612 012704 177777      ; ALTERNATE REGISTER SET R4 BIT TESTS
5370 021616 020427 177777      MOV    #177777,R4     ;R4=177777
5371 021622 001401              CMP    R4,#177777     ;DOES R4=177777
5372 021624 104001              BEQ    10               ;YES GO ON
5373                                ERROR  +1              ;CPU ERROR
5374 021626 005004              10:  CLR    R4              ;R4=0
5375 021630 020427 000000      CMP    R4,#0          ;DOES R4=0
5376 021634 001401              BEQ    20               ;YES GO ON
5377 021636 104001              ERROR  +1              ;CPU ERROR
5378                                ;NO GO TO ERROR
5379 021640 012704 125252      20:  MOV    #125252,R4     ;R4=125252
5380 021644 020427 125252      CMP    R4,#125252     ;DOES R4=125252
5381 021650 001401              BEQ    30               ;YES GO ON
5382 021652 104001              ERROR  +1              ;CPU ERROR
5383                                ;NO GO TO ERROR
5384 021654 012704 052525      30:  MOV    #52525,R4      ;R4=52525
5385 021660 020427 052525      CMP    R4,#52525     ;DOES R4=52525
5386 021664 001401              BEQ    40               ;YES GO ON
5387 021666 104001              ERROR  +1              ;CPU ERROR
5388                                ;NO GO TO ERROR
5389 021670 40:
5390 ;
5391 021670 ;ALR5TS:

```

```

5392 ; ALTERNATE REGISTER SET R5 BIT TESTS
5393 021670 012705 177777 MOV #177777,R5 ;R5=177777
5394 021674 020527 177777 CMP R5,#177777 ;DOES R5=177777
5395 021700 001401 BEQ 1# ;YES GO ON
5396 021702 104001 ERROR +1 ;CPU ERROR
5397 ; ;NO GO TO ERROR
5398 021704 005005 1# : CLR R5 ;R5=0
5399 021706 020527 000000 CMP R5,#0 ;DOES R5=0
5400 021712 001401 BEQ 2# ;YES GO ON
5401 021714 104001 ERROR +1 ;CPU ERROR
5402 ; ;NO GO TO ERROR
5403 021716 012705 125252 2# : MOV #125252,R5 ;R5=125252
5404 021722 020527 125252 CMP R5,#125252 ;DOES R5=125252
5405 021726 001401 BEQ 3# ;YES GO ON
5406 021730 104001 ERROR +1 ;CPU ERROR
5407 ; ;NO GO TO ERROR
5408 021732 012705 052525 3# : MOV #52525,R5 ;R5=52525
5409 021736 020527 052525 CMP R5,#52525 ;DOES R5=52525
5410 021742 001401 BEQ 4# ;YES GO ON
5411 021744 104001 ERROR +1 ;CPU ERROR
5412 ; ;NO GO TO ERROR
5413 021746 042767 004000 156022 4# : BIC #BIT11,PS ;RETURN TO PRIMARY GEN PURPOSE REGS
5414 ;
5415 ;
5416 021754 ;TE115:
5417 ;
5418 021754 005004 ; TEST MOVE FROM PROCESSOR STATUS INST (MFPS)
5419 ; CLR R4 ;SETUP DESTINATION R4
5420 021756 012701 022164 MOV #TE115A,R1 ;SETUP POINTERS TO TABLES
5421 021762 012702 022174 MOV #TE115B,R2 ;
5422 021766 012703 022202 MOV #TE115C,R3 ;
5423 021772 012137 177776 1# : MOV (R1),#177776 ;SETUP PSW
5424 021776 106704 MFPS R4 ; TEST INSTRUCTION
5425 022000 023722 177776 CMP #177776,(R2) ;CHECK PSW
5426 022004 001401 BEQ 2# ;OK GO ON
5427 022006 104001 ERROR +1 ;CPU ERROR
5428 ; ;NO GO TO ERROR
5429 022010 020423 2# : CMP R4,(R3) ;CHECK R4
5430 022012 001401 BEQ 3# ;OK GO ON
5431 022014 104001 ERROR +1 ;CPU ERROR
5432 ; ;NO GO TO ERROR
5433 022016 021127 177777 3# : CMP (R1),#177777 ;ARE WE DONE
5434 022022 001363 BNE 1# ;NO GO TO 1#
5435 ;
5436 ;
5437 022024 012701 022164 MOV #TE115A,R1 ;SETUP POINTERS TO TABLES
5438 022030 012702 022174 MOV #TE115B,R2 ;
5439 022034 012703 022202 MOV #TE115C,R3 ;
5440 022040 010605 MOV R6,R5 ;SAVE STACK IN R5
5441 022042 011137 177776 101# : MOV (R1),#177776 ;SETUP PSW
5442 022046 106706 MFPS R6 ; TEST INSTRUCTION
5443 022050 023712 177776 CMP #177776,(R2) ;CHECK PSW
5444 022054 001401 BEQ 102# ;OK GO ON
5445 022056 104001 ERROR +1 ;CPU ERROR
5446 ; ;NO GO TO ERROR
5447 022060 020613 102# : CMP R6,(R3) ;CHECK R6

```

```

5448 022062 001401          BEQ      103#          ;OK GO ON
5449 022064 104001          ERROR    +1           ;CPU ERROR
5450                                ;NO GO TO ERROR
5451 022066 010506          103#:  MOV      R5,R6          ;RESTORE STACK
5452
5453
5454 022070 012701 022164      MOV      #TE115A,R1          ;SETUP POINTERS TO TABLES
5455 022074 012702 022174      MOV      #TE115B,R2          ;
5456 022100 012703 022210      MOV      #T.115D,R3          ;
5457 022104 005037 110150      CLR      #EXPDAT          ;INIT EXPECTED DATA HOLDER.
5458 022110 012704 110150      4#:    MOV      #EXPDAT,R4          ;SETUP POINTER TO TEST LOCATION
5459 022114 012137 177776      MOV      (R1)+,#177776      ;SETUP PSW
5460 022120 106724          MFPS     (R4)+          ; TEST INSTRUCTION
5461 022122 023722 177776      CMP      #177776,(R2)+      ;CHECK PSW
5462 022126 001401          BEQ      5#           ;OK GO ON
5463 022130 104001          ERROR    +1           ;CPU ERROR
5464                                ;NO GO TO ERROR
5465 022132 020427 110151      5#:    CMP      R4,#EXPDAT+1      ;CHECK R4
5466 022136 001401          BEQ      6#           ;OK GO ON
5467 022140 104001          ERROR    +1           ;CPU ERROR
5468                                ;NO GO TO ERROR
5469 022142 023723 110150      6#:    CMP      #EXPDAT,(R3)+      ;CHECK TEST LOCATION
5470 022146 001401          BEQ      7#           ;OK GO ON
5471 022150 104001          ERROR    +1           ;CPU ERROR
5472                                ;NO GO TO ERROR
5473 022152 021127 177777      7#:    CMP      (R1),#177777      ;ARE WE DONE
5474 022156 001354          BNE     4#           ;NO GO TO 4#
5475
5476 022160 0C0167 000032      JMP      TE115F
5477
5478 ;
5479 ;
5480 022164 030207          TE115A: .WORD    30207
5481 022166 030000          .WORD    30000
5482 022170 030057          .WORD    30057
5483 022172 177777          .WORD    177777
5484 022174 030211          TE115B: .WORD    30211
5485 022176 030004          .WORD    30004
5486 022200 030041          .WORD    30041
5487 022202 177607          TE115C: .WORD    177607
5488 022204 000000          .WORD    0
5489 022206 000057          .WORD    57
5490 022210 000207          TE115D: .WORD    207
5491 022212 000000          .WORD    0
5492 022214 000057          .WORD    57
5493 022216 000240          TE115F: NOP
5494 ;
5495 022220          TE116: ;
5496 ;
5497 ;
5498 022220 012737 030000 177776      MOV      #30000,#177776      ;SET PSW TO KERNEL MODE
5499 022226 012701 022522          MOV      #TE116D,R1          ;SETUP POINTERS TO TABLES
5500 022232 012702 022500          MOV      #TE116B,R2          ;
5501 022236 010103          MOV      R1,R3          ;
5502 022240 004767 000136          JSR      PC,T116          ;
5503                                ; TEST INSTRUCTION AND CHECK PSW
                                ;AND SOURCE OPERAND

```



```

5560 022446 122423      1#:  CMPB  (R4)+,(R3)+      ;CHECK TEST LOCATION
5561 022450 001401      BEQ   2#                  ;OK GO ON
5562 022452 104001      ERROR +1                 ;CPU ERROR
5563                                     ;NO GO TO ERROR
5564 022454 020104      2#:  CMP   R1,R4          ;IS SOURCE OPERAND CORRECT
5565 022456 001401      BEQ   3#                  ;YES GO ON
5566 022460 104001      ERROR +1                 ;CPU ERROR
5567                                     ;NO GO TO ERROR
5568 022462 005203      3#:  INC   R3              ;POINT TO NEXT WORD
5569 022464 021227 177777  CMP   (R2),#177777      ;ARE WE DONE
5570 022470 001361      BNE   TA116              ;NO GO TO TA116
5571 022472 000207      RTS   PC                  ;RETURN
5572
5573 022474      377      |
5574 022475      000      TE116A: .BYTE 377
5575 022476      252      .BYTE 0
5576 022477      125      .BYTE 252
5577 022500 030357      TE116B: .WORD 125
5578 022502 030000      .WORD 30357
5579 022504 030252      .WORD 30000
5580 022506 030105      .WORD 30252
5581 022510 177777      .WORD 30105
5582 022512 140017      TE116C: .WORD 177777
5583 022514 140000      .WORD 140017
5584 022516 140012      .WORD 140000
5585 022520 140005      .WORD 140012
5586 022522 177777      TE116D: .WORD 140005
5587 022524 177400      .WORD 177777
5588 022526 177652      .WORD 177400
5589 022530 177525      .WORD 177652
5590                                     .WORD 177525
5591 022532      |
5592      |
5593 022532      |
5594      |
5595 022532 013746 000010      |
5596 022536 012737 022644 000010      TEST MFPT (MOVE FROM PROCESSOR TYPE)
5597 022544 012700 177777      MOV   #10,-(SP)          ;SAVE VECTOR
5598 022550 012737 030000 177776      MOV   #TE117A,#10      ;SETUP VECTOR TO HANDLE POSSIBLE ILLEGAL INST TR
5599 022556 000007      MOV   #177777,R0       ;INIT R0
5600 022560 022737 030000 177776      MOV   #30000,#177776  ;SETUP PSW
5601 022566 001401      .WORD 7                 ;TEST INSTRUCTION
5602 022570 104001      CMP   #30000,#177776  ;IS PSW CORRECT
5603                                     BEQ   1#                  ;YES GO ON
5604 022572 020027 000005      1#:  CMP   R0,#5          ;CPU ERROR
5605 022576 001401      BEQ   2#                  ;NO GO TO ERROR
5606 022600 104001      ERROR +1                 ;IS R0 CORRECT
5607                                     ;YES GO ON
5608 022602 012700 177777      2#:  MOV   #177777,R0    ;CPU ERROR
5609 022606 000277      SCC   3#                  ;NO GO TO ERROR
5610 022610 000007      .WORD 7                 ;INIT R0
5611 022612 022737 030017 177776      .WORD #30017,#177776  ;SET AL_ CC BITS
5612 022620 001401      CMP   #30017,#177776  ;TEST INSTRUCTION
5613 022622 104001      BEQ   3#                  ;IS PSW CORRECT
5614                                     ;YES GO ON
5615 022624 020027 000005      3#:  CMP   R0,#5          ;CPU ERROR
                                     ;NO GO TO ERROR
                                     ;IS R0 CORRECT

```

```

5616 022630 001401          BEQ      4#          ;YES GO ON
5617 022632 104001          ERROR    +1          ;CPU ERROR
5618                                ;NO GO TO ERROR
5619 022634 012637 000010  4#:    MOV      (SP)+,R#10 ;RESTORE VECTOR
5620                                ;
5621 022640 000167 000002          JMP      FIN117
5622                                ;
5623 022644 104001          TE117A: ERROR +1          ;CPU ERROR
5624                                ;GO TO ERROR IF TRAP TAKES PLACE
5625                                ;
5626 022646 000240          FIN117: NOP
5627                                ;
5628 022650          TE120:
5629                                ;
5630 022650 005037 177766          ; TEST HALT (NOT KERNEL MODE)
5631 022654 005037 177776          CLR      R#177766          ;INIT CPU ERROR REG
5632 022660 013746 000004          CLR      R#177776          ;INIT PSW-SET KERNEL MODE
5633 022664 013746 000006          MOV      R#4,-(SP)        ;SAVE VECTOR
5634 022670 012737 022724 000004  MOV      R#6,-(SP)        ;SAVE VECTOR
5635 022676 005037 000006          MOV      TE120A,R#4        ;SET UP VECTOR TO HANDLE ILLEGAL HALT
5636 022702 012767 140000 155066  CLR      R#6              ;SET UP VECTOR TO COME BACK IN KERNEL MODE
5637 022710 012706 000600          MOV      R#140000,PS      ;SET IN USER MODE
5638 022714 000000          MOV      R#600,R6        ;INITIALIZE THE USER STACK POINTER
5639 022716 104001          HALT                                ; TEST INSTRUCTION
5640                                ;
5641 022720 000167 000044          PROCNT: ERROR +1          ;CPU ERROR
5642                                ;IF NOTHING HAPPENED GO TO ERROR
5643                                ;
5644 022724 022737 030000 177776  TE120A: CMP      R#30000,R#177776 ;IS PSW CORRECT/PREVIOUS MODE = USER?
5645 022732 001401          BEQ      1#          ;YES GO ON
5646 022734 104001          ERROR    +1          ;CPU ERROR
5647                                ;NO GO TO ERROR
5648 022736 022737 000200 177766  1#:    CMP      R#200,R#177766 ; TEST CPU ERROR REGISTER
5649 022744 001401          BEQ      2#          ;YES GO ON
5650 022746 104001          ERROR    +1          ;CPU ERROR
5651                                ;NO GO TO ERROR
5652 022750 022627 022716          2#:    CMP      (SP)+,R#PROCNT ;DOES STACK CONTAIN CORRECT PC
5653 022754 001401          BEQ      3#          ;YES GO ON
5654 022756 104001          ERROR    +1          ;CPU ERROR
5655                                ;NO GO TO ERROR
5656 022760 022627 140000          3#:    CMP      (SP)+,R#140000 ;DOES STACK CONTAIN CORRECT PSW
5657 022764 001401          BEQ      FIN120        ;YES GO ON
5658 022766 104001          ERROR    +1          ;CPU ERROR
5659                                ;NO GO TO ERROR
5660 022770 012637 000006          FIN120: MOV      (SP)+,R#6        ;RESTORE VECTOR
5661 022774 012637 000004          MOV      (SP)+,R#4        ;RESTORE VECTOR
5662                                ;
5663                                ;
5664 023000          TE121:
5665                                ;
5666 023000 122767 000001 156212  ; TEST RESET
5667 023006 001002          CMPB    R#APTENV,R#ENV    ;ARE WE IN APT MODE?
5668 023010 000167 000622          BNE     1#          ;IF NOT: DO THIS TEST
5669                                ;ELSE SKIP THIS TEST BECAUSE RESETS
5670 023014 012737 030340 177776  1#:    MOV      R#30340,R#177776 ;SCREW UP THE APT MONITOR.
5671 023022 012737 160000 177572  MOV      R#160000,R#177572 ;SETUP PSW TO KERNEL MODE
                                ;SETUP MMRO
    
```

5672	023030	012737	000077	172516		MOV	077,00172516		; SETUP MMR3
5673	023036	005037	177772			CLR	00177772		; CLEAR PIRQ
5674	023042	023727	177772	000000		CMP	00177772,00		; IS PIRQ CORRECT
5675	023050	001401				BEQ	C121A		; YES GO ON
5676	023052	104001				ERROR	.1		; CPU ERROR
5677									; NO GO TO ERROR
5678	023054	012737	025000	177772	C121A:	MOV	025000,00177772		; MOVE AN ALTERNATING PATTERN TO PIRQ
5679	023062	022737	025252	177772		CMP	025252,00177772		; IS PIRQ CORRECT
5680	023070	001401				BEQ	C121B		; YES GO ON
5681	023072	104001				ERROR	.1		; CPU ERROR
5682									; NO GO TO ERROR
5683	023074	012737	077000	177772	C121B:	MOV	077000,00177772		; SETUP PIRQ
5684	023102	022737	077314	177772		CMP	077314,00177772		; IS PIRQ CORRECT
5685	023110	001401				BEQ	C121C		; YES GO ON
5686	023112	104001				ERROR	.1		; CPU ERROR
5687									; NO GO TO ERROR
5688	023114	000277			C121C:	SCC			; SET ALL CC BITS
5689	023116	000005				RESET			; TEST INSTRUCTION
5690	023120	022737	030357	177776		CMP	030357,00177776		; IS PSW CORRECT
5691	023126	001401				BEQ	10		; YES GO ON
5692	023130	104001				ERROR	.1		; CPU ERROR
5693									; NO GO TO ERROR
5694	023132	013701	177572		10:	MOV	00SR0,R1		; SAVE SR0 IN R1.
5695	023136	042701	000176			BIC	01 6,R1		; STRIP OFF UNDEFINED BITS 1-6 FROM MMR0
5696	023142	022701	000000			CMP	00,R1		; IS MMR0 CORRECT
5697	023146	001401				BEQ	20		; YES GO ON
5698	023150	104001				ERROR	.1		; CPU ERROR
5699									; NO GO TO ERROR
5700	023152	022737	000000	172516	20:	CMP	00,00172516		; IS MMR3 CORRECT
5701	023160	001401				BEQ	30		; YES GO ON
5702	023162	104001				ERROR	.1		; CPU ERROR
5703									; NO GO TO ERROR
5704	023164	022737	000000	177772	30:	CMP	00,00177772		; IS PIRQ CORRECT
5705	023172	001401				BEQ	40		; YES GO ON
5706	023174	104001				ERROR	.1		; CPU ERROR
5707									; NO GO TO ERROR
5708									
5709	023176	013702	000004		40:	MOV	004,R2		; SAVE LOC 4 IN R2
5710	023202	013703	000006			MOV	006,R3		; SAVE LOC 6 IN R3
5711	023206	012737	023344	000004		MOV	001,004		; SETUP VECTORS IN CASE AN ERROR CAUSES
5712									; A HALT TO OCCUR IN USER MODE.
5713	023214	012737	000340	000006		MOV	0340,006		; THIS SETS KERNEL MODE, AND PREVENTS PIRQ
5714									; INTERRUPTS FROM TRASHING THE STACK IF A
5715									; USER MODE HALT OCCURS.
5716	023222	012737	140340	177776		MOV	0140340,00177776		; SETUP PSW TO USER MODE
5717	023230	012737	160000	177572		MOV	0160000,00177572		; SETUP MMR0
5718	023236	012737	000077	172516		MOV	077,00172516		; SETUP MMR3
5719	023244	012737	077000	177772		MOV	077000,00177772		; SETUP PIRQ
5720	023252	000277				SCC			; SET ALL CC BITS
5721	023254	000005				RESET			; TEST INSTRUCTION
5722	023256	022737	140357	177776		CMP	0140357,00177776		; IS PSW CORRECT
5723	023264	001402				BEQ	50		; YES GO ON
5724	023266	000000				HALT			; USER MODE HALT; WILL TRAP TO LOC 4
5725	023270	104001				ERROR	.1		; CPU ERROR
5726									; NO GO TO ERROR
5727	023272	013701	177572		50:	MOV	00177572,R1		; SAVE MMR0 IN R1

(9)

```
5728 023276 042701 000176      BIC      #176,R1          ;CLEAR BITS 1-6 FROM MMRO
5729 023302 022701 160000      CMP      #160000,R1      ;IS MMRO CORRECT
5730 023306 001402              BEQ      6#              ;YES GO ON
5731 023310 000000              HALT                    ;USER MODE HALT; WILL TRAP TO LOC 4
5732 023312 104001              ERROR      +1          ;CPU ERROR
5733                               ;NO GO TO ERROR
5734 023314 022737 000077 172516 6#:  CMP      #77,#172516    ;IS MMR3 CORRECT
5735 023322 001402              BEQ      7#              ;YES GO ON
5736 023324 000000              HALT                    ;USER MODE HALT; WILL TRAP TO LOC 4
5737 023326 104001              ERROR      +1          ;CPU ERROR
5738                               ;NO GO TO ERROR
5739 023330 022737 077314 177772 7#:  CMP      #77314,#177772 ;IS PIRQ CORRECT
5740 023336 001403              BEQ      9#              ;YES GO ON
5741 023340 000000              HALT                    ;USER MODE HALT; WILL TRAP TO LOC 4
5742 023342 104001              ERROR      +1          ;CPU ERROR
5743                               ;NO GO TO ERROR
5744 023344 000002              RTI                    ;USER MODE HALT OCCURRED; GO TO ERROR.
5745
5746 023346 005037 177772      CLR      #177772        ;CLEAR PIRQ
5747 023352 005037 177776      CLR      #177776        ;CLEAR PSW
5748 023356 010237 000004      MOV      R2,#4          ;RESTORE VECTORS TO PREVIOUS STATE
5749 023362 010337 000006      MOV      R3,#6          ;
5750 023366                      FIN121:
5751                               ;
5752 023366                      ;TE122:
5753                               ;
5754                               ; TEST SPL (SET PRIORITY LEVEL)
5755 023366 012705 000010      MOV      #8,R5          ;INIT COUNTER
5756 023372 012701 023616      MOV      #T122,R1       ;SETUP POINTER TO DATA
5757 023376 012737 030000 177776 1#:  MOV      #30000,#177776 ;INIT PSW
5758 023404 004767 000054      JSR      PC,T122A       ; TEST INSTRUCTION
5759 023410 022137 177776      CMP      (R1),#177776   ;IS PSW CORRECT
5760 023414 001401              BEQ      2#              ;YES GO ON
5761 023416 104001              ERROR      +1          ;CPU ERROR
5762                               ;NO GO TO ERROR
5763 023420 077512              SOB      R5,1#         ;REPEAT UNTIL ALL CASES ARE TESTED
5764
5765
5766 023422 012705 000010      MOV      #8,R5          ;INIT COUNTER
5767 023426 012737 140000 177776 3#:  MOV      #140000,#177776 ;SETUP PSW TO USER MODE
5768 023434 012706 000600      MOV      #600,R6        ;SETUP USER STACK
5769 023440 004767 000020      JSR      PC,T122A       ; TEST INSTRUCTION
5770 023444 022737 140017 177776      CMP      #140017,#177776 ;IS PSW CORRECT
5771 023452 001401              BEQ      4#              ;YES GO ON
5772 023454 104001              ERROR      +1          ;CPU ERROR
5773                               ;NO GO TO ERROR
5774 023456 077515              SOB      R5,3#         ;REPEAT UNTIL ALL CASES ARE TESTED
5775
5776
5777 023460 000167 000152      JMP      FIN122
5778                               ;
5779 023464 020527 000010      ;T122A:  CMP      R5,#8        ;FIND OUT WHAT COUNTER IS
5780 023470 001003              BNE      1#              ;IF NOT PRIORITY 0 GO TO 1#
5781 023472 000277              SCC                    ;SET ALL CC BITS
5782 023474 000230              SPL      0              ;SET PRIORITY TO 0
5783 023476 000446              BR       8#              ;RETURN
```

```

5784 023500 020527 000007 18:  CMP      R5,#7      ;FIND OUT WHAT COUNTER IS
5785 023504 001003          BNE      28          ;IF NOT PRIORITY 1 GO TO 28
5786 023506 000277          SCC          ;SET ALL CC BITS
5787 023510 000231          SPL      1          ;SET PRIORITY TO 1
5788 023512 000440          BR       88          ;RETURN
5789 023514 020527 000006 28:  CMP      R5,#6      ;FIND OUT WHAT COUNTER IS
5790 023520 001003          BNE      38          ;IF NOT PRIORITY 2 GO TO 38
5791 023522 000277          SCC          ;SET ALL CC BITS
5792 023524 000232          SPL      2          ;SET PRIORITY TO 2
5793 023526 000432          BR       88          ;RETURN
5794 023530 020527 000005 38:  CMP      R5,#5      ;FIND OUT WHAT COUNTER IS
5795 023534 001003          BNE      48          ;IF NOT PRIORITY 3 GO TO 48
5796 023536 000277          SCC          ;SET ALL CC BITS
5797 023540 000233          SPL      3          ;SET PRIORITY TO 3
5798 023542 000424          BR       88          ;RETURN
5799 023544 020527 000004 48:  CMP      R5,#4      ;FIND OUT WHAT COUNTER IS
5800 023550 001003          BNE      58          ;IF NOT PRIORITY 4 GO TO 58
5801 023552 000277          SCC          ;SET ALL CC BITS
5802 023554 000234          SPL      4          ;SET PRIORITY TO 4
5803 023556 000416          BR       88          ;RETURN
5804 023560 020527 000003 58:  CMP      R5,#3      ;FIND OUT WHAT COUNTER IS
5805 023564 001003          BNE      68          ;IF NOT PRIORITY 5 GO TO 68
5806 023566 000277          SCC          ;SET ALL CC BITS
5807 023570 000235          SPL      5          ;SET PRIORITY TO 5
5808 023572 000410          BR       88          ;RETURN
5809 023574 020527 000002 68:  CMP      R5,#2      ;FIND OUT WHAT COUNTER IS
5810 023600 001003          BNE      78          ;IF NOT PRIORITY 6 GO TO 78
5811 023602 000277          SCC          ;SET ALL CC BITS
5812 023604 000236          SPL      6          ;SET PRIORITY TO 6
5813 023606 000402          BR       88          ;RETURN
5814 023610 000277          78:  SCC          ;SET ALL CC BITS
5815 023612 000237          SPL      7          ;SET PRIORITY TO 7
5816 023614 000207          88:  RTS      PC        ;RETURN
5817
5818 023616 030017          |
5819 023620 030057          |T128: .WORD 30017
5820 023622 030117          .WORD 30057
5821 023624 030157          .WORD 30117
5822 023626 030217          .WORD 30157
5823 023630 030257          .WORD 30217
5824 023632 030317          .WORD 30257
5825 023634 030357          .WORD 30317
5826 023636 000240          .WORD 30357
5827
5828 023640          FIN122: NOP
5829
5830 023640 005037 177776          |
5831 023644 012703 000012          |T123: TEST TSTSET INSTRUCTION (MULTI PROCESSING INST)
5832 023650 012701 000400          |
5833 023654 012700 024022          |
5834 023660 012021          |
5835 023662 077302          |
5836 023664 013746 000010          |
5837 023670 012737 024046 000010 1008: MOV      #0177776 ;INIT PSW
5838 023676 005000          MOV      #10,R3    ;INIT COUNTER
5839 023700 012701 000400          MOV      #400,R1   ;SETUP DESTINATION
                    MOV      #T123A,R0 ;SETUP SOURCE
                    MOV      (R0),(R1) ;RELOCATE TABLES
                    SOB      R3,1008 ;ARE WE DONE
                    MOV      #010,-(SP) ;SAVE VECTOR
                    MOV      #T123D,#010 ;SETUP NEW VECTOR
                    CLR      R0 ;INIT R0
                    MOV      #400,R1 ;SETUP POINTERS TO TABLES

```

```

5840 023704 012702 000410      MOV      #410,R2      ;
5841 023710 012703 000416      MOV      #416,R3      ;
5842 023714 010104              MOV      R1,R4        ;
5843 023716 012737 030000 177776 1#:  MOV      #30000,#177776 ;SETUP PSW
5844 023724 000262              SEV                      ;SET V BIT
5845 023726 007221              .WORD 7221              ;TEST INSTRUCTION
5846 023730 022237 177776      CMP      (R2),#177776 ;IS PSW CORRECT
5847 023734 001401              BEQ      2#              ;YES GO ON
5848 023736 104001              ERROR   +1              ;CPU ERROR
5849                                ;NO GO TO ERROR
5850 023740 020013              2#:  CMP      R0,(R3)    ;IS R0 CORRECT
5851 023742 001401              BEQ      3#              ;YES GO ON
5852 023744 104001              ERROR   +1              ;CPU ERROR
5853                                ;NO GO TO ERROR
5854 023746 005204              3#:  INC      R4          ;SETUP EXPECTED DATA
5855 023750 005204              INC      R4          ;
5856 023752 020401              CMP      R4,R1        ;IS R1 CORRECT
5857 023754 001401              BEQ      4#              ;YES GO ON
5858 023756 104001              ERROR   +1              ;CPU ERROR
5859                                ;NO GO TO ERROR
5860 023760 052713 000001              4#:  BIS      #1,(R3)    ;SETUP EXPECTED DATA
5861 023764 022341              CMP      (R3),-(R1)   ;IS TEST LOCATION CORRECT
5862 023766 001401              BEQ      5#              ;YES GO ON
5863 023770 104001              ERROR   +1              ;CPU ERROR
5864                                ;NO GO TO ERROR
5865 023772 005201              5#:  INC      R1          ;POINT TO NEXT TEST LOCATION
5866 023774 005201              INC      R1          ;
5867 023776 021127 177777              CMP      (R1),#177777 ;ARE WE DONE
5868 024002 001345              BNE      1#              ;NO GO TO 1#
5869 024004 012737 024050 000010      MOV      #T123E,#10   ;SETUP NEW VECTOR
5870 024012 007201              .WORD 7201              ;TEST INSTRUCTION ILLEGAL MODE
5871 024014 104001              ERROR   +1              ;CPU ERROR
5872                                ;GO TO ERROR IF DIDN'T TRAP
5873 024016 000167 000032              JMP      T123F
5874                                ;
5875                                ;
5876 024022 167604              T123A: .WORD 167604
5877 024024 000000              .WORD 0
5878 024026 000001              .WORD 1
5879 024030 177777              .WORD 177777
5880 024032 030010              T123B: .WORD 30010
5881 024034 030004              .WORD 30004
5882 024036 030001              .WORD 30001
5883 024040 167604              T123C: .WORD 167604
5884 024042 000000              .WORD 0
5885 024044 000001              .WORD 1
5886 024046 104001              T123D: ERROR +1              ;CPU ERROR
5887                                ;GO TO ERROR IF TRAPPED
5888 024050 005726              T123E: TST      (SP),# ;CLEAN UP STACK
5889 024052 005726              TST      (SP),#
5890 024054 012637 000010              T123F: MOV      (SP),#10 ;RESTORE VECTOR
5891                                ;
5892                                ;
5893 024060              TE124:
5894                                ;
5895 024060 005037 177776              TEST WRTLCK (WRITE LOCK MULTI PROCESSING INST)
CLR      #177776              ;INIT PSW

```

5896	024064	012703	000012		MOV	#10.,R3		; INIT COUNTER
5897	024070	012701	000400		MOV	#400,R1		; SETUP DESTINATION
5898	024074	012700	024254		MOV	#T124A,R0		; SETUP SOURCE
5899	024100	012021		100#:	MOV	(R0)+,(R1)+		; RELOCATE TABLES
5900	024102	077302			S0B	R3,100#		; ARE WE DONE
5901	024104	013746	000010		MOV	##10,-(SP)		; SAVE VECTOR
5902	024110	012737	024300	000010	MOV	#T124D,##10		; SETUP NEW VECTOR
5903	024116	012701	000400		MOV	#400,R1		; SETUP POINTERS TO TABLES
5904	024122	012702	000410		MOV	#410,R2		
5905	024126	012703	000416		MOV	#416,R3		
5906	024132	010204			MOV	R2,R4		
5907	024134	012737	030000	177776	1#:	MOV	#30000,##177776	; SETUP PSW
5908	024142	011100			MOV	(R1),R0		; SETUP R0
5909	024144	020327	000416		CMP	R3,#416		; IS THIS THE FIRST TEST CASE
5910	024150	001401			BEQ	2#		; YES GO TO 2#
5911	024152	000402			BR	3#		; NO GO TO 3#
5912	024154	000261		2#:	SEC			; SET C BIT
5913	024156	000471			BR	4#		
5914	024160	000241		3#:	CLC			; CLEAR C BIT
5915	024162	000262		4#:	SEV			; SET V BIT
5916	024164	007322			.WORD	7322		; TEST INSTRUCTION
5917	024166	022337	177776		CMP	(R3)+,##177776		; IS PSW CORRECT
5918	024172	001401			BEQ	5#		; YES GO ON
5919	024174	104001			ERROR	+1		; CPU ERROR
5920								; NO GO TO ERROR
5921	024176	021100		5#:	CMP	(R1),R0		; IS R0 CORRECT
5922	024200	001401			BEQ	6#		; YES GO ON
5923	024202	104001			ERROR	+1		; CPU ERROR
5924								; NO GO TO ERROR
5925	024207	005204		6#:	INC	R4		; SETUP EXPECTED DATA
5926	024206	005204			INC	R4		
5927	024210	020204			CMP	R2,R4		; IS R2 CORRECT
5928	024212	001401			BEQ	7#		; YES GO ON
5929	024214	104001			ERROR	+1		; CPU ERROR
5930								; NO GO TO ERROR
5931	024216	022142		7#:	CMP	(R1)+,-(R2)		; IS TEST LOCATION CORRECT
5932	024220	001401			BEQ	8#		; YES GO ON
5933	024222	104001			ERROR	+1		; CPU ERROR
5934								; NO GO TO ERROR
5935	024224	005202		8#:	INC	R2		; POINT TO NEXT TEST LOCATION
5936	024226	005202			INC	R2		
5937	024230	021127	177777		CMP	(R1),#177777		; ARE WE DONE
5938	024234	001337			BNE	1#		; NO GO TO 1#
5939	024236	012737	024302	000010	MOV	#T124E,##10		; SETUP NEW VECTOR
5940	024244	007302			.WORD	7302		; TEST INSTRUCTION ILLEGAL MODE
5941	024246	104001			ERROR	+1		; CPU ERROR
5942								; GO TO ERROR IF DIDN'T TRAP
5943	024250	000167	000032		JMP	T124F		
5944								
5945								
5946	024254	167704		T124A:	.WORD	167604		
5947	024256	000000			.WORD	0		
5948	024260	000001			.WORD	1		
5949	024262	177777			.WORD	177777		
5950	024264	177777		T124B:	.WORD	177777		
5951	024266	177777			.WORD	177777		


```

5952 024270 177777
5953 024272 030011 T124C: .WORD 177777
5954 024274 030004 .WORD 30011
5955 024276 030000 .WORD 30004
5956 024300 104001 T124D: ERROR +1 ;CPU ERROR
5957 ;GO TO ERROR IF TRAPPED
5958 024302 005726 T124E: TST (SP)+ ;CLEAN UP STACK
5959 024304 005726 TST (SP)+
5960 024306 012637 000010 T124F: MOV (SP)+,B#10 ;RESTORE VECTOR
5961
5962
5963 024312 ;TE125:
5964 ;
5965 024312 005037 177776 ; TEST MUL (MULTIPLY INST)
5966 024316 012701 024552 CLR B#177776 ;INIT PS
5967 ;MOV #TE125A,R1 ;SETUP POINTERS TO TABLES
5968 024322 010137 110150 1#: MOV R1,B#EXPDAT ;
5969 024326 062737 000002 110150 ADD #2,B#EXPDAT ;POINT TO SOURCE
5970 024334 012703 122222 MOV #122222,R3 ;INIT R3 TO A KNOWN STATE
5971 024340 011102 MOV (R1),R2 ;INIT DESTINATION REG
5972 024342 000277 SCC ;SET ALL CC BITS
5973 024344 070261 000002 MUL 2(R1),R2 ; TEST INSTRUCTION
5974 024350 026137 000004 177776 CMP 4(R1),B#177776 ;IS PS CORRECT
5975 024356 001401 BEQ 2# ;YES GO ON
5976 024360 104001 ERROR +1 ;CPU ERROR
5977 ;NO GO TO ERROR
5978 024362 026103 000006 2#: CMP 6(R1),R3 ;IS R3 CORRECT
5979 024366 001401 BEQ 3# ;YES GO ON
5980 024370 104001 ERROR +1 ;CPU ERROR
5981 ;NO GO TO ERROR
5982 024372 026102 000010 3#: CMP 10(R1),R2 ;IS R2 CORRECT
5983 024376 001401 BEQ 4# ;YES GO ON
5984 024400 104001 ERROR +1 ;CPU ERROR
5985 ;NO GO TO ERROR
5986 024402 026177 000002 063540 4#: CMP 2(R1),B#EXPDAT ;IS SOURCE LOCATION OK
5987 024410 001401 BEQ 5# ;YES GO ON
5988 024412 104001 ERROR +1 ;CPU ERROR
5989 ;NO GO TO ERROR
5990 024414 062701 000012 5#: ADD #12,R1 ;GO TO NEXT TEST
5991 024420 020127 025000 CMP R1,#FIN125 ;ARE WE FINISHED
5992 024424 001336 BNE 1# ;NO GO TO 1#
5993
5994
5995 ;SECOND PART
5996 ;USING ODD REGISTER
5997 ;
5998 024426 012701 024552 6#: MOV #TE125A,R1 ;SETUP POINTERS TO TABLES
5999 024432 7#:
6000 024432 010102 MOV R1,R2 ;
6001 024434 012706 001000 MOV #STBOT,R6 ;INIT R6 TO A KNOWN STATE
6002 024440 012704 000004 MOV #4,R4 ;SETUP R4 VALUE
6003 024444 011105 MOV (R1),R5 ;INIT DESTINATION REG
6004 024446 000277 SCC ;SET ALL CC BITS
6005 024450 070561 000002 MUL 2(R1),R5 ; TEST INSTRUCTION
6006 024454 026137 000004 177776 CMP 4(R1),B#177776 ;IS PS CORRECT
6007 024462 001401 BEQ 8# ;YES GO ON

```

6008	024464	104001			ERROR	+1		;CPU ERROR
6009								;NO GO TO ERROR
6010	024466	026105	000006	8:	CMP	6(R1),R5		;IS R5 CORRECT
6011	024472	001401			BEQ	9:		;YES GO ON
6012	024474	104001			ERROR	+1		;CPU ERROR
6013								;NO GO TO ERROR
6014	024476	020627	001000	9:	CMP	R6,#STBOT		;IS R6 CORRECT
6015	024502	001403			BEQ	10:		;YES GO ON
6016	024504	012706	001000		MOV	#STBOT,R6		;RESTORE SP
6017	024510	104001			ERROR	+1		;CPU ERROR
6018								;NO GO TO ERROR
6019	024512	005722		10:	TST	(R2),		;POINT TO SOURCE OPERAND
6020	024514	021261	000002		CMP	(R2),2(R1)		;IS SOURCE LOCATION OK
6021	024520	001401			BEQ	11:		;YES GO ON
6022	024522	104001			ERROR	+1		;CPU ERROR
6023								;NO GO TO ERROR
6024	024524	020427	000004	11:	CMP	R4,#4		;IS R4 CORRECT
6025	024530	001401			BEQ	12:		;YES GO ON
6026	024532	104001			ERROR	+1		;CPU ERROR
6027								;NO GO TO ERROR
6028	024534	062701	000012	12:	ADD	#12,R1		
6029	024540	020127	025000		CMP	R1,#FIN125		;ARE WE FINISHED
6030	024544	001332			BNE	7:		;NO GO TO 7:
6031								
6032								
6033	024546	000167	000226		JMP	FIN125		
6034								
6035								
6036	024552	177777		TE125A:	.WORD	177777		;MULTIPLICAND
6037	024554	177777			.WORD	177777		;MULTIPLIER
6038	024556	000000			.WORD	0		
6039	024560	000001			.WORD	1		
6040	024562	000000			.WORD	0		
6041								
6042	024564	006772			.WORD	6772		;MULTIPLICAND
6043	024566	100000			.WORD	100000		;MULTIPLIER
6044	024570	000011			.WORD	11		
6045	024572	000000			.WORD	0		
6046	024574	174403			.WORD	174403		
6047								
6048	024576	177777			.WORD	177777		;MULTIPLICAND
6049	024600	077777			.WORD	77777		;MULTIPLIER
6050	024602	000010			.WORD	10		
6051	024604	100001			.WORD	100001		
6052	024606	177777			.WORD	177777		
6053								
6054	024610	077777			.WORD	77777		;MULTIPLICAND
6055	024612	000456			.WORD	456		;MULTIPLIER
6056	024614	000001			.WORD	1		
6057	024616	177322			.WORD	177322		
6058	024620	000226			.WORD	226		
6059								
6060	024622	173210			.WORD	173210		;MULTIPLICAND
6061	024624	000000			.WORD	0		;MULTIPLIER
6062	024626	000004			.WORD	4		
6063	024630	000000			.WORD	0		

6064	024632	000000	.WORD	0	
6065					
6066	024634	000000	.WORD	0	;MULTIPLICAND
6067	024636	003251	.WORD	3251	;MULTIPLIER
6068	024640	000004	.WORD	4	
6069	024642	000000	.WORD	0	
6070	024644	000000	.WORD	0	
6071					
6072	024646	000000	.WORD	0	;MULTIPLICAND
6073	024650	000000	.WORD	0	;MULTIPLIER
6074	024652	000004	.WORD	4	
6075	024654	000000	.WORD	0	
6076	024656	000000	.WORD	0	
6077					
6078	024660	100000	.WORD	100000	;MULTIPLICAND
6079	024662	000001	.WORD	1	;MULTIPLIER
6080	024664	000010	.WORD	10	
6081	024666	100000	.WORD	100000	
6082	024670	177777	.WORD	177777	
6083					
6084	024672	077777	.WORD	77777	;MULTIPLICAND
6085	024674	000001	.WORD	1	;MULTIPLIER
6086	024676	000000	.WORD	0	
6087	024700	077777	.WORD	77777	
6088	024702	000000	.WORD	0	
6089					
6090	024704	000010	.WORD	10	;MULTIPLICAND
6091	024706	010000	.WORD	10000	;MULTIPLIER
6092	024710	000001	.WORD	1	
6093	024712	100000	.WORD	100000	
6094	024714	000000	.WORD	0	
6095					
6096	024716	001452	.WORD	1452	;MULTIPLICAND
6097	024720	034527	.WORD	34527	;MULTIPLIER
6098	024722	000001	.WORD	1	
6099	024724	066506	.WORD	66506	
6100	024726	000265	.WORD	265	
6101					
6102	024730	000007	.WORD	7	;MULTIPLICAND
6103	024732	000400	.WORD	400	;MULTIPLIER
6104	024734	000000	.WORD	0	
6105	024736	003400	.WORD	3400	
6106	024740	000000	.WORD	0	
6107					
6108	024742	000002	.WORD	2	;MULTIPLICAND
6109	024744	100000	.WORD	100000	;MULTIPLIER
6110	024746	000011	.WORD	11	
6111	024750	000000	.WORD	0	
6112	024752	177777	.WORD	177777	
6113					
6114	024754	100000	.WORD	100000	;MULTIPLICAND
6115	024756	077777	.WORD	77777	;MULTIPLIER
6116	024760	000011	.WORD	11	
6117	024762	100000	.WORD	100000	
6118	024764	140000	.WORD	140000	
6119					

6120	024766	000001				.WORD	1		;MULTIPLICAND
6121	024770	177777				.WORD	177777		;MULTIPLIER
6122	024772	000010				.WORD	10		
6123	024774	177777				.WORD	177777		
6124	024776	177777				.WORD	177777		
6125	025000				FIN125:				
6126					;TE126:				
6127	025000				;TEST DIV (DIVIDE INST)				
6128					CLR	B#177776			;INIT PSW
6129	025000	005037	177776		CLR	R6			;INIT SP
6130	025004	005006			MOV	B#0,R5			;SAVE VECTORS
6131	025006	013705	000000		MOV	B#2,R1			
6132	025012	013701	000002		MOV	B#137,B#0			;SETUP NEW VECTORS
6133	025016	012737	000137	000000	MOV	B#TE126A,B#2			
6134	025024	012737	025046	000002	SCC				;SET ALL CC BITS
6135	025032	000277			DIV	B#2,R6			;TEST INSTRUCTION
6136	025034	071627	000002		MOV	B#STBOT,R6			;RESTORE SP BEFORE GOING TO ERROR
6137	025040	012706	001000		A126: ERROR	+1			;CPU ERROR
6138	025044	104001							;IF R7 ISN'T CORRECT GO TO ERROR
6139					TE126A: CMP	B#0,B#177776			;IS PS CORRECT
6140	025046	022737	000000	177776	BEQ	1#			;YES GO ON
6141	025054	001403			MOV	B#STBOT,R6			;RESTORE SP BEFORE GOING TO ERROR
6142	025056	012706	001000		ERROR	+1			;CPU ERROR
6143	025062	104001							;NO GO TO ERROR
6144					1#:	MOV	B#A126,R4		;SETUP EXPECTED DATA
6145	025064	012704	025040		ASR	R4			
6146	025070	006204			CMP	R4,R6			;IS R6 CORRECT
6147	025072	020406			BEQ	2#			;YES GO ON
6148	025074	001403			MOV	B#STBOT,R6			;RESTORE SP BEFORE GOING TO ERROR
6149	025076	012706	001000		ERROR	+1			;CPU ERROR
6150	025102	104001							;NO GO TO ERROR
6151					2#:	MOV	R5,B#0		;RESTORE VECTORS
6152	025104	010537	000000		MOV	R1,B#2			
6153	025110	010137	000002		MOV	B#STBOT,R6			;INIT SP
6154	025114	012706	001000		MOV	B#6,R2			;INIT GPR 2
6155	025120	012702	000006		MOV	B#47,R3			;INIT GPR 3
6156	025124	012703	000047		SCC				;SET ALL CC BITS
6157	025130	000277			DIV	R2,R3			;TEST INSTRUCTION
6158	025132	071302			CMP	B#2,B#177776			;IS PS CORRECT
6159	025134	022737	000002	177776	BEQ	3#			;YES GO ON
6160	025142	001401			ERROR	+1			;CPU ERROR
6161	025144	104001							;NO GO TO ERROR
6162					3#:	CMP	B#6,R2		;IS R2 CORRECT
6163	025146	022702	000006		BEQ	4#			;YES GO ON
6164	025152	001401			ERROR	+1			;CPU ERROR
6165	025154	104001							;NO GO TO ERROR
6166					4#:	CMP	B#47,R3		;IS R3 CORRECT
6167	025156	022703	000047		BEQ	5#			;YES GO ON
6168	025162	001401			ERROR	+1			;CPU ERROR
6169	025164	104001							;NO GO TO ERROR
6170					5#:	CLR	R4		;INIT R4
6171	025166	005004			MOV	B#4,R5			;INIT R5
6172	025170	012705	000004		SCC				;SET ALL CC BITS
6173	025174	000277			DIV	B#0,R4			;TEST INSTRUCTION
6174	025176	071427	000000		CMP	B#7,B#177776			;IS PS CORRECT
6175	025202	022737	000007	177776					

```

6176 025210 001401 BEQ 6: ;YES GO ON
6177 025212 104001 ERROR +1 ;CPU ERROR
6178 ;NO GO TO ERROR
6179 025214 022704 000000 6: CMP #0,R4 ;IS R4 CORRECT
6180 025220 001401 BEQ 7: ;YES GO ON
6181 025222 104001 ERROR +1 ;CPU ERROR
6182 ;NO GO TO ERROR
6183 025224 022705 000004 7: CMP #4,R5 ;IS R5 CORRECT
6184 025230 001401 BEQ 8: ;YES GO ON
6185 025232 104001 ERROR +1 ;CPU ERROR
6186 ;NO GO TO ERROR
6187 025234 012700 000004 8: MGV #4,R0 ;INIT R0
6188 025240 012705 000010 MOV #10,R5 ;INIT R5
6189 025244 005004 CLR R4 ;INIT R4
6190 025246 000277 SCC ;SET ALL CC BITS
6191 025250 071400 DIV R0,R4 ; TEST INSTRUCTION
6192 025252 022737 000000 177776 CMP #0,#177776 ;IS PS CORRECT
6193 025260 001405 BEQ 9: ;YES GO ON
6194 025262 010067 153112 MOV R0,400 ;SAVE R0
6195 025266 104001 ERROR +1 ;CPU ERROR
6196 ;NO GO TO ERROR
6197 025270 016700 153104 MOV 400,R0 ;RESTORE R0
6198 025274 022700 000004 9: CMP #4,R0 ;IS R0 CORRECT
6199 025300 001401 BEQ 10: ;YES GO ON
6200 025302 104001 ERROR +1 ;CPU ERROR
6201 ;NO GO TO ERROR
6202 025304 022704 000002 10: CMP #2,R4 ;IS R4 CORRECT
6203 025310 001401 BEQ 11: ;YES GO ON
6204 025312 104001 ERROR +1 ;CPU ERROR
6205 ;NO GO TO ERROR
6206 025314 022705 000000 11: CMP #0,R5 ;IS R5 CORRECT
6207 025320 001401 BEQ 12: ;YES GO ON
6208 025322 104001 ERROR +1 ;CPU ERROR
6209 ;NO GO TO ERROR
6210 025324 012705 000010 12: MOV #10,R5 ;INIT R5
6211 025330 005004 CLR R4 ;INIT R4
6212 025332 000277 SCC ;SET ALL CC BITS
6213 025334 071427 000003 DIV #3,R4 ; TEST INSTRUCTION
6214 025340 022737 000000 177776 CMP #0,#177776 ;IS PS CORRECT
6215 025346 001401 BEQ 13: ;YES GO ON
6216 025350 104001 ERROR +1 ;CPU ERROR
6217 ;NO GO TO ERROR
6218 025352 022704 000002 13: CMP #2,R4 ;IS R4 CORRECT
6219 025356 001401 BEQ 14: ;YES GO ON
6220 025360 104001 ERROR +1 ;CPU ERROR
6221 ;NO GO TO ERROR
6222 025362 022705 000002 14: CMP #2,R5 ;IS R5 CORRECT
6223 025366 001401 BEQ 15: ;YES GO ON
6224 025370 104001 ERROR +1 ;CPU ERROR
6225 ;NO GO TO ERROR
6226 ;
6227 ;
6228 ;
6229 025372 012701 025522 15: MOV #TE1268,R1 ;SETUP POINTERS TO TABLES
6230 ;
6231 025376 010137 110150 16: MOV R1,#EXPDAT ;SAVE A COPY OF R1
  
```

```

6232 025402 011104          MOV      (R1),R4          ;INIT R4
6233 025404 016103 000004    MOV      4(R1),R3          ;SAVE SOURCE
6234                                     ;
6235 025410 016105 000002    MOV      2(R1),R5          ;INIT R5
6236 025414 000277          SCC                      ;SET ALL CC BITS
6237 025416 071461 000004    DIV      4(R1),R4          ; TEST INSTRUCTION
6238 025422 026137 000006 177776    CMP      6(R1),#177776    ;IS PS CORRECT
6239 025430 001401          BEQ      17#              ;YES GO ON
6240 025432 104001          ERROR    +1              ;CPU ERROR
6241                                     ;NO GO TO ERROR
6242 025434 026105 000010 17# :    CMP      10(R1),R5        ;IS R5 CORRECT
6243 025440 001401          BEQ      18#              ;YES GO ON
6244 025442 104001          ERROR    +1              ;CPU ERROR
6245                                     ;NO GO TO ERROR
6246 025444 026104 000012 18# :    CMP      12(R1),R4        ;IS R4 CORRECT
6247 025450 001401          BEQ      19#              ;YES GO ON
6248 025452 104001          ERROR    +1              ;CPU ERROR
6249                                     ;NO GO TO ERROR
6250 025454 023701 110150 19# :    CMP      #EXPDAT,R1      ;IS R1 CORRECT
6251 025460 001403          BEQ      20#              ;YES GO ON
6252 025462 104001          ERROR    +1              ;CPU ERROR
6253                                     ;NO GO TO ERROR
6254 025464 013701 110150 20# :    MOV      #EXPDAT,R1      ;RESTORE CORRECT VALUE
6255 025470 026103 000004    CMP      4(R1),R3          ;IS SOURCE CORRECT
6256 025474 001403          BEQ      21#              ;YES GO ON
6257 025476 104001          ERROR    +1              ;CPU ERROR
6258                                     ;NO GO TO ERROR
6259 025500 010361 000004 21# :    MOV      R3,4(R1)        ;TRY TO RESTORE CODE
6260 025504 062701 000014    ADD      #14,R1            ;POINT TO NEXT LOCATION
6261 025510 021127 000333    CMP      (R1),#333        ;ARE WE DONE
6262 025514 001330          BNE      16#              ;NO GO TO 16#
6263
6264
6265 025516 000167 000316    JMP      FIN126
6266                                     ;
6267                                     ;
6268 025522 177777          TE1268: .WORD 177777 ;DIVIDEND
6269 025524 177777          .WORD 177777 ;INIT R5
6270 025526 177777          .WORD 177777 ;DIVISOR
6271 025530 000000          .WORD 0 ;PSW
6272 025532 000000          .WORD 0 ;R5 RESULT
6273 025534 000001          .WORD 1 ;R4 RESULT
6274
6275 025536 000000          .WORD 0 ;DIVIDEND
6276 025540 177777          .WORD 177777 ;INIT R5
6277 025542 177777          .WORD 177777 ;DIVISOR
6278 025544 000012          .WORD 12 ;PSW
6279 025546 177777          .WORD 177777 ;R5 RESULT
6280 025550 000000          .WORD 0 ;R4 RESULT
6281
6282 025552 177777          .WORD 177777 ;DIVIDEND
6283 025554 000000          .WORD 0 ;INIT R5
6284 025556 177777          .WORD 177777 ;DIVISOR
6285 025560 000002          .WORD 2 ;PSW
6286 025562 000000          .WORD 0 ;R5 RESULT
6287 025564 177777          .WORD 177777 ;R4 RESULT

```

6288					
6289	025566	000000	.WORD	0	;DIVIDEND
6290	025570	007642	.WORD	7642	;INIT R5
6291	025572	007643	.WORD	7643	;DIVISOR
6292	025574	000004	.WORD	4	;PSW
6293	025576	007642	.WORD	7642	;R5 RESULT
6294	025600	000000	.WORD	0	;R4 RESULT
6295					
6296	025602	000000	.WORD	0	;DIVIDEND
6297	025604	000137	.WORD	137	;INIT R5
6298	025606	177543	.WORD	177543	;DIVISOR
6299	025610	000004	.WORD	4	;PSW
6300	025612	000137	.WORD	137	;R5 RESULT
6301	025614	000000	.WORD	0	;R4 RESULT
6302					
6303	025616	000000	.WORD	0	;DIVIDEND
6304	025620	007643	.WORD	7643	;INIT R5
6305	025622	007643	.WORD	7643	;DIVISOR
6306	025624	000000	.WORD	0	;PSW
6307	025626	0C0000	.WORD	0	;R5 RESULT
6308	025630	000001	.WORD	1	;R4 RESULT
6309					
6310	025632	100000	.WORD	100000	;DIVIDEND
6311	025634	004376	.WORD	4376	;INIT R5
6312	025636	010021	.WORD	10021	;DIVISOR
6313	025640	000012	.WORD	12	;PSW
6314	025642	004376	.WORD	4376	;R5 RESULT
6315	025644	100000	.WORD	100000	;R4 RESULT
6316					
6317	025646	177700	.WORD	177700	;DIVIDEND
6318	025650	170033	.WORD	170033	;INIT R5
6319	025652	010021	.WORD	10021	;DIVISOR
6320	025654	000010	.WORD	10	;PSW
6321	025656	171307	.WORD	171307	;R5 RESULT
6322	025660	176024	.WORD	176024	;R4 RESULT
6323					
6324	025662	177700	.WORD	177700	;DIVIDEND
6325	025664	170033	.WORD	170033	;INIT R5
6326	025666	167757	.WORD	167757	;DIVISOR
6327	025670	000000	.WORD	0	;PSW
6328	025672	171307	.WORD	171307	;R5 RESULT
6329	025674	001754	.WORD	1754	;R4 RESULT
6330					
6331	025676	000000	.WORD	0	;DIVIDEND
6332	025700	177777	.WORD	177777	;INIT R5
6333	025702	000001	.WORD	1	;DIVISOR
6334	025704	000002	.WORD	2	;PSW
6335	025706	177777	.WORD	177777	;R5 RESULT
6336	025710	000000	.WORD	0	;R4 RESULT
6337					
6338	025712	177777	.WORD	177777	;DIVIDEND
6339	025714	045716	.WORD	45716	;INIT R5
6340	025716	000001	.WORD	1	;DIVISOR
6341	025720	000012	.WORD	12	;PSW
6342	025722	045716	.WORD	45716	;R5 RESULT
6343	025724	177777	.WORD	177777	;R4 RESULT

6344					
6345	025726	000000		.WORD 0	;DIVIDEND
6346	025730	000002		.WORD 2	;INIT R5
6347	025732	177770		.WORD 177770	;DIVISOR
6348	025734	000004		.WORD 4	;PSW
6349	025736	000002		.WORD 2	;R5 RESULT
6350	025740	000000		.WORD 0	;R4 RESULT
6351					
6352	025742	177777		.WORD 177777	;DIVIDEND
6353	025744	177776		.WORD 177776	;INIT R5
6354	025746	000010		.WORD 10	;DIVISOR
6355	025750	000004		.WORD 4	;PSW
6356	025752	177776		.WORD 177776	;R5 RESULT
6357	025754	000000		.WORD 0	;R4 RESULT
6358					
6359	025756	000001		.WORD 1	;DIVIDEND
6360	025760	177777		.WORD 177777	;INIT R5
6361	025762	000001		.WORD 1	;DIVISOR
6362	025764	000002		.WORD 2	;PSW
6363	025766	177777		.WORD 177777	;R5 RESULT
6364	025770	000001		.WORD 1	;R4 RESULT
6365					
6366	025772	000001		.WORD 1	;DIVIDEND
6367	025774	000000		.WORD 0	;INIT R5
6368	025776	000002		.WORD 2	;DIVISOR
6369	026000	000002		.WORD 2	;PSW
6370	026002	000000		.WORD 0	;R5 RESULT
6371	026004	000001		.WORD 1	;R4 RESULT
6372					
6373	026006	000001		.WORD 1	;DIVIDEND
6374	026010	000000		.WORD 0	;INIT R5
6375	026012	000003		.WORD 3	;DIVISOR
6376	026014	000000		.WORD 0	;PSW
6377	026016	000001		.WORD 1	;R5 RESULT
6378	026020	052525		.WORD 52525	;R4 RESULT
6379					
6380	026022	000023		.WORD 23	;DIVIDEND
6381	026024	016054		.WORD 16054	;INIT R5
6382	026026	016537		.WORD 16537	;DIVISOR
6383	026030	000000		.WORD 0	;PSW
6384	026032	010222		.WORD 10222	;R5 RESULT
6385	026034	000246		.WORD 246	;R4 RESULT
6386					
6387	026036	000333		.WORD 333	
6388	026040				
6389					
6390	026040				
6391					
6392	026040	005037	177776		
6393	026044	012702	000001		
6394	026050	000277			
6395	026052	072202			
6396	026054	022737	000000 177776		
6397	026062	001401			
6398	026064	104001			
6399					

FIN126:

IE127:

TEST ASH (ARITHMETIC SHIFT)

```

CLR      B#177776      ;INIT PSW
MOV      #1,R2         ;SETUP OPERAND
SCC      ;SET ALL CC BITS
ASH      R2,R2         ;TEST INSTRUCTION
CMP      #0,B#177776  ;IS PS CORRECT
BEQ      1#           ;YES GO ON
ERROR    +1           ;CPU ERROR
                    ;NO GO TO ERROR

```



```

6400 026066 020227 000002      18:  CMP      R2,#2          ;IS R2 CORRECT
6401 026072 001401              BEQ      28          ;YES GO ON
6402 026074 104001              ERROR    +1        ;CPU ERROR
6403                               ;NO GO TO ERROR
6404 026076 012702 100000      28:  MOV      #100000,R2   ;SETUP R2
6405 026102 012703 000001      MOV      #1,R3      ;SETUP R3
6406 026106 000257              CCC              ;CLEAR ALL CC BITS
6407 026110 072203              ASH      R3,R2      ;TEST INSTRUCTION
6408 026112 022737 000007 177776  CMP      #7,#177776 ;IS PS CORRECT
6409 026120 001401              BEQ      38          ;YES GO ON
6410 026122 104001              ERROR    +1        ;CPU ERROR
6411                               ;NO GO TO ERROR
6412 026124 020327 000001      38:  CMP      R3,#1      ;IS R3 CORRECT
6413 026130 001401              BEQ      48          ;YES GO ON
6414 026132 104001              ERROR    +1        ;CPU ERROR
6415                               ;NO GO TO ERROR
6416 026134 020227 000000      48:  CMP      R2,#0      ;IS R2 CORRECT
6417 026140 001401              BEQ      58          ;YES GO ON
6418 026142 104001              ERROR    +1        ;CPU ERROR
6419                               ;NO GO TO ERROR
6420 026144 012701 026240      58:  MOV      #TE127A,R1  ;SETUP POINTERS TO TABLES
6421
6422 026150 010103              MOV      R1,R3      ;
6423 026152 016102 000002      MOV      2(R1),R2   ;SETUP R2
6424 026156 000277              SCC              ;SET ALL CC BITS
6425 026160 072211              ASH      (R1),R2    ;TEST INSTRUCTION
6426 026162 026137 000004 177776  CMP      4(R1),#177776 ;IS PS CORRECT
6427 026170 001401              BEQ      78          ;YES GO ON
6428 026172 104001              ERROR    +1        ;CPU ERROR
6429                               ;NO GO TO ERROR
6430 026174 026102 000006      78:  CMP      6(R1),R2   ;IS R2 CORRECT
6431 026200 001401              BEQ      88          ;YES GO ON
6432 026202 104001              ERROR    +1        ;CPU ERROR
6433                               ;NO GO TO ERROR
6434 026204 020301              CMP      R3,R1      ;IS R1 CORRECT
6435 026206 001402              BEQ      98          ;YES GO ON
6436 026210 104001              ERROR    +1        ;CPU ERROR
6437                               ;NO GO TO ERROR
6438 026212 010301              MOV      R3,R1      ;RESTORE R1
6439 026214 021311              98:  CMP      (R3),(R1)  ;IS SOURCE CORRECT
6440 026216 001401              BEQ      108         ;YES GO ON
6441 026220 104001              ERROR    +1        ;CPU ERROR
6442                               ;NO GO TO ERROR
6443
6444 026222 062701 000010      108: ADD      #10,R1     ;SOURCE LOOKS INCORRECT
6445 026226 020127 026500      CMP      R1,#FIN127 ;INCREMENT POINTER
6446 026232 001346              BNE      68          ;ARE WE DONE
6447
6448
6449 026234 000167 000240              JMP      FIN127     ;NO GO TO 68
6450
6451
6452 026240 177761      ;
6453 026242 077777      ;TE127A: .WORD 177761 ;SOURCE
6454 026244 000005      ;.WORD 77777 ;DEST
6455 026246 000000      ;.WORD 5
; .WORD 0

```

6456					
6457	026250	177700	.WORD	177700	;SOURCE
6458	026252	017777	.WORD	17777	;DEST
6459	026254	000000	.WORD	0	
6460	026256	017777	.WORD	17777	
6461					
6462	026260	177700	.WORD	177700	;SOURCE
6463	026262	100000	.WORD	100000	;DEST
6464	026264	000010	.WORD	10	
6465	026266	100000	.WORD	100000	
6466					
6467	026270	177777	.WORD	177777	;SOURCE
6468	026272	100000	.WORD	100000	;DEST
6469	026274	000010	.WORD	10	
6470	026276	140000	.WORD	140000	
6471					
6472	026300	177737	.WORD	177737	;SOURCE
6473	026302	177777	.WORD	177777	;DEST
6474	026304	000011	.WORD	11	
6475	026306	177777	.WORD	177777	
6476					
6477	026310	177706	.WORD	177706	;SOURCE
6478	026312	102000	.WORD	102000	;DEST
6479	026314	000007	.WORD	7	
6480	026316	000000	.WORD	0	
6481					
6482	026320	177710	.WORD	177710	;SOURCE
6483	026322	017777	.WORD	17777	;DEST
6484	026324	000013	.WORD	13	
6485	026326	177400	.WORD	177400	
6486					
6487	026330	177713	.WORD	177713	;SOURCE
6488	026332	000012	.WORD	12	;DEST
6489	026334	000000	.WORD	0	
6490	026336	050000	.WORD	50000	
6491					
6492	026340	177707	.WORD	177707	;SOURCE
6493	026342	170001	.WORD	170001	;DEST
6494	026344	000002	.WORD	2	
6495	026346	000200	.WORD	200	
6496					
6497	026350	177717	.WORD	177717	;SOURCE
6498	026352	000001	.WORD	1	;DEST
6499	026354	000012	.WORD	12	
6500	026356	100000	.WORD	100000	
6501					
6502	026360	177740	.WORD	177740	;SOURCE
6503	026362	017777	.WORD	17777	;DEST
6504	026364	000004	.WORD	4	
6505	026366	000000	.WORD	0	
6506					
6507	026370	177771	.WORD	177771	;SOURCE
6508	026372	150000	.WORD	150000	;DEST
6509	026374	000010	.WORD	10	
6510	026376	177640	.WORD	177640	
6511					

6512	026400	177742		.WORD	177742		;SOURCE
6513	026402	100000		.WORD	100000		;DEST
6514	026404	000011		.WORD	11		
6515	026406	177777		.WORD	177777		
6516							
6517	026410	177764		.WORD	177764		;SOURCE
6518	026412	100000		.WORD	100000		;DEST
6519	026414	000010		.WORD	10		
6520	026416	177770		.WORD	177770		
6521							
6522	026420	177750		.WORD	177750		;SOURCE
6523	026422	052525		.WORD	52525		;DEST
6524	026424	000004		.WORD	4		
6525	026426	000000		.WORD	0		
6526							
6527	026430	177760		.WORD	177760		;SOURCE
6528	026432	100000		.WORD	100000		;DEST
6529	026434	000011		.WORD	11		
6530	026436	177777		.WORD	177777		
6531							
6532	026440	177770		.WORD	177770		;SOURCE
6533	026442	100000		.WORD	100000		;DEST
6534	026444	000010		.WORD	10		
6535	026446	177600		.WORD	177600		
6536							
6537	026450	177712		.WORD	177712		;SOURCE
6538	026452	004367		.WORD	4367		;DEST
6539	026454	000013		.WORD	13		
6540	026456	156000		.WORD	156000		
6541							
6542	026460	177764		.WORD	177764		;SOURCE
6543	026462	017777		.WORD	17777		;DEST
6544	026464	007001		.WORD	1		
6545	026466	000001		.WORD	1		
6546							
6547	026470	177701		.WORD	177701		;SOURCE
6548	026472	110000		.WORD	110000		;DEST
6549	026474	000003		.WORD	3		
6550	026476	020000		.WORD	20000		
6551							
6552	026500	000240					
6553							
6554	026502						
6555							
6556	026502	005037	177776				
6557	026506	012701	000023				
6558	026512	012705	052525				
6559	026516	005004					
6560	026520	000277					
6561	026522	073401					
6562	026524	023727	177776 000012				
6563	026532	001401					
6564	026534	104001					
6565							
6566	026536	020127	000023				
6567	026542	001401					

FIN127: NOP

TE130:

```

;
; TEST ASHC (ARITHMETIC SHIFT COMBINED)
CLR      #0177776          ;INIT PSW
MOV      #23,R1           ;SETUP R1
MOV      #52525,R5        ;SETUP R5
CLR      R4               ;SETUP R4
SCC      ;SET ALL CC BITS
ASHC     R1,R4            ; TEST INSTRUCTION
CMP      #0177776,#12     ;IS PS CORRECT
BEQ      10               ;YES GO ON
ERROR    +1               ;CPU ERROR
;NO GO TO ERROR
10:      CMP      R1,#23   ;IS R1 CORRECT
BEQ      20               ;YES GO ON

```


6624	026732	010401		MOV	R4,R1		
6625	026734	021114	13:	CMP	(R1),(R4)		; IS SOURCE CORRECT
6626	026736	001401		BEQ	14:		; YES GO ON
6627	026740	104001		ERROR	*1		; CPU ERROR
6628							; NO GO TO ERROR
6629							; POSSIBLE SOURCE CODE CORRUPTION
6630	026742	062701	000014	14:	ADD	#14,R1	; GO TO NEXT TEST
6631	026746	020127	027370		CMP	R1,#FIN130	; ARE WE DONE
6632	026752	001340			BNE	9:	; NO GO TO 9:
6633							
6634							
6635	026754	000167	000410		JMP	FIN130	
6636							
6637							
6638	026760	177700		TE130A:	.WORD	177700	; SOURCE
6639	026762	100125			.WORD	100125	; DESTINATION WORD 1
6640	026764	177777			.WORD	177777	; DESTINATION WORD 2
6641	026766	000010			.WORD	10	; TEST PSW
6642	026770	100125			.WORD	100125	; RESULT WORD 1
6643	026772	177777			.WORD	177777	; RESULT WORD 2
6644							
6645	026774	177777			.WORD	177777	; SOURCE
6646	026776	000001			.WORD	1	; DESTINATION WORD 1
6647	027000	000000			.WORD	0	; DESTINATION WORD 2
6648	027002	000000			.WORD	0	; TEST PSW
6649	027004	000000			.WORD	0	; RESULT WORD 1
6650	027006	100000			.WORD	100000	; RESULT WORD 2
6651							
6652	027010	177701			.WORD	177701	; SOURCE
6653	027012	047777			.WORD	47777	; DESTINATION WORD 1
6654	027014	100000			.WORD	100000	; DESTINATION WORD 2
6655	027016	000012			.WORD	12	; TEST PSW
6656	027020	117777			.WORD	117777	; RESULT WORD 1
6657	027022	000000			.WORD	0	; RESULT WORD 2
6658							
6659	027024	177706			.WORD	177706	; SOURCE
6660	027026	004256			.WORD	4256	; DESTINATION WORD 1
6661	027030	177700			.WORD	177700	; DESTINATION WORD 2
6662	027032	000002			.WORD	2	; TEST PSW
6663	027034	025677			.WORD	25677	; RESULT WORD 1
6664	027036	170000			.WORD	170000	; RESULT WORD 2
6665							
6666	027040	177711			.WORD	177711	; SOURCE
6667	027042	065700			.WORD	65700	; DESTINATION WORD 1
6668	027044	000012			.WORD	12	; DESTINATION WORD 2
6669	027046	000013			.WORD	13	; TEST PSW
6670	027050	100000			.WORD	100000	; RESULT WORD 1
6671	027052	012000			.WORD	12000	; RESULT WORD 2
6672							
6673	027054	177737			.WORD	177737	; SOURCE
6674	027056	000000			.WORD	0	; DESTINATION WORD 1
6675	027060	000001			.WORD	1	; DESTINATION WORD 2
6676	027062	000004			.WORD	4	; TEST PSW
6677	027064	000000			.WORD	0	; RESULT WORD 1
6678	027066	000000			.WORD	0	; RESULT WORD 2
6679							

6680	027070	177736	.WORD	177736	;SOURCE
6681	027072	000000	.WORD	0	;DESTINATION WORD 1
6682	027074	000001	.WORD	1	;DESTINATION WORD 2
6683	027076	000000	.WORD	0	;TEST PSW
6684	027100	040000	.WORD	40000	;RESULT WORD 1
6685	027102	000000	.WORD	0	;RESULT WORD 2
6686					
6687	027104	177740	.WORD	177740	;SOURCE
6688	027106	100000	.WORD	100000	;DESTINATION WORD 1
6689	027110	000000	.WORD	0	;DESTINATION WORD 2
6690	027112	000011	.WORD	11	;TEST PSW
6691	027114	177777	.WORD	177777	;RESULT WORD 1
6692	027116	177777	.WORD	177777	;RESULT WORD 2
6693					
6694	027120	177725	.WORD	177725	;SOURCE
6695	027122	177777	.WORD	177777	;DESTINATION WORD 1
6696	027124	174000	.WORD	174000	;DESTINATION WORD 2
6697	027126	000007	.WORD	7	;TEST PSW
6698	027130	000000	.WORD	0	;RESULT WORD 1
6699	027132	000000	.WORD	0	;RESULT WORD 2
6700					
6701	027134	177724	.WORD	177724	;SOURCE
6702	027136	177777	.WORD	177777	;DESTINATION WORD 1
6703	027140	174000	.WORD	174000	;DESTINATION WORD 2
6704	027142	000011	.WORD	11	;TEST PSW
6705	027144	100000	.WORD	100000	;RESULT WORD 1
6706	027146	000000	.WORD	0	;RESULT WORD 2
6707					
6708	027150	177733	.WORD	177733	;SOURCE
6709	027152	177777	.WORD	177777	;DESTINATION WORD 1
6710	027154	157023	.WORD	157023	;DESTINATION WORD 2
6711	027156	000012	.WORD	12	;TEST PSW
6712	027160	114000	.WORD	114000	;RESULT WORD 1
6713	027162	000000	.WORD	0	;RESULT WORD 2
6714					
6715	027164	177727	.WORD	177727	;SOURCE
6716	027166	000000	.WORD	0	;DESTINATION WORD 1
6717	027170	177777	.WORD	177777	;DESTINATION WORD 2
6718	027172	000013	.WORD	13	;TEST PSW
6719	027174	177600	.WORD	177600	;RESULT WORD 1
6720	027176	000000	.WORD	0	;RESULT WORD 2
6721					
6722	027200	177717	.WORD	177717	;SOURCE
6723	027202	177777	.WORD	177777	;DESTINATION WORD 1
6724	027204	000001	.WORD	1	;DESTINATION WORD 2
6725	027206	000011	.WORD	11	;TEST PSW
6726	027210	100000	.WORD	100000	;RESULT WORD 1
6727	027212	100000	.WORD	100000	;RESULT WORD 2
6728					
6729	027214	177741	.WORD	177741	;SOURCE
6730	027216	100000	.WORD	100000	;DESTINATION WORD 1
6731	027220	000000	.WORD	0	;DESTINATION WORD 2
6732	027222	000010	.WORD	10	;TEST PSW
6733	027224	177777	.WORD	177777	;RESULT WORD 1
6734	027226	177777	.WORD	177777	;RESULT WORD 2
6735					

6736	027230	177742	.WORD	177742	;SOURCE
6737	027232	037777	.WORD	37777	;DESTINATION WORD 1
6738	027234	177777	.WORD	177777	;DESTINATION WORD 2
6739	027236	000005	.WORD	5	;TEST PSW
6740	027240	000000	.WORD	0	;RESULT WORD 1
6741	027242	000000	.WORD	0	;RESULT WORD 2
6742					
6743	027244	177742	.WORD	177742	;SOURCE
6744	027246	077777	.WORD	77777	;DESTINATION WORD 1
6745	027250	177777	.WORD	177777	;DESTINATION WORD 2
6746	027252	000001	.WORD	1	;TEST PSW
6747	027254	000000	.WORD	0	;RESULT WORD 1
6748	027256	000001	.WORD	1	;RESULT WORD 2
6749					
6750	027260	177711	.WORD	177711	;SOURCE
6751	027262	065600	.WORD	65600	;DESTINATION WORD 1
6752	027264	000012	.WORD	12	;DESTINATION WORD 2
6753	027266	000003	.WORD	3	;TEST PSW
6754	027270	000000	.WORD	0	;RESULT WORD 1
6755	027272	012000	.WORD	12000	;RESULT WORD 2
6756					
6757	027274	177740	.WORD	177740	;SOURCE
6758	027276	077777	.WORD	77777	;DESTINATION WORD 1
6759	027300	177777	.WORD	177777	;DESTINATION WORD 2
6760	027302	000004	.WORD	4	;TEST PSW
6761	027304	000000	.WORD	0	;RESULT WORD 1
6762	027306	000000	.WORD	0	;RESULT WORD 2
6763					
6764	027310	177737	.WORD	177737	;SOURCE
6765	027312	177777	.WORD	177777	;DESTINATION WORD 1
6766	027314	177774	.WORD	177774	;DESTINATION WORD 2
6767	027316	000011	.WORD	11	;TEST PSW
6768	027320	177777	.WORD	177777	;RESULT WORD 1
6769	027322	177777	.WORD	177777	;RESULT WORD 2
6770					
6771	027324	177747	.WORD	177747	;SOURCE
6772	027326	100000	.WORD	100000	;DESTINATION WORD 1
6773	027330	174000	.WORD	174000	;DESTINATION WORD 2
6774	027332	000010	.WORD	10	;TEST PSW
6775	027334	177777	.WORD	177777	;RESULT WORD 1
6776	027336	177700	.WORD	177700	;RESULT WORD 2
6777					
6778	027340	177753	.WORD	177753	;SOURCE
6779	027342	006324	.WORD	6324	;DESTINATION WORD 1
6780	027344	071002	.WORD	71002	;DESTINATION WORD 2
6781	027346	000001	.WORD	1	;TEST PSW
6782	027350	000000	.WORD	0	;RESULT WORD 1
6783	027352	000146	.WORD	146	;RESULT WORD 2
6784					
6785	027354	177765	.WORD	177765	;SOURCE
6786	027356	102351	.WORD	102351	;DESTINATION WORD 1
6787	027360	177231	.WORD	177231	;DESTINATION WORD 2
6788	027362	000011	.WORD	11	;TEST PSW
6789	027364	177760	.WORD	177760	;RESULT WORD 1
6790	027366	116477	.WORD	116477	;RESULT WORD 2
6791	027370				

FIN130:

6792 027370
6793
6794
6795 027370 005006
6796 027372 112667 153462
6797 027376 022706 000002
6798 027402 001401
6799
6800 027404 104001
6801 027406 005006
6802 027410 112667 153444
6803 027414 112667 153440
6804 027420 022706 000004
6805 027424 001401
6806 027426 104001
6807
6808 027430 012706 001000
6809 027434 114667 153420
6810 027440 022706 000776
6811 027444 001401
6812 027446 104001
6813
6814 027450 012706 001000
6815 027454 114667 153400
6816 027460 114667 153374
6817 027464 022706 000774
6818 027470 001401
6819 027472 104001
6820
6821 027474 005006
6822 027476 105726
6823 027500 020627 000002
6824 027504 001401
6825 027506 104001
6826
6827 027510 012706 001000
6828 027514 105746
6829 027516 022706 000776
6830 027522 001401
6831 027524 104001
6832
6833 027526 012706 001000
6834
6835
6836 027532
6837
6838
6839 027532 005067 150230
6840 027536 012706 000150
6841
6842 027542 016767 150236 153212
6843 027550 012767 027606 150226
6844 027556 016701 150364
6845 027562 016702 150356
6846 027566 016703 150350
6847 027572 005067 150350

MSPAU:
;
TEST THAT AUTO DEC/INC OPERATIONS USING SP ARE ON WORD BOUNDRIES
CLR R6 ;CLEAR SP
MOVB (R6)+,COUNT ;TRY AUTOINC ON R6
CMP #2,R6 ;VERIFY AUTO INC BY 2
BEQ SPAU1 ;BRANCH IF GOOD
;BAD AUTO-INC
;CPU ERROR
SPAU1: ERROR +1
CLR R6 ;CLEAR R6
MOVB (R6)+,COUNT
MOVB (R6)+,COUNT ;DOUBLE BYTE AUTO-INC
CMP #4,R6 ;VERIFY RESULT
BEQ SPAU2 ;BRANCH IF GOOD
ERROR +1 ;CPU ERROR
;BAD DOUBLE AUTO-INC
SPAU2: MOV #STBOT,R6 ;LOAD R6
MOVB -(R6),COUNT ;TEST AUTO-DEC
CMP #776,R6 ;VERIFY RESULT
BEQ SPAU3 ;BRANCH IF GOOD
ERROR +1 ;CPU ERROR
SPAU3: MOV #STBOT,R6 ;LOAD R6
MOVB -(R6),COUNT ;TEST AUTO-DEC
MOVB -(R6),COUNT ;TEST AUTO-DEC
CMP #774,R6 ;VERIFY RESULT
BEQ SPAU4 ;BRANCH IF GOOD
ERROR +1 ;CPU ERROR
SPAU4: CLR R6 ;TEST AUTO-INC ON SOP
TSTB (R6)+ ;TEST AUTO-INC
CMP R6,#2
BEQ SPAU5 ;BRANCH IF GOOD
ERROR +1 ;CPU ERROR
SPAU5: MOV #STBOT,R6 ;LOAD R6
TSTB -(R6) ;TEST AUTO-DEC
CMP #776,R6 ;VERIFY RESULT
BEQ SPAU6 ;BRANCH IF GOOD
ERROR +1 ;CPU ERROR
SPAU6: MOV #STBOT,R6
MTRY:
;
VERIFY YELLOW ZONE TRAP ON AUTO DEC OF R6
CLR CPREG ;INIT CPU ERROR REGISTER
MOV #150,R6 ;LOAD R6 WITH A VALUE THAT WILL
;CAUSE A YELLOW STACK TRAP(IE. <400)
MOV 4,SLOC00 ;SAVE VECTOR
MOV #MTRYA,4 ;SETUP THE STACK OVERFLOW TRAP POINTER
MOV 146,R1 ;SAVE VECTOR
MOV 144,R2 ;SAVE VECTOR
MOV 142,R3 ;SAVE VECTOR
CLR 146 ;JUST AS A PRECAUTION


```

6848 027576 005046          CLR      -(R6)          ;CAUSE A STACK OVERFLOW TRAP
6849 027600 012706 001000  MOV      @STBOT,R6     ;RESTORE R6 FOR ERROR CALL
6850 027604 104001          ERROR    +1            ;CPU ERROR
6851                                ;OVERFLOW TRAP FAILED
6852 027606          MTRYA:
6853 027606 022767 000010 150152  CMP      @BIT03,CPEREG ;WAS CPU ERROR REG SET PROPERLY?
6854 027614 001003          BNE      1#            ;GO TO ERROR IF NOT
6855 027616 020627 000142          CMP      R6,@142      ;VERIFY CORRECT DECRIMENT OF R6
6856 027622 001401          BEQ      MTRYB        ;BRANCH IF GOOD
6857 027624 104001          1#:      ERROR    +1            ;CPU ERROR
6858                                ;R6 IMPROPERLY DECRIMENTED
6859                                ;OR CPU ERROR REGISTER NOT CORRECT
6860 027626          MTRYB:
6861 027626 005067 150134          CLR      CPEREG        ;CLEAR THE CPU ERROR REGISTER
6862 027632 016767 153124 150144  MOV      SLOC00,4     ;RESTORE VECTOR
6863 027640 010167 150302          MOV      R1,146      ;RESTORE VECTORS
6864 027644 010267 150274          MOV      R2,144      ;
6865 027650 010367 150266          MOV      R3,142      ;
6866 027654 012706 001000  MOV      @STBOT,R6     ;
6867
6868
6869          ;
6870 027660          MTRYM:
6871
6872          ;
6873 027660 005067 150102          ; TEST STACK OVERFLOW TRAPS IN VARIOUS MODES
6874 027664 012706 000400          CLR      CPEREG        ;CLEAR CPU ERROR REGISTER
6875 027670 016767 150110 153064  MOV      @400,R6     ;SETUP OVERFLOW R6 DATA
6876 027676 012767 027720 150100  MOV      4,SLOC00    ;SAVE VECTOR
6877 027704 005067 150466          MOV      @TRYMA,4
6878 027710 005046          CLR      376          ;JUST AS A PRECAUTION
6879 027712 012706 001000  CLR      -(R6)        ;CAUSE OVERFLOW TRAP
6880 027716 104001          MOV      @STBOT,R6     ;RESTORE R6 FOR ERROR CALL
6881          ERROR    +1            ;CPU ERROR
6882                                ;NO OVERFLOW TRAP
6883 027720          TRYMA:
6884 027724 005067 150042          CLR      CPEREG        ;CLEAR CPU ERROR REGISTER
6885 027730 012706 000400          MOV      @1000,R5    ;SETUP R5 DATA
6886 027734 012767 027752 150042  MOV      @400,R6     ;SETUP OVERFLOW R6 DATA
6887 027742 064645          MOV      @TRYMB,4
6888 027744 012706 001000  ADD      -(R6),-(R5)  ;CAUSE OVERFLOW TRAP
6889 027750 104001          MOV      @STBOT,R6     ;RESTORE R6 FOR ERROR CALL
6890          ERROR    +1            ;CPU ERROR
6891                                ;NO OVERFLOW TRAP
6892 027752          TRYMB:
6893 027756 005067 150010          CLR      CPEREG        ;CLEAR CPU ERROR REGISTER
6894 027762 012767 030000 150014  MOV      @150,R6     ;SETUP OVERFLOW R6 DATA
6895 027770 044546          MOV      @TRYMC,4
6896 027772 012706 001000  BIC      -(R5),-(R6)  ;CAUSE OVERFLOW TRAP
6897 027776 104001          MOV      @STBOT,R6     ;RESTORE R6 FOR ERROR CALL
6898          ERROR    +1            ;CPU ERROR
6899                                ;NO OVERFLOW TRAP
6900 030000 005067 147762          TRYMC:  CLR      CPEREG        ;CLEAR CPU ERROR REGISTER
6901 030004 016767 152752 147772  MOV      SLOC00,4     ;RESTORE VECTOR
6902 030012 012706 001000  MOV      @STBOT,R6
6903

```

```

6904
6905 030016 ; MILLO:
6906
6907 ; TEST STACK OVERFLOW ON ILLEGAL INST TRAP
6908 030016 005067 147744 CLR CPEREG ;CLEAR CPU ERROR REGISTER
6909 030022 012706 000400 MOV #400,R6 ;SETUP FOR OVERFLOW TRAP
6910 030026 016767 147756 152726 MOV 10,SLOC00 ;SAVE VECTOR
6911 030034 012767 030062 147746 MOV #MILLOA,10 ;SETUP ILLEGAL TRAP VECTOR
6912 030042 016767 147736 152714 MOV 4,SLOC01 ;SAVE VECTOR
6913 030050 012767 030070 147726 MOV #MILLOB,4 ;SETUP OVERFLOW TRAP VECTOR
6914 030056 000077 77 ;UNUSED INSTRUCTION TRAP
6915 030060 000240 NOP
6916 030062 012706 001000 MILLOA: MOV #STBOT,R6 ;RESTORE R6 FOR ERROR CALL
6917 030066 104001 ERROR +1 ;CPU ERROR
6918 ;UNUSED INSTRUCTION TRAP
6919 030070
6920 030070 016767 152670 147706 MILLOB: MOV SLOC01,4 ;RESTORE VECTOR
6921 030076 016767 152660 147704 MOV SLOC00,10 ;RESTORE VECTOR
6922 030104 005067 147656 CLR CPEREG ;CLEAR CPU ERROR REGISTER
6923 030110 012706 001000 MOV #STBOT,R6 ;RESTORE R6
6924
6925
6926
6927 ;
6928 030114 ; MIOTO:
6929
6930 ; TEST STACK OVERFLOW ON IOT TRAP
6931 030114 005067 147646 CLR CPEREG ;CLEAR CPU ERROR REGISTER
6932 030120 012706 000400 MOV #400,R6 ;SETUP STACK FOR OVERFLOW
6933 030124 016767 147670 152630 MOV 20,SLOC00 ;SAVE OLD IOT VECTOR
6934 030132 012767 030160 147660 MOV #IOTOA,20 ;SETUP ERROR ACTION ON IOT
6935 030140 016767 147640 152616 MOV 4,SLOC01 ;SAVE VECTOR
6936 030146 012767 030166 147630 MOV #IOTOB,4 ;SETUP CORRECT TRAP VECTOR FOR
6937 ; OVERFLOW
6938 030154 000004 IOT ; TEST INSTRUCTION
6939 030156 000240 NOP
6940 030160 012706 001000 IOTOA: MOV #STBOT,R6 ;RESTORE R6 FOR ERROR CALL
6941 030164 104001 ERROR +1 ;CPU ERROR
6942 ;FAILURE OF STACK OVERFLOW
6943 030166 IOTOB:
6944 030166 005067 147574 CLR CPEREG ;CLEAR CPU ERROR REGISTER
6945 030172 012706 001000 MOV #STBOT,R6
6946 030176 016767 152562 147600 MOV SLOC01,4 ;RESTORE VECTOR
6947 030204 016767 152552 147606 MOV SLOC00,20 ;RESTORE TRAP VECTOR
6948
6949 ;
6950 ;
6951 030212 ; MEMTO:
6952
6953 ; TEST STACK OVERFLOW ON EMT TRAP
6954 030212 005067 147550 CLR CPEREG ;CLEAR CPU ERROR REGISTER
6955 030216 012706 000400 MOV #400,R6 ;SETUP STACK FOR OVERFLOW
6956 030222 016767 147602 152532 MOV 30,SLOC00 ;SAVE OLD EMT VECTOR
6957 030230 012767 030256 147572 MOV #EMTOA,30 ;SETUP ERROR ACTION ON EMT
6958 030236 016767 147542 152520 MOV 4,SLOC01 ;SAVE VECTOR
6959 030244 012767 030264 147532 MOV #EMTOB,4 ;SETUP CORRECT TRAP VECTOR FOR

```

```

6960                                     ;OVERFLOW
6961 030252 104000                       EMT                                     ; TEST INSTRUCTION
6962 030254 000240                       NOP
6963 030256 012706 001000               EMT0A: MOV    #STBOT,R6                                     ;RESTORE R6 FOR ERROR CALL
6964 030262 104001                       ERROR   +1                                     ;CPU ERROR
6965                                     ;FAILURE OF STACK OVERFLOW
6966 030264                               EMT0B:
6967 030264 016767 152472 147536         MOV    SLOC00,30                                     ;RESTORE TRAP VECTOR
6968 030272 016767 152466 147504         MOV    SLOC01,4                                     ;RESTORE VECTOR
6969 030300 005067 147462                 CLR    CPEREG                                     ;CLEAR CPU ERROR REGISTER
6970 030304 012706 001000               MOV    #STBOT,R6
6971
6972 030310                               MTRPO:
6973
6974 ; TEST STACK OVERFLOW ON TRAP
6975 030310 005067 147452                 CLR    CPEREG                                     ;CLEAR CPU ERROR REGISTER
6976 030314 012706 000400                 MOV    #400,R6                                     ;SETUP STACK FOR OVERFLOW
6977 030320 016767 147510 152434         MOV    34,SLOC00                                    ;SAVE OLD TRP VECTOR
6978 030326 012767 030354 147500         MOV    #TRPOA,34                                   ;SETUP ERROR ACTION ON TRP
6979 030334 016767 147444 152422         MOV    4,SLOC01                                    ;SAVE VECTOR
6980 030342 012767 030362 147434         MOV    #TRPOB,4                                   ;SETUP CORRECT TRAP VECTOR FOR
6981                                     ;OVERFLOW
6982 030350 104400                       TRAP
6983 030352 000240                       NOP
6984 030354 012706 001000               TRPOA: MOV    #STBOT,R6                                     ;RESTORE R6 FOR ERROR CALL
6985 030360 104001                       ERROR   +1                                     ;CPU ERROR
6986                                     ;FAILURE OF STACK OVERFLOW
6987 030362                               TRPOB:
6988 030362 016767 152374 147444         MOV    SLOC00,34                                     ;RESTORE TRAP VECTOR
6989 030370 016767 152370 147406         MOV    SLOC01,4                                     ;RESTORE VECTOR
6990 030376 005067 147364                 CLR    CPEREG                                     ;CLEAR CPU ERROR REGISTER
6991 030402 012706 001000               MOV    #STBOT,R6
6992
6993 ;
6994 ;
6995 030406                               MBPTO:
6996
6997 ; TEST STACK OVERFLOW ON BPT
6998 030406 005067 147354                 CLR    CPEREG                                     ;CLEAR CPU ERROR REGISTER
6999 030412 012706 000400                 MOV    #400,R6                                     ;SETUP STACK FOR OVERFLOW
7000 030416 016767 147372 152336         MOV    14,SLOC00                                    ;SAVE OLD BPT VECTOR
7001 030424 012767 030452 147362         MOV    #BPTOA,14                                   ;SETUP ERROR ACTION ON BPT
7002 030432 016767 147346 152324         MOV    4,SLOC01                                    ;SAVE VECTOR
7003 030440 012767 030460 147336         MOV    #BPTOB,4                                   ;SETUP CORRECT TRAP VECTOR FOR
7004                                     ;OVERFLOW
7005 030446 000003                       BPT
7006 030450 000240                       NOP
7007 030452 012706 001000               BPTOA: MOV    #STBOT,R6                                     ;RESTORE R6 FOR ERROR CALL
7008 030456 104001                       ERROR   +1                                     ;CPU ERROR
7009                                     ;FAILURE OF STACK OVERFLOW
7010 030460                               BPTOB:
7011 030460 005067 147302                 CLR    CPEREG                                     ;CLEAR CPU ERROR REGISTER
7012 030464 016767 152272 147322         MOV    SLOC00,14                                   ;RESTORE TRAP VECTOR
7013 030472 016767 152266 147304         MOV    SLOC01,4                                   ;RESTORE VECTOR
7014 030500 012706 001000               MOV    #STBOT,R6
7015

```

```

7016
7017
7018 030504
7019
7020
7021 030504 005067 147256
7022 030510 012706 000400
7023 030514 016767 147270 152240
7024 030522 012767 030552 147260
7025 030530 016767 147250 152226
7026 030536 012767 030560 147240
7027
7028 030544 005001
7029 030546 000101
7030 030550 000240
7031 030552 012706 001000
7032 030556 104001
7033
7034 030560
7035 030560 016767 152200 147216
7036 030566 016767 152170 147214
7037 030574 005067 147166
7038 030600 012706 001000
7039
7040
7041
7042 030604
7043
7044
7045 030604 012706 000400
7046 030610 016767 147174 152144
7047 030616 02767 030646 147164
7048 030624 016767 147154 152132
7049 030632 012767 030654 147144
7050
7051 030640 005001
7052 030642 004501
7053 030644 000240
7054 030646 012706 001000
7055 030652 104001
7056
7057 030654
7058 030654 016767 152104 147122
7059 030662 016767 152074 147120
7060 030670 012706 001000
7061
7062
7063
7064 030674
7065
7066
7067 030674 016767 147104 152060
7068 030702 012767 030750 147074
7069 030710 012706 001002
7070 030714 005746
7071 030716 012706 002002

```

;
;
MILAO:
;
TEST STACK OVERFLOW AND ILLEGAL JMP INSTRUCTION
CLR CPREG ;CLEAR CPU ERROR REGISTER
MOV #400,R6 ;SETUP STACK FOR OVERFLOW
MOV 10,SLOC00 ;SAVE OLD ILLEGAL INST. VECTOR
MOV #ILAOA,10 ;SETUP ERROR ACTION ILLEGAL OPCODE
MOV 4,SLOC01 ;SAVE VECTOR
MOV #ILBOB,4 ;SETUP CORRECT TRAP VECTOR FOR
;OVERFLOW
CLR R1
JMP R1 ; TEST INSTRUCTION
NOP
ILAOA: MOV #STBOT,R6 ;RESTORE R6 FOR ERROR CALL
ERROR +1 ;CPU ERROR
;FAILURE OF STACK OVERFLOW
ILBOB: MOV SLOC01,4 ;RESTORE VECTOR
MOV SLOC00,10 ;RESTORE TRAP VECTOR
CLR CPREG ;CLEAR CPU ERROR REGISTER
MOV #STBOT,R6
;
;
MILLBO:
;
TEST STACK OVERFLOW ON ILLEGAL JSR INST
MOV #400,R6 ;SETUP STACK FOR OVERFLOW
MOV 10,SLOC00 ;SAVE OLD VECTOR
MOV #ILLBOA,10 ;SETUP ERROR ACTION ON ILL. OPCODE
MOV 4,SLOC01 ;SAVE VECTOR
MOV #ILLBOB,4 ;SETUP CORRECT TRAP VECTOR FOR
;OVERFLOW
CLR R1
JSR R5,R1 ; TEST INSTRUCTION
NOP
ILLBOA: MOV #STBOT,R6 ;RESTORE R6 FOR ERROR CALL
ERROR +1 ;CPU ERROR
;FAILURE OF STACK OVERFLOW
ILLBOB: MOV SLOC01,4 ;RESTORE VECTOR
MOV SLOC00,10 ;RESTORE TRAP VECTOR
MOV #STBOT,R6
;
;
MSTO:
;
TEST FOR FALSE STACK OVERFLOW
MOV 4,SLOC00 ;SAVE VECTOR
MOV #MSTOE,4 ;ANTICIPATE OVERFLOW ERROR
MOV #1002,R6 ;SETUP LEGAL R6
TST -(R6) ;TRY TO CAUSE STACK OVERFLOW
MOV #2002,R6 ;SETUP LEGAL R6

```

7072 030722 005746          TST      -(R6)          ;TRY TO CAUSE STACK OVERFLOW
7073 030724 012706 004002  MOV      #4002,R6      ;SETUP LEGAL R6
7074 030730 005746          TST      -(R6)          ;TRY TO CAUSE STACK OVERFLOW
7075 030732 012706 010002  MOV      #10002,R6     ;SETUP LEGAL R6
7076 030736 005746          TST      -(R6)          ;TRY TO CAUSE STACK OVERFLOW
7077 030740 012706 100402  MOV      #100402,R6    ;SETUP LEGAL R6
7078 030744 005746          TST      -(R6)          ;TRY TO CAUSE STACK OVERFLOW
7079 030746 000403          BR       MSTOEE        ;EXIT MODULE
7080 030750 012706 001000  MSTOE:  MOV      #STBOT,R6 ;RESTORE R6 FOR ERROR CALL
7081 030754 104001          ERROR    +1           ;CPU ERROR
7082                                ;STACK OVERFLOW ERROR
7083 030756 016767 152000 147020 MSTOEE: MOV      SLOC00,4    ;RESTORE VECTOR
7084 030764 012706 001000  MOV      #STBOT,R6
7085
7086                                ;
7087                                ;
7088 030770          MTT:
7089
7090                                ; TEST T-BIT TRAPS
7091 030770 012706 001000  MOV      #STBOT,R6     ;SETUP STACK
7092 030774 016767 147014 151760  MOV      14,SLOC00     ;SAVE OLD T-BIT VECTOR
7093 031002 012746 000020  MOV      #20,-(R6)     ;PUSH T-BIT
7094 031006 012746 031024  MOV      #MTTA,-(R6)   ;SETUP ERROR TRAP VECTOR
7095 031012 012767 031026 146774  MOV      #MTTB,14     ;SETUP NEW T-BIT VECTOR
7096 031020 000002          RTI                    ;CAUSE A T BIT SET IN PSW
7097 031022 104001          ERROR    +1           ;CPU ERROR
7098                                ;SHOULD NEVER BE EXECUTED
7099 031024 104001          MTTA:  ERROR    +1           ;CPU ERROR
7100                                ;DIDNT TAKE CORRECT TRAP
7101 031026 022706 000774  MTTB:  CMP      #STBOT-4,R6 ;VERIFY SP DECIRMENT
7102 031032 001401          BEQ      MTTD          ;BRANCH IF GOOD
7103 031034 104001          ERROR    +1           ;CPU ERROR
7104                                ;BAD SP
7105 031036 021627 031024  MTTD:  CMP      (R6),#MTTA ;VERIFY PC SAVED ON STACK
7106 031042 001401          BEQ      MITE          ;BRANCH IF GOOD
7107 031044 104001          ERROR    +1           ;CPU ERROR
7108                                ;INCORRECT PC ON STACK
7109 031046          MTTE:
7110 031046 016767 151710 146740  MOV      SLOC00,14    ;RESTORE VECTOR 14
7111
7112 031054 012706 001000  MOV      #STBOT,R6
7113
7114                                ;
7115 031060          MTTS:
7116
7117                                ; TEST T-BIT TRAPS WITH RTT
7118 031060 012706 001000  MOV      #STBOT,R6     ;SETUP STACK
7119 031064 016767 146724 151670  MOV      14,SLOC00     ;SAVE OLD T-BIT VECTOR
7120 031072 012746 000020  MOV      #20,-(R6)     ;PUSH T-BIT
7121 031076 012746 031114  MOV      #MTTSA,-(R6)  ;SETUP ERROR TRAP VECTOR
7122 031102 012767 031120 146704  MOV      #MTTSB,14    ;SETUP NEW T-BIT VECTOR
7123 031110 000006          RTT                    ;CAUSE A T BIT SET IN PSW
7124 031112 104001          ERROR    +1           ;CPU ERROR
7125                                ;SHOULD NEVER BE EXECUTED
7126 031114 000240          MTTSA:  NOP          ;RTT WILL EXECUTE THIS INSTRUCTION
7127                                ;WITH A T-BIT TRAP

```

```

7128 031116 104001          MTTSQ:  ERROR  +1          ;CPU ERROR
7129                                ;DIDNT TAKE CORRECT TRAP
7130 031120 022706 000774  MTTSB:  CMP      #STBOT, R6          ;VERIFY SP DECIRMENT
7131 031124 001401          BEQ      MTTSD                      ;BRANCH IF GOOD
7132 031126 104001          ERROR  +1          ;CPU ERROR
7133                                ;BAD SP
7134 031130 021627 031116  MTTSD:  CMP      (R6), #MTTSQ          ;VERIFY PC SAVED ON STACK
7135 031134 001401          BEQ      MTTSE                      ;BRANCH IF GOOD
7136 031136 104001          ERROR  +1          ;CPU ERROR
7137                                ;INCORRECT PC ON STACK
7138 031140                                MTTSE:
7139 031140 016767 151616 146646  MOV      SLOC00, 14          ;RESTORE VECTOR 14
7140 031146 012706 001000  MOV      #STBOT, R6
7141
7142 031152                                MTR:
7143
7144                                ;
7145 031152 012706 001000  ; TEST OLD STATUS ON T-BIT TRAP
7146 031156 016767 146632 151576  MOV      #STBOT, R6          ;SETUP STACK
7147 031164 012746 000020  MOV      14, SLOC00          ;SAVE OLD VECTOR
7148 031170 012746 031216  MOV      #20, -(R6)          ;PUSH T-BIT
7149 031174 012767 031220 146612  MOV      #MTRRA, -(R6)       ;SETUP ERROR TRAP VECTOR
7150 031202 012767 000357 146566  MOV      #MTRRB, 14          ;SETUP NEW T-BIT VECTOR
7151 031210 000277          SCC
7152 031212 000002          RTI
7153 031214 104001          ERROR  +1          ;CPU ERROR
7154                                ;SHOULD NEVER EXECUTE
7155 031216 104001          MTRRA:  ERROR  +1          ;CPU ERROR
7156                                ;DIDNT TAKE CORRECT TRAP
7157 031220 026727 147552 000020  MTRRB:  CMP      STBOT-2, #20          ;VERIFY PSW ON STACK
7158 031226 001401          BEQ      MTRRC                      ;BRANCH IF CORRECT STATUS
7159 031230 104001          ERROR  +1          ;CPU ERROR
7160                                ;BAD STATUS ON STACK
7161 031232 012706 001000  MTRRC:  MOV      #STBOT, R6          ;SETUP STACK
7162 031236 012746 000377  MOV      #377, -(R6)         ;PUSH T-BIT
7163 031242 012746 031270  MOV      #MTRRD, -(R6)       ;SETUP ERROR TRAP VECTOR
7164 031246 012767 031272 146540  MOV      #MTRRE, 14          ;SETUP NEW T-BIT VECTOR
7165 031254 012767 000000 146514  MOV      #0, PS              ;CLEAR PRIORITY
7166 031262 000257          CCC          ;CLEAR CONDITION CODES
7167 031264 000002          RTI
7168 031266 104001          ERROR  +1          ;CPU ERROR
7169                                ;SHOULD NEVER EXECUTE
7170 031270 104001          MTRRD:  ERROR  +1          ;CPU ERROR
7171                                ;DIDNT TAKE CORRECT TRAP
7172 031272 026727 147500 000377  MTRRE:  CMP      STBOT-2, #377        ;VERIFY OLD PSW ON STACK
7173 031300 001401          BEQ      MTRRF                      ;BRANCH IF GOOD
7174 031302 104001          ERROR  +1          ;CPU ERROR
7175                                ;OLD PSW INCORRECT
7176 031304                                MTRR:
7177 031304 016767 151452 146502  MOV      SLOC00, 14          ;RESTORE VECTOR
7178 031312 012706 001000  MOV      #STBOT, R6
7179
7180                                ;
7181 031316                                MTR:
7182
7183                                ;
    
```

```

7184 031316 012706 001000      MOV      #STBOT,R6          ;SETUP STACK
7185 031322 016767 146462 151432  MOV      10,SLOC00        ;SAVE OLD VECTOR
7186 031330 012767 031342 146452  MOV      #MRTB,10         ;SETUP NEW RESERVED VECTOR
7187 031336 000077
7188 031340 104001      MRTA:  ERROR      +1      ;CPU ERROR
7189                                ;DIDNT TAKE CORRECT TRAP
7190 031342 022706 000774      MRTB:  CMP      #STBOT-4,R6  ;VERIFY SP DECRIMENT
7191 031346 001401          BEQ      MRTB             ;BRANCH IF GOOD
7192 031350 104001          ERROR      +1      ;CPU ERROR
7193                                ;BAD PC ON STACK
7194 031352 021627 031340      MRTB:  CMP      (R6),#MRTA  ;VERIFY PROPER PC ON STACK
7195 031356 001401          BEQ      MRTB             ;BRANCH IF GOOD
7196 031360 104001          ERROR      +1      ;CPU ERROR
7197                                ;INCORRECT PC ON STACK
7198 031362
7199 031362 016767 151374 146420  MOV      SLOC00,10        ;RESTORE TRAP VECTOR
7200 031370 012706 001000      MOV      #STBOT,R6
7201
7202      ;
7203      ;
7204 031374      MRT0:
7205
7206      ;      TEST OLD STATUS ON RESERVED INST TRAP
7207 031374 012706 001000      MOV      #STBOT,R6          ;SETUP STACK
7208 031400 016767 146404 151354  MOV      10,SLOC00        ;SAVE OLD VECTOR
7209 031406 012767 031426 146374  MOV      #MRT0B,10        ;SETUP NEW VECTOR
7210 031414 005067 146356      CLR      PS              ;CLEAR PRIORITY AND COND C
7211 031420 000257
7212 031422 000077
7213 031424 104001      MRT0A: ERROR      +1      ;CPU ERROR
7214                                ;DIDNT TAKE CORRECT TRAP
7215 031426 026727 147344 000000  MRT0B:  CMP      STBOT-2,#0  ;VERIFY PSW ON STACK
7216 031434 001401          BEQ      MRT0C            ;BRANCH IF CORRECT STATUS
7217 031436 104001          ERROR      +1      ;CPU ERROR
7218                                ;BAD STATUS ON STACK
7219 031440 012706 001000      MRT0C: MOV      #STBOT,R6          ;SETUP STACK
7220 031444 012767 031466 146336  MOV      #MRT0E,10        ;SET UP TRAP VECTOR
7221 031452 012767 000357 146316  MOV      #357,PS          ;SET PRIORITY
7222 031460 000277          SCC
7223 031462 000077          77          ;SET CONDITION CODES
7224                                ;RESERVED INSTRUCTION
7225 031464 104001      MRT0D: ERROR      +1      ;CPU ERROR
7226                                ;DIDNT TAKE CORRECT TRAP
7227 031466 026727 147304 000357  MRT0E:  CMP      STBOT-2,#357 ;VERIFY OLD PSW ON STACK
7228 031474 001401          BEQ      MRT0F            ;BRANCH IF GOOD
7229 031476 104001          ERROR      +1      ;CPU ERROR
7230                                ;OLD PSW INCORRECT
7231 031500      MRT0F:
7232 031500 016767 151256 146302  MOV      SLOC00,10
7233 031506 012706 001000      MOV      #STBOT,R6          ;RESOTRE TRAP VECTOR
7234
7235 031512      MTP:
7236
7237      ;      TEST TRAP INST
7238 031512 012706 001000      MOV      #STBOT,R6          ;SETUP STACK
7239 031516 016767 146312 151236  MOV      34,SLOC00        ;SAVE OLD VECTOR

```

```

7240 031524 012767 031544 146302      MOV      #MTPB,34          ;SETUP NEW TRAP VECTOR
7241 031532 005067 146240      CLR      PS                ;CLEAR PRIORITY ABND COND C
7242 031536 000257                CCC
7243 031540 104400                TRAP
7244 031542 104001                MTPR:  ERROR      +1          ;CPU ERROR
7245                                ;DIDNT TAKE CORRECT TRAP
7246 031544 022706 000774                MTPB:  CMP      #STBOT-4,R6      ;VERIFY SP DECRIMENT
7247 031550 001401                BEQ      MTPQ              ;BRANCH IF GOOD
7248 031552 104001                ERROR      +1          ;CPU ERROR
7249                                ;BAD PC ON STACK
7250 031554 021627 031542                MTPQ:  CMP      (R6),#MTPR      ;VERIFY PROPER PC ON STACK
7251 031560 001401                BEQ      MTPF              ;BRANCH IF GOOD
7252 031562 104001                ERROR      +1          ;CPU ERROR
7253                                ;INCORRECT PC ON STACK
7254 031564                                MTPF:
7255 031564 016767 151172 146242      MOV      SLOC00,34        ;RESTORE VECTOR
7256 031572 012706 001001      MOV      #STBOT,R6
7257
7258                                ;
7259                                ;
7260 031576                                MTP0:
7261
7262                                ;
7263 031576 012706 001000                ; TEST OLD STATUS SAVED ON TRAP
7264 031602 016767 146226 151152      MOV      #STBOT,R6          ;SETUP STACK
7265 031610 012767 031630 146216      MOV      34,SLOC00         ;SAVE OLD VECTOR
7266 031616 005067 146154      MOV      #MTP0B,34        ;SETUP NEW TRAP VECTOR
7267 031622 000257                CLR      PS                ;CLEAR PRIORITY AND COND C
7268 031624 104400                CCC
7269 031626 104001                MTP0A:  TRAP
7270                                ERROR      +1          ;CPU ERROR
7271 031630 026727 147142 000000      MTP0B:  CMP      STBOT-2,#0    ;DIDNT TAKE CORRECT TRAP
7272 031636 001401                BEQ      MTP0C            ;VERIFY PSW ON STACK
7273 031640 104001                ERROR      +1          ;BRANCH IF CORRECT STATUS
7274                                ;CPU ERROR
7275 031642 012706 001000                MTP0C:  MOV      #STBOT,R6      ;BAD STATUS ON STACK
7276 031646 012767 031670 146160      MOV      #STBOT,R6          ;SETUP STACK
7277 031654 012767 000357 146114      MOV      #MTP0E,34        ;SET UP TRAP VECTOR
7278 031662 000277                SCC      #357,PS          ;SET PRIORITY
7279 031664 104400                TRAP                                ;SET CONDITION CODES
7280 031666 104001                MTP0D:  TRAP                                ;ISSUE TRAP
7281                                ERROR      +1          ;CPU ERROR
7282 031670 026727 147102 000357      MTP0E:  CMP      STBOT-2,#357  ;DIDNT TAKE CORRECT TRAP
7283 031676 001401                BEQ      MTP0F            ;VERIFY OLD PSW ON STACK
7284 031700 104001                ERROR      +1          ;BRANCH IF GOOD
7285                                ;CPU ERROR
7286 031702                                MTP0F:  ;OLD PSW INCORRECT
7287 031702 016767 151054 146124      MOV      SLOC00,34        ;RESTORE TRAP VECTOR
7288 031710 012706 001000      MOV      #STBOT,R6
7289
7290                                ;
7291                                ;
7292 031714                                MTPA:
7293
7294                                ;
7295 031714 005003                ; TEST ALL TRAP OPCODES - SELF MODIFYING
7296                                CLR      R3                ;SETUP REGISTER TO INDICATE OPCODE

```



```

7352      ; TEST OLD STATUS ON IOT TRAP
7353 032116 012706 001000      MOV      #STBOT,R6      ;SETUP STACK
7354 032122 016767 145672 150632      MOV      20,SLOC00      ;SAVE OLD VECTOR
7355 032130 012767 032150 145662      MOV      #MITOB,20      ;SETUP NEW IOT VECTOR
7356 032136 005067 145634      CLR      PS      ;CLEAR PRIORITY AND COND C
7357 032142 000257      CCC      IOT
7358 032144 000004      IOT
7359 032146 104001      MITOA:  ERROR      +1      ;CPU ERROR
7360      ;DIDNT TAKE CORRECT TRAP
7361 032150 026727 146622 000000      MITOB:  CMP      STBOT-2,#0      ;VERIFY PSW ON STACK
7362 032156 001401      BEQ      MITOC      ;BRANCH IF CORRECT STATUS
7363 032160 104001      ERROR      +1      ;CPU ERROR
7364      ;BAD STATUS ON STACK
7365 032162 012706 001000      MITOC:  MOV      #STBOT,R6      ;SETUP STACK
7366 032166 012767 001000 145624      MOV      #MITOE,20      ;SET UP TRAP VECTOR
7367 032174 012767 000357 145574      MOV      #357,PS      ;SET PRIORITY
7368 032202 000277      SCC      IOT      ;SET CONDITION CODES
7369 032204 000004      IOT
7370 032206 104001      MITOD:  ERROR      +1      ;CPU ERROR
7371      ;DIDNT TAKE CORRECT TRAP
7372 032210 026727 146562 000357      MITOE:  CMP      STBOT-2,#357      ;VERIFY OLD PSW ON STACK
7373 032216 001401      BEQ      MITOF      ;BRANCH IF GOOD
7374 032220 104001      ERROR      +1      ;CPU ERROR
7375      ;OLD PSW INCORRECT
7376 032222      MITOF:
7377 032222 016767 150534 145570      MOV      SLOC00,20      ;RESTORE VECTOR
7378 032230 012706 001000      MOV      #STBOT,R6
7379
7380      ;
7381 032234      MET:
7382
7383      ; TEST EMULATOR TRAP INSTRUCTION (EMT)
7384 032234 012706 001000      MOV      #STBOT,R6      ;SETUP STACK
7385 032240 016767 145564 150514      MOV      30,SLOC00      ;SAVE OLD VECTOR
7386 032246 012767 032302 145554      MOV      #METB,30      ;SETUP NEW EMT VECTOR
7387 032254 016767 145554 150502      MOV      34,SLOC01      ;SAVE TRAP VECTOR
7388 032262 012767 133342 145544      MOV      #ERROR,34      ;SET UP TO HANDLE EMT ERROR
7389 032270 104000      EMT
7390 032272 104400      META:  TRAP      ;TRAP ON ERROR
7391 032274 001057      .WORD   559.
7392 032276 000001      .WORD   1      ;CPUERR
7393 032300 000001      .WORD   1      ;ERRTN
7394      ;DIDNT TAKE CORRECT TRAP
7395 032302 022706 000774      METB:  CMP      #STBOT-4,R6      ;VERIFY SP DECRIMENT
7396 032306 001401      BEQ      METD      ;BRANCH IF GOOD
7397 032310 104001      ERROR      +1      ;CPU ERROR
7398      ;BAD PC ON STACK
7399 032312 021627 032272      METD:  CMP      (R6),#META      ;VERIFY PROPER PC ON STACK
7400 032316 001401      BEQ      METF      ;BRANCH IF GOOD
7401 032320 104001      ERROR      +1      ;CPU ERROR
7402      ;INCORRECT PC ON STACK
7403 032322 016767 150436 145504      METF:  MOV      SLOC01,34      ;RESTORE VECTOR
7404 032330 016767 150426 145472      MOV      SLOC00,30      ;RESTORE VECTOR
7405 032336 012706 001000      MOV      #STBOT,R6
7406
7407      ;
    
```

```

7408 032342          METO:
7409
7410          ;      TEST OLD STATUS ON EMT 'MMI'
7411 032342 012706 001000          MOV      #STBOT,R6          ;SETUP STACK
7412 032346 016767 145456 150406          MOV      30,SLOC00          ;SAVE OLD VECTOR
7413 032354 012767 032416 145446          MOV      #METOB,30          ;SETUP NEW EMT VECTOR
7414 032362 016767 145446 150374          MOV      34,SLOC01          ;SAVE TRAP VECTOR
7415 032370 012767 133342 145436          MOV      #ERROR,34          ;SET UP TRAP VECTOR
7416 032376 005067 145374          CLR      PS          ;CLEAR PRIORITY AND COND C
7417 032402 000257          CCC
7418 032404 104000          EMT
7419 032406 104400          METOA: TRAP
7420 032410 001062          .WORD   562.
7421 032412 000001          .WORD   1          ;CPUERR
7422 032414 000001          .WORD   1          ;ERRTN
7423
7424 032416 026727 146354 000000          METOB: CMP      STBOT-2,#0          ;DIDNT TAKE CORRECT TRAP
7425 032424 001401          BEQ      METOC          ;VERIFY PSW ON STACK
7426 032426 104001          ERROR   +1          ;BRANCH IF CORRECT STATUS
7427
7428 032430 012706 001000          METOC: MOV      #STBOT,R6          ;CPU ERROR
7429 032434 012767 032464 145366          MOV      #METOE,30          ;BAD STATUS ON STACK
7430 032442 012767 000357 145326          MOV      #357,PS          ;SETUP STACK
7431 032450 000277          SCC          ;SET UP TRAP VECTOR
7432 032452 104000          EMT          ;SET PRIORITY
7433 032454 104400          METOD: TRAP          ;SET CONDITION CODES
7434 032456 001064          .WORD   564.
7435 032460 000001          .WORD   1          ;CPUERR
7436 032462 000001          .WORD   1          ;ERRTN
7437
7438 032464 026727 146306 000357          METOE: CMP      STBOT-2,#357          ;DIDNT TAKE CORRECT TRAP
7439 032472 001401          BEQ      METOF          ;VERIFY OLD PSW ON STACK
7440 032474 104001          ERROR   +1          ;BRANCH IF GOOD
7441
7442 032476          METOF:
7443 032476 016767 150262 145330          MOV      SLOC01,34          ;CPU ERROR
7444 032504 016767 150252 145316          MOV      SLOC00,30          ;OLD PSW INCORRECT
7445 032512 012706 001000          MOV      #STBOT,R6          ;RESTORE VECTOR
7446
7447          ;
7448          ;
7449 032516          MBT:
7450
7451          ;      TEST BPT TRAP
7452 032516 012706 001000          MOV      #STBOT,R6          ;SETUP STACK
7453 032522 016767 145266 150232          MOV      14,SLOC00          ;SAVE OLD VECTOR
7454 032530 012767 032542 145256          MOV      #MBTB,14          ;SETUP NEW BPT VECTOR
7455 032536 000003          BPT
7456 032540 104001          MBTA: ERROR   +1          ;CPU ERROR
7457
7458 032542 022706 000774          MBTB: CMP      #STBOT-4,R6          ;DIDNT TAKE CORRECT TRAP
7459 032546 001401          BEQ      MBTD          ;VERIFY SP DECRIMENT
7460 032550 104001          ERROR   +1          ;BRANCH IF GOOD
7461
7462 032552 021627 032540          MBTD: CMP      (R6),#MBTA          ;CPU ERROR
7463 032556 001401          BEQ      MBTF          ;BAD PC ON STACK
                          ;VERIFY PROPER PC ON STACK
                          ;BRANCH IF GOOD
    
```

```

7464 032560 104001          ERROR +1          ;CPU ERROR
7465                                ;INCORRECT PC ON STACK
7466 032562 016767 150174 145224 MBTF: MOV SLOC00,14      ;RESTORE VECTOR
7467 032570 012706 001000          MOV #STBOT,R6
7468
7469 ;
7470 ;
7471 032574          MBTO:
7472 ;
7473 ; TEST OLD STATUS ON BPT TRAP
7474 032574 012706 001000          MOV #STBOT,R6      ;SETUP STACK
7475 032600 016767 145210 150154  MOV 14,SLOC00      ;SAVE OLD VECTOR
7476 032606 012767 032626 145200  MOV #MBTOB,14     ;SETUP NEW BPT VECTOR
7477 032614 005067 145156          CLR PS             ;CLEAR PRIORITY AND COND C
7478 032620 000257          CCC
7479 032622 000003          BPT
7480 032624 104001          MBTOA: ERROR +1          ;CPU ERROR
7481                                ;DIDNT TAKE CORRECT TRAP
7482 032626 026727 146144 000000  MBTOB: CMP STBOT-2,#0  ;VERIFY PSW ON STACK
7483 032634 001401          BEQ MBTOC         ;BRANCH IF CORRECT STATUS
7484 032636 104001          ERROR +1          ;CPU ERROR
7485                                ;BAD STATUS ON STACK
7486 032640 012706 001000          MBTOC: MOV #STBOT,R6      ;SETUP STACK
7487 032644 012767 032666 145142  MOV #MBTOE,14     ;SET UP TRAP VECTOR
7488 032652 012767 000357 145116  MOV #357,PS       ;SET PRIORITY
7489 032660 000277          SCC              ;SET CONDITION CODES
7490 032662 000003          BPT
7491 032664 104001          MBTOD: ERROR +1          ;CPU ERROR
7492                                ;DIDNT TAKE CORRECT TRAP
7493 032666 026727 146104 000357  MBTOE: CMP STBOT-2,#357 ;VERIFY OLD PSW ON STACK
7494 032674 001401          BEQ MBTOF         ;BRANCH IF GOOD
7495 032676 104001          ERROR +1          ;CPU ERROR
7496                                ;OLD PSW INCORRECT
7497 032700          MBTOF:
7498 032700 016767 150056 145106  MOV SLOC00,14     ;RESTORE VECTOR
7499 032706 012706 001000          MOV #STBOT,R6
7500
7501 ;
7502 ;
7503 032712          MIL:
7504 ;
7505 ; TEST ILLEGAL JUMP INSTRUCTION TRAP
7506 032712 012706 001000          MOV #STBOT,R6      ;SETUP STACK
7507 032716 016767 145066 150036  MOV 10,SLOC00     ;SAVE OLD VECTOR
7508 032724 012767 032740 145056  MOV #MILB,10     ;SETUP NEW ILLEGAL VECTOR
7509 032732 005001          CLR R1
7510 032734 000101          JMP R1            ;**TEST INSTRUCTIO
7511 032736 104001          MILA: ERROR +1          ;CPU ERROR
7512                                ;DIDNT TAKE CORRECT TRAP
7513 032740 022706 000774          MILB: CMP #STBOT-4,R6 ;VERIFY SP DECRIMENT
7514 032744 001401          BEQ MILD         ;BRANCH IF GOOD
7515 032746 104001          ERROR +1          ;CPU ERROR
7516                                ;BAD PC ON STACK
7517 032750 021627 032736          MILD: CMP (R6),#MILA ;VERFY PROPER PC ON STACK
7518 032754 001401          BEQ MILF        ;BRANCH IF GOOD
7519 032756 104001          ERROR +1          ;CPU ERROR

```

```

7520
7521 032760 016767 147776 :45022 MILF:  MOV      SLOC00,10      ;INCORRECT PC ON STACK
7522 032766 012706 001000          MOV      #STBOT,R6      ;RESTORE VECTOR
7523
7524 032772          MILO:
7525
7526          ;      TEST OLD STATUS ON ILLEGAL JUMP TRAP
7527 032772 012706 001000          MOV      #STBOT,R6      ;SETUP STACK
7528 032776 016767 145006 147756          MOV      10,SLOC00      ;SAVE OLD VECTOR
7529 033004 012767 033026 144776          MOV      #MILOB,10      ;SETUP NEW ILLEGAL VECTOR
7530 033012 005067 144760          CLR      PS              ;CLEAR PRIORITY AND COND C
7531 033016 000257          CCC
7532 033020 005001          CLR      R1
7533 033022 000101          JMP      R1
7534 033024 104001          MILOA:  ERROR      +1      ;CPU ERROR
7535          ;DIDNT TAKE CORRECT TRAP
7536 033026 026727 145744 000004          MILOB:  CMP      STBOT-2,#4      ;VERIFY PSW ON STACK
7537 033034 001401          BEQ      MILOC          ;BRANCH IF CORRECT STATUS
7538 033036 104001          ERROR      +1      ;CPU ERROR
7539          ;BAD STATUS ON STACK
7540 033040 012706 001000          MILOC:  MOV      #STBOT,R6      ;SETUP STACK
7541 033044 012767 033066 144736          MOV      #MILOE,10      ;SET UP TRAP VECTOR
7542 033052 012767 000357 144716          MOV      #357,PS        ;SET PRIORITY
7543 033060 000277          SCC          ;SET CONDITION CODES
7544 033062 000101          JMP      R1
7545 033064 104001          MILOD:  ERROR      +1      ;CPU ERROR
7546          ;DIDNT TAKE CORRECT TRAP
7547 033066 026727 145704 000357          MILOE:  CMP      STBOT-2,#357    ;VERIFY OLD PSW ON STACK
7548 033074 001401          BEQ      MILOF          ;BRANCH IF GOOD
7549 033076 104001          ERROR      +1      ;CPU ERROR
7550          ;OLD PSW INCORRECT
7551 033100          MILOF:
7552 033100 016767 147656 144702          MOV      SLOC00,10      ;RESTORE VECTOR
7553 033106 012706 001000          MOV      #STBOT,R6
7554
7555          ;
7556          ;
7557 033112          MIALL:
7558
7559          ;      TEST ILLEGAL JSR INSTRUCTION TRAP
7560 033112 012706 001000          MOV      #STBOT,R6      ;SETUP STACK
7561 033116 016767 144666 147636          MOV      10,SLOC00      ;SAVE OLD VECTOR
7562 033124 012767 033140 144656          MOV      #MIALLB,10     ;SETUP NEW ILLEGAL VECTOR
7563 033132 005003          CLR      R3
7564 033134 004303          JSR      R3,R3
7565 033136 104001          MIALLA:  ERROR      +1      ;CPU ERROR
7566          ;DIDNT TAKE CORRECT TRAP
7567 033140 022706 000774          MIALLB:  CMP      #STBOT-4,R6    ;VERIFY SP DECRIMENT
7568 033144 001401          BEQ      MIALLD          ;BRANCH IF GOOD
7569 033146 104001          ERROR      +1      ;CPU ERROR
7570          ;BAD PC ON STACK
7571 033150 021627 033136          MIALLD:  CMP      (R6),#MIALLA    ;VERIFY PROPER PC ON STACK
7572 033154 001401          BEQ      MIALLF          ;BRANCH IF GOOD
7573 033156 104001          ERROR      +1      ;CPU ERROR
7574          ;INCORRECT PC ON STACK
7575 033160 016767 147576 144622          MIALLF:  MOV      SLOC00,10      ;RESTORE VECTOR

```

```

7576 033166 012706 001000          MOV      #STBOT,R6
7577
7578
7579
7580 033172          ;
7581          ;
7582          ; MJSI:
7583 033172 012706 001000          ; TEST OLD STATUS ON ILLEGAL JSR TRAP
7584 033176 016767 144606 147556  MOV      #STBOT,R6          ; SETUP STACK
7585 033204 012767 033226 144576  MOV      10,SLOC00        ; SAVE OLD VECTOR
7586 033212 005067 144560          MOV      #MJSIB,10       ; SETUP NEW VECTOR
7587 033216 000257          CLR      PS              ; CLEAR PRIORITY AND COND C
7588 033220 005003          CCC
7589 033222 004303          CLR      R3
7590 033224 104001          JSR     R3,R3
7591          MJSIA: ERROR +1          ; CPU ERROR
7592 033226 026727 145544 000004  MJSIB: CMP      STBOT-2,#4   ; DIDNT TAKE CORRECT TRAP
7593 033234 001401          BEQ     MJSIC            ; VERIFY PSW ON STACK
7594 033236 104001          ERROR +1              ; BRANCH IF CORRECT STATUS
7595          ; CPU ERROR
7596 033240 012706 001000          MJSIC: MOV      #STBOT,R6   ; BAD STATUS ON STACK
7597 033244 012767 033266 144536  MOV      #MJSIE,10       ; SETUP STACK
7598 033252 012767 000357 144516  MOV      #357,PS        ; SET UP TRAP VECTOR
7599 033260 000277          SCC
7600 033262 004303          JSR     R3,R3           ; SET PRIORITY
7601 033264 104001          MJSID: ERROR +1        ; SET CONDITION CODES
7602          ; CPU ERROR
7603 033266 026727 145504 000357  MJSIE: CMP      STBOT-2,#357  ; DIDNT TAKE CORRECT TRAP
7604 033274 001401          BEQ     MJSIF            ; VERIFY OLD PSW ON STACK
7605 033276 104001          ERROR +1              ; BRANCH IF GOOD
7606          ; CPU ERROR
7607 033300          MJSIF:                ; OLD PSW INCORRECT
7608 033300 016767 147456 144502  MOV      SLOC00,10
7609 033306 012706 001000          MOV      #STBOT,R6      ; RESTORE VECTOR
7610
7611
7612
7613 033312          ;
7614          ; IOXXX:
7615 033312 005067 144450          ; I/O TIME OUT TEST
7616 033316 016767 144462 147436  CLR      CPEREG          ; CLEAR CPU ERROR REGISTER
7617 033324 012767 033346 144452  MOV      4,SLOC00        ; SAVE VECTOR
7618 033332 012767 030000 144436  MOV      #21,4           ; SET UP VECTOR TO HANDLE NXH
7619 033340 005737 177700          MOV      #30000,PS      ; INIT THE PSW TO A KNOWN STATE
7620          TST      #177700  ; TRY TO ACCESS HARDWARE ADDRESS
7621          ; FOR GENERAL PURPOSE REG 0. THIS
7622          ; IS NOT IMPLEMENTED ON KDJ11
7623          ; SHOULD CAUSE TIME OUT.
7623 033344 104001          1#: ERROR +1          ; CPU ERROR
7624 033346 022767 000020 144412  2#: CMP      #BIT04,CPEREG  ; IS CPU ERROR REGISTER CORRECT?
7625 033354 001401          BEQ     3#
7626 033356 104001          ERROR +1          ; CPU ERROR
7627 033360 022627 033344          3#: CMP      (SP)+,#1#    ; CHECK THAT STACK CONTAINS CORRECT ADDR.
7628 033364 001401          BEQ     4#
7629 033366 104001          ERROR +1          ; CPU ERROR
7630 033370 022627 030000          4#: CMP      (SP)+,#30000  ; IS THE PSW OK?
7631 033374 001401          BEQ     5#

```

```

7632 033376 104001          ERROR +1          ;CPU ERROR
7633 033400 005067 144362 5#: CLR CPEREG          ;CLEAR THE CPU ERROR REGISTER
7634 033404 016767 147352 144372 MOV SLOC00,4      ;RESTORE VECTOR
7635
7636 033412          ODDXX:
7637
7638          ; ODD ADDRESS/ILLEGAL INST FETCH TRAP TEST
7639          ;*****
7640          ;THIS PROGRAM GENERATES AN ODD ADDRESS IN THE PC. THE KDJ11 SHOULD
7641          ;TRAP THROUGH ADDR 4
7642 033412 005067 144350          CLR CPEREG          ;INIT THE CPU ERROR REG
7643 033416 016767 144362 147336 MOV 4,SLOC00      ;SAVE VECTOR
7644 033424 012767 033460 144352 MOV #2,4          ;SET UP VECTOR TO HANDLE ODD ADDR TRAP
7645 033432 016767 144350 147324 MOV 6,SLOC01      ;SAVE VECTOR
7646 033440 005067 144342          CLR 6             ;INIT VECTOR
7647 033444 012746 030000          MOV #30000,-(SP)  ;PUSH A KNOWN PSW ON THE STACK
7648 033450 012746 033457          MOV #1,-(SP)      ;PUSH AN ODD NUMBER ON THE STACK
7649 033454 000002          RTI          ;POP ODD ADDRESS OFF STACK INTO PC
7650          ;SHOULD TRAP HERE
7651 033456 104001          1#: ERROR +1          ;CPU ERROR
7652 033460 022767 000100 144300 2#: CMP #BIT06,CPEREG ;IS CPU ERROR REGISTER CORRECT?
7653 033466 001401          BEQ 3#
7654 033470 104001          ERROR +1          ;CPU ERROR
7655 033472 022726 033457          3#: CMP #1,*(SP)+    ;IS STACK CONTENTS CORRECT?
7656 033476 001401          BEQ 4#
7657 033500 104001          ERROR +1          ;CPU ERROR
7658 033502 022726 030000          4#: CMP #30000,(SP)+ ;IS PSW CORRECT ON STACK?
7659 033506 001401          BEQ 5#
7660 033510 104001          ERROR +1          ;CPU ERROR
7661 033512 005067 144250          5#: CLR CPEREG          ;CLEAR CPU ERROR REG
7662          ;
7663          ;NOW WE'LL TRY TO FETCH AN INSTRUCTION FROM AN INTERNAL REGISTER.
7664          ;THIS SHOULD CAUSE A TRAP TO ADDR 4 AND SET BIT 6 IN THE CPU
7665          ;ERROR REGISTER.
7666          ;
7667 033516 012767 033544 144260          MOV #7,4          ;LOAD VECTOR WITH TRAP HANDLER ADDR
7668 033524 012767 030340 144254          MOV #30340,6     ;LOAD VEC WITH PSW VALUE ON TRAP
7669 033532 005067 144240          CLR PS          ;CLEAR THE PSW
7670 033536 C00167 144234          JMP PS          ;*****TEST INSTRUCTION*****
7671          ;TRY INSTRUCTION FETCH FROM INTERNAL
7672          ;REGISTER-- SHOULD TRAP VIA ADDR 4
7673 033542 104001          6#: ERROR +1          ;CPU ERROR
7674 033544 016701 144226          7#: MOV PS,R1        ;SAVE CONTENTS OF PSW IN R1
7675 033550 022767 000100 144210          CMP #BIT06,CPEREG ;IS CPU ERROR REGISTER CORRECT?
7676 033556 001401          BEQ 8#
7677 033560 104001          ERROR +1          ;CPU ERROR
7678 033562 022726 177776          8#: CMP #PS,(SP)+    ;IS STACK CONTENTS CORRECT?
7679 033566 001401          BEQ 9#
7680 033570 104001          ERROR +1          ;CPU ERROR
7681 033572 022726 000000          9#: CMP #0,(SP)+    ;IS STACK CONTENTS CORRECT?
7682 033576 001401          BEQ 10#
7683 033600 104001          ERROR +1          ;CPU ERROR
7684 033602 022701 000340          10#: CMP #340,R1     ;WAS PSW LOADED PROPERLY ON TRAP?
7685 033606 001401          BEQ 11#
7686 033610 104001          ERROR +1          ;CPU ERROR
7687 033612 005067 144150          11#: CLR CPEREG          ;CLEAR CPU ERROR REGISTER

```

```

7688 033616 016767 147140 144160      MOV      SLOC00,4      ;RESTORE VECTOR
7689 033624 016767 147134 144154      MOV      SLOC01,6      ;
7690
7691 033632                                RXXX:
7692
7693 ; RED ZONE TRAP TEST
7694 033632 013767 000004 147122      MOV      @#4,SLOC00    ;SAVE VECTOR
7695 033640 012737 033670 000004      MOV      @2@,@#4      ;SET UP VECTOR
7696 033646 012706 000777                MOV      @777,R6      ;SET UP THE STACK WITH ODD ADDRESS.
7697 033652 005067 144110                CLR      CPEREG      ;CLEAR THE CPU ERROR REGISTER
7698 033656 005067 144114                CLR      PSW         ;CLEAR THE PSW
7699 033662 005737 177700                TST      @#177700    ;ACCESS NON-EXISTANT I/O ADDRESS
7700 033666 104001                1@:      ERROR      +1      ;CPU ERROR
7701 033670 022706 000000                2@:      CMP      @0,SP      ;IS R6 CORRECT?
7702 033674 001401                BEQ      3@          ;BRANCH IF YES
7703 033676 104001                ERROR      +1      ;CPU ERROR
7704 033700 022726 033666                3@:      CMP      @1@,(SP)+  ;IS DATA AT ADDR 0 CORRECT?
7705 033704 001401                BEQ      4@          ;BRANCH IF YES
7706 033706 104001                ERROR      +1      ;CPU ERROR
7707 033710 022716 000000                4@:      CMP      @0,(SP)    ;IS PSW DATA IN ADDR 2 CORRECT?
7708 033714 001401                BEQ      5@          ;BRANCH IF YES
7709 033716 104001                ERROR      +1      ;CPU ERROR
7710 033720 022767 000124 144040        5@:      CMP      @124,CPEREG ;IS CPU ERROR REGISTER CORRECT?
7711 033726 001401                BEQ      6@          ;BRANCH IF YES
7712 033730 104001                ERROR      +1      ;CPU ERROR
7713 033732 005067 144030                6@:      CLR      CPEREG      ;CLEAR CPU ERROR REGISTER
7714 033736 012706 001000                MOV      @STBOT,SP    ;RESTORE STACK
7715 033742 016737 147014 000004        MOV      SLOC00,@#4   ;RESTORE VECTOR
7716 033750 005037 000000                CLR      @#0         ;RESTORE ADDR 0
7717 033754 005037 000002                CLR      @#2         ;RESTORE ADDR 2
7718
7719
7720
7721 033760                                PIRXXX:
7722 ; TEST PIRQ REGISTER RESPONSE
7723 033760 016767 144020 146774      MOV      4,SLOC00    ;SAVE CONTENTS OF VECTORS
7724 033766 012767 034014 144010      MOV      @PIRQNX,4   ;SETUP INTERRUPT VECTOR
7725 033774 005067 143766                CLR      CPEREG      ;CLEAR CPU ERROR REGISTER
7726 034000 005737 177772                TST      @#PIRQ      ;LOOK FOR REPLY FROM PIRQ
7727 034004 016767 146752 143772      MOV      SLOC00,4   ;RESTORE VECTORS
7728 034012 000401                BP.      PIRTEX      ;IF IT RESPONDS, CONTINUE TESTING.
7729 ; ERROR! NO RESPONSE FROM PIRQ REG
7730 034014 104001                PIRQNX: ERROR      +1      ;CPU ERROR
7731 034016                PIRTEX:
7732
7733 034016                                PIR1:
7734 ; TEST PIRQ REGISTER DATA
7735 034016 013767 000240 146736      MOV      @#PIRQVEC,SLOC00 ;SAVE PIRQ VECTORS
7736 034024 013767 000242 146732      MOV      @#PIRQVEC+2,SLOC01 ;
7737 034032 012737 034242 000240      MOV      @UNXPIR,@#PIRQVEC ;SET UP PIRQ VECTOR FOR UNEXPECTED INTERRUPT
7738 034040 012737 000340 000242      MOV      @PR7,@#PIRQVEC+2 ;
7739 034046 012703 001000                MOV      @1000,R3    ;PUT 1000 IN R3; START TESTING
7740 ;BITS IN PIRQ REG BY FLOATING
7741 ;A BIT THROUGH BITS 9-15.
7742 034052 012704 034116                MOV      @PIRTBL,R4  ;SET UP R4 AS A POINTER TO EXPECTED
7743 ;ENCODED PRIORITY LEVELS IN PIRTL

```



```

7744 034056 000237          1$:   SPL      7           ;DON'T ALLOW INTERRUPTS.
7745 034060 005037 177772   CLR      @PIRQ        ;CLEAR OUT THE PIRQ
7746 034064 023724 177772   CMP      @PIRQ,(R4)+  ;IS PIRQ OK??
7747 034070 001401          BEQ      2$           ;BRANCH IF OK
7748                                ;ERROR; PIRQ REG WAS NOT CLEAR
7749 034072 104001          ERROR    +1           ;CPU ERROR
7750 034074 010337 177772   2$:   MOV      R3,@PIRQ  ;SET A BIT IN PIRQ REGISTER
7751 034100 023724 177772   CMP      @PIRQ,(R4)+  ;COMPARE THE ENCODED PRIORITY BITS
7752                                ;WITH DATA IN THE TABLE (PIRTBL)
7753 034104 001401          BEQ      3$           ;BRANCH IF ITS OK
7754                                ;ERROR; ENCODED PRIORITY LEVELS ARE
7755                                ;NOT CORRECT
7756 034106 104001          ERROR    +1           ;CPU ERROR
7757 034110 006303   3$:   ASL      R3           ;FLOAT A "1" THRU BITS 9-15
7758 034112 103370          BCC      2$           ;IF CARRY BIT ISN'T SET, DO AGAIN.
7759 034114 000410          BR       EXPIR1      ;GO TO EXIT TEST.
7760
7761 034116 000000   PIR2BL: .WORD    0
7762 034120 001042          .WORD    1042
7763 034122 002104          .WORD    2104
7764 034124 004146          .WORD    4146
7765 034126 010210          .WORD    10210
7766 034130 020252          .WORD    20252
7767 034132 040314          .WORD    40314
7768 034134 100356          .WORD    100356
7769
7770 034136          EXPIR1:
7771
7772
7773 034136          PIR2:
7774          ; TEST PIRQ REGISTER LEVEL ENCODING
7775          ;*****
7776          ;THIS TEST IS TO CHECK THAT THE HIGHEST PRIORITY LEVEL SET IN THE
7777          ;PROGRAM INTERRUPT REQUEST BITS IS REFLECTED IN THE ENCODED PROGRAM
7778          ;INTERRUPT ACTIVE BITS.
7779 034136 000237          SPL      7           ;SHUT OFF INTERRUPTS
7780 034140 005037 177772   CLR      @PIRQ        ;CLEAR PIRQ REGISTER
7781 034144 012767 000001 146624  MOV      @1,FLAG      ;SETUP END OF LOOP SIGNAL
7782 034152 012703 177000          MOV      @177000,R3  ;SET UP DESIRED PATTERN IN R3
7783 034156 012704 034222          MOV      @PITBL1,R4 ;SETUP R4 AS A TABLE POINTER
7784 034162 010337 177772   1$:   MOV      R3,@PIRQ  ;SET PATERN IN PIRQ REGISTER
7785
7786 034166 023724 177772   CMP      @PIRQ,(R4)+  ;COMPARE PATTERN IN PIRQ WITH PATTERN IN
7787                                ;EXPECTED PATTERN TABLE.
7788                                ;GO TO ERROR IF NOT THE SAME
7789 034172 001012          BNE      2$           ;IS THIS THE LAST TIME THROUGH??
7790 034174 005737 002776   TST      @FLAG        ;YES, IF FLAG IS ZERO
7791 034200 001421          BEQ      PIR2EX      ;SHIFT PATTERN TO RIGHT FOR NEXT TEST
7792 034204 042703 000777   ROR      R3           ;STRIP OFF BITS 8-0
7793 034210 001364          BIC      @777,R3     ;IF R3 IS NOT = 0 GO DO THE NEXT PATTERN
7794 034212 005037 002776   BNE      1$          ;CLR THE FLAG TO INDICATE LAST
7795                                ;TIME THROUGH THE LOOP
7796 034216 000761          BR       1$          ;GO THROUGH LOOP ONCE MORE
7797                                ;ERROR; PATTERNS WERE NOT THE SAME
7798 034220 104001          2$:   ERROR    +1           ;CPU ERROR
7799
    
```

```

7800 034222 177356 077314 037252 PITBL1: .WORD 177356,77314,37252,17210,,146,3104,1042,0
7801 034230 C 7210 007146 003104
7802 034236 001042 000000
7803
7804 034242 UNXPIR: ;UNEXPECTED PIRQ INTERRUPT
7805 034242 104001 ERROR +1 ;CPU ERROR
7806
7807 034244 PIR2EX:
7808
7809 034244 PIR3:
7810 ; TEST PIRQ INTERRUPTS
7811 ;*****
7812 ;THIS TEST CHECKS THAT EACH PROGRAM INTERRUPT OCCURS PROPERLY
7813 034244 012703 001000 MOV #1000,R3 ;SETUP R3 AS A WORKING REGISTER
7814 034250 012737 034314 000240 MOV #PIRRTN,#PIRQVEC ;SET UP INTERRUPT ROUTINE AT PIR VECTOR
7815 034256 012737 000340 000242 MOV #340,#PIRQVEC+2 ; " " " "
7816 034264 005004 CLR R4 ;INITIALIZE R4 AS EXPECTED DATA HOLDER.
7817 034266 005724 PI1: TST (R4)+ ;INCREMENT R4 BY 2
7818 034270 050337 177772 BIS R3,#PIRQ ;SET PIRQ TO INTERRUPT
7819 034274 000230 SPL 0 ;ENABLE INTERRUPT TO OCCUR
7820 ;ERROR! INTERRUPT DID NOT OCCUR
7821 034276 104001 ERROR +1 ;CPU ERROR
7822 ;ERROR! INTERRUPT OCCURRED IN WRONG SEQUENCE
7823 034300 104001 PI2: ERROR +1 ;CPU ERROR
7824 034302 062706 000004 PI3: ADD #4,SP ;CLEAN UP THE STACK
7825 034306 006303 ASL R3 ;SHIFT R3 TO LEFT FOR NEXT INTERRUPT
7826 034310 103366 BCC PI1 ;END IF CARRY BIT IS SET
7827 034312 000412 BR PIR3EX ;ON TO THE NEXT TEST
7828
7829 034314 013705 177772 PIRRTN: MOV #PIRQ,R5 ;MOVE THE CONTENTS OF PIRQ REG TO R5
7830 034320 005037 177772 CLR #PIRQ ;KILL PIRQ INTERRUPT.
7831 034324 042705 177761 BIC #177761,R5 ;MASK OFF ALL BITS EXCEPT 1-4.
7832 034330 020405 CMP R4,R5 ;DID THE CORRECT LEVEL INTERRUPT OCCUR?
7833 034332 001362 BNE PI2 ;IF NOT; GO TO ERROR.
7834 034334 000167 177742 JMP PI3 ;RETURN FROM SUCCESSFUL INTERRUPT.GET
7835 ;READY FOR THE NEXT ONE.
7836
7837 034340 PIR3EX:
7838
7839
7840 034340 PIR4:
7841 ; TEST PIRQ VS PSW INTERRUPT LEVEL
7842 ;*****
7843 ;THIS TEST IS TO ENSURE THAT PIRQ CANNOT INTERRUPT WHEN PSW INTERRUPT
7844 ;LEVEL IS SET TO BLOCK THEM OUT.
7845 034340 005037 177772 CLR #PIRQ ;CLEAR THE PIRQ
7846 034344 005037 177776 CLR #PSW ;CLEAR THE PSW.
7847 034350 000237 SPL 7 ;BLOCK INTERRUPTS FROM BEING SERVICED.
7848 034352 012703 001000 MOV #1000,R3 ;USE R3 AS A WORKING REGISTER.
7849 034356 012737 034410 000240 MOV #2,#PIRQVEC ;SETUP INTERRUPT VECTORS
7850 034364 012737 000340 000242 MOV #340,#PIRQVEC+2 ;
7851 034372 010337 177772 10: MOV R3,#PIRQ ;SET INTERRUPT LEVEL IN PIRQ.
7852 034376 006303 ASL R3 ;SHIFT A "1" LEFT TO INCREASE INTERRUPT
7853 ;PRIORITY LEVEL.
7854 034400 103374 BCC 10 ;IF C BIT NOT SET THEN DO IT AGAIN.
7855 034402 005037 177772 CLR #PIRQ ;ELSE CLEAR THE PIRQ
    
```

```

7856 034406 000403          BR      30          ;EXIT TEST.
7857
7858 034410 005037 177772 20:    CLR      @PIRQ          ;STOP PIRQ FROM INTERRUPTING.
7859                                ;ERROR! NO INTERRUPTS SHOULD OCCUR.
7860 034414 104001          ERROR   +1          ;CPU ERROR
7861 034416
7862
7863
7864 034416          PIR5:
7865          ;      TEST PIRQ INTERRUPTS OCCUR AT PROPER LEVEL
7866          ;*****
7867          ;THIS TEST ENSURES THAT INTERRUPTS OCCUR AT THE PROPER LEVEL
7868          ;THE PRIORITY LEVEL IS INITIALLY SET TO PRY6. THE PIRQ THEN STARTS INTERRUPTING
7869          ;AT PRI1. NO INTERRUPTS SHOULD OCCUR UNTIL THE INTERRUPTING LEVEL EXCEEDS THE
7870          ;PRIORITY LEVEL IN THE PSW. AFTER EACH LEVEL OF INTERRUPT HAS BEEN TRIED; THE
7871          ;PSW PRIORITY LEVEL IS LOWERED ONE NOTCH, AND THE CYCLE REPEATS UNTIL PSW
7872          ;PRIORITY LEVEL 0 IS REACHED. INTERRUPTS AT PSW PRIORITY LEVEL 0 HAVE BEEN DONE
7873          ;PREVIOUSLY.
7874 034416 005037 177772          CLR      @PIRQ          ;CLR THE PIRQ
7875 034422 012737 034534 000240  MOV      @101,@PIRQVEC ;SET UP INTERRUPT VECTORS
7876 034430 012737 000340 000242  MOV      @PR7,@PIRQVEC.2
7877 034436 012705 034612          MOV      @PITBL2,R5
7878 034442 012737 000006 110146  MOV      @6,@DCOUNT
7879 034450 005004          10:    CLR      R4
7880 034452 012703 001000          MOV      @1000,R3
7881 034456 012567 143314          MOV      (R5),PS
7882 034462 005724          30:    TST      (R4)
7883 034464 010337 177772          MOV      R3,@PIRQ
7884          ;*****INTERRUPTS WILL HAPPEN HERE*****
7885 034470 013701 177776          MOV      @PS,R1
7886 034474 013702 177772          MOV      @PIRQ,R2
7887 034500 042701 177437          BIC      @177437,R1
7888 034504 042702 177437          BIC      @177437,R2
7889 034510 020102          CMP      R1,R2
7890 034512 002001          BGE
7891          ;R1 SHOULD BE >= R2
7892 034514 104001          ERROR   +1          ;CPU ERROR
7893 034516 006303          40:    ASL      R3
7894          ;SHIFT A "1" LEFT UNTIL INTERRUPT LEVEL
7895          ;IS REACHED.
7896 034520 103360          BCC      30
7897 034522 005337 110146          DEC      @DCOUNT
7898 034526 001350          BNE      10
7899 034530 000167 000072          JMP      PIR5EX
7900          ;PIRQ INTERRUPT SERVICE ROUTINE
7901          ;
7902
7903 034534 013746 177772          100:   MOV      @PIRQ,-(SP)
7904 034540 005037 177772          CLR      @PIRQ
7905 034544 016601 000004          MOV      4(SP),R1
7906 034550 011602          MOV      (SP),R2
7907 034552 042702 177437          BIC      @177437,R2
7908 034556 042701 177437          BIC      @177437,R1
7909 034562 020102          CMP      R1,R2
7910 034564 100401          BMI
7911          ;R2 SHOULD BE > R1.
          ;GO CHECK SEQUENCE OF INTERRUPT.
          ;ERROR! PRIORITY OF INTERRUPT WAS NOT

```

```

7912                                     ;HIGH ENOUGH. SHOULDN'T HAVE OCCURRED.
7913 034566 104001                       ;CPU ERROR
7914 034570 012602                       ;POP OLD PIRQ OFF THE STACK.
7915 034572 042702 177761                201: MOV (SP),R2
7916 034576 020402                       ;CLEAR OFF EXTRANEIOUS BITS.
7917 034600 001401                       ;SHOULD BE EQUAL.
7918                                     ;IF THEY ARE EQUAL, CLEAN UP STACK AND
7919                                     ;GET READY FOR THE NEXT INTERRUPT
7920                                     ;ELSE
7921 034602 104001                       ;ERROR! INTERRUPT OCCURRED OUT OF SEQUENCE.
7922 034604 012716 034516                211: MOV #41,(SP) ;CPU ERROR
7923 034610 000002                       ;PUT RETURN ADDRESS ON THE STACK.
7924                                     ;RETURN FROM INTERRUPT. RESTORE PSW.
7925 034612 000300                       PITBL2: .WORD 300 ;PRIORITY LEVEL 6
7926 034614 000240                       .WORD 240 ;PRIORITY LEVEL 5
7927 034616 000200                       .WORD 200 ;PRIORITY LEVEL 4
7928 034620 000140                       .WORD 140 ;PRIORITY LEVEL 3
7929 034622 000100                       .WORD 100 ;PRIORITY LEVEL 2
7930 034624 000040                       .WORD 40 ;PRIORITY LEVEL 1
7931
7932 034626                               PIR5EX:
7933
7934
7935 034626                               PIR6:
7936 ; TEST THAT PIRQS ARE SERVICED IN CORRECT ORDER
7937 ;*****
7938 ;THIS TEST CHECKS THAT ALL PIRQ INTERRUPTS ARE SERVICED
7939 ;IN THE CORRECT DECENDING ORDER. I.E. IRQ6 IS NOT SERVICED
7940 ;BEFORE IRQ7 ETC. THE PIRQ IS LOADED WITH ALL INTERRUPTS SIMULTANEOUSLY
7941 ;TURNED ON. THE PSW PRIORITY LEVEL IS THEN LOWERED TO 0. EACH INTERRUPT
7942 ;SHOULD BE SERVICED IN DECENDING ORDER. EACH TIME AN INTERRUPT OCCURS, THE PSW
7943 ;IS LOADED WITH PRIORITY LEVEL 7 WHICH STOPS THE PIRQ FROM FURTHER INTERRUPTS.
7944 ;AFTER A CORRECT INTERRUPT, AN RTI IS EXECUTED, AND THE PSW PRIORITY LEVEL
7945 ;RETURNS TO ZERO ALLOWING THE NEXT LOWER INTERRUPT TO OCCUR.
7946 034626 005037 177772                 CLR #PIRQ ;CLEAR OUT THE PIRQ
7947 034632 000237                       SPL 7 ;NO INTERRUPTS WILL BE SERVICED.
7948 034634 012737 034674 000240         MOV #101,#PIRQVEC ;SET UP VECTORS
7949 034642 012737 000340 000242         MOV #PR7,#PIRQVEC*2
7950 034650 012703 177000                 MOV #177000,R3 ;SETUP DESIRED PATTERN IN R3
7951 034654 010337 177772                 MOV R3,#PIRQ ;MOVE PATTERN IN R3 TO PIRQ.
7952 034660 012704 000016                 MOV #16,R4 ;PRELOAD R4 AS A DECREMENTING COUNTER.
7953 034664 000230                       SPL 0 ;LET THE PIRQ INTERRUPT
7954 ;*****INTERRUPTS OCCUR HERE!!!*****
7955 034666 005704                       TST R4 ;IS R4 ZERO? IT SHOULD BE. THIS
7956                                     ;INSTRUCTION SHOULDN'T BE EXECUTED
7957                                     ;UNTIL ALL INTERRUPTS HAVE OCCURRED.
7958 034670 001417                       BEQ PIR6EX ;GO TO NEXT TEST.
7959                                     ;ERROR! ALL INTERRUPTS DID NOT OCCUR.
7960 034672 104001                       ;CPU ERROR
7961 034674 013702 177772                101: MOV #PIRQ,R2 ;SAVE THE PIRQ IN R2
7962 034700 042702 177761                BIC #177761,R2 ;STRIP OFF EXTRANEIOUS BITS.
7963 034704 020402                       ;SHOULD BE EQUAL.
7964 034706 001401                       ;SETUP FOR NEXT INTERRUPT.
7965                                     ;ERROR! INTERRUPT WAS SERVICED OUT OF ORDER
7966 034710 104001                       ;CPU ERROR
7967 034712 005744                151: TST -(R4) ;DECREMENT R4 BY 2

```

```

7968 034714 006003          ROR      R3          ;CHANGE PATTERN IN R3, LOWER INTERRUPT PRIORITY
7969 034716 042703 000777  BIC      #777,R3     ;STRIP OFF UNNEEDED BITS
7970 034722 010337 177772  MOV      R3,#PIRQ    ;LOWER INTERRUPT PRIORITY LEVEL.
7971 034726 000002          RTI                    ;
7972
7973 034730 016737 146026 000240 PIR6EX: MOV     SLOC00,#PIRQVEC ;RESTORE VECTORS
7974 034736 016737 146022 000242  MOV     SLOC01,#PIRQVEC.2 ;
7975
7976
7977
7978
7979
7980
7981
7982
7983 034744
7984
7985 034744 005067 143016          CLR     CPEREG        ;CLEAR CPU ERROR REGISTER
7986 034750 005037 1775 2        CLR     #0177572     ;TURN MMU OFF
7987 034754 005037 002776          CLR     #0FLAG      ;CLEAR MMU TRAP FLAG
7988 034760 013746 000004          MOV     #04,-(SP)    ;SAVE OLD VECTOR
7989 034764 012737 132512 000004  MOV     #ADDTRP,#04  ;SETUP NEW VECTOR
7990 034772 005005          CLR     R5          ;CLEAR FLAG
7991 034774 013701 177572          MOV     #0177572,R1 ; TEST MMR0
7992 035000 013701 177574          MOV     #0177574,R1 ; TEST MMR1
7993 035004 013701 177576          MOV     #0177576,R1 ; TEST MMR2
7994 035010 013701 172516          MOV     #0172516,R1 ; TEST MMR3
7995 035014 012637 000004          MOV     (SP),#04     ;RESTORE VECTOR
7996 035020 020527 000000          CMP     R5,#0        ;DID WE TRAP
7997 035024 001401          BEQ     1#          ;NO, THEN BRANCH
7998 035026 104002          ERROR  #2          ;MMU ERROR
7999
8000 035030
8001 035030
8002
8003 035030 005067 142732          CLR     CPEREG        ;CLEAR CPU ERROR REGISTER
8004 035034 005037 177572          CLR     #0177572     ;MMU OFF
8005 035040 005037 002776          CLR     #0FLAG      ;CLEAR MMU TRAP FLAG
8006 035044 013746 000244          MOV     #0244,-(SP)  ;SAVE FP VECTOR
8007 035050 013746 000246          MOV     #0246,-(SP)  ;
8008 035054 013746 000004          MOV     #04,-(SP)    ;SAVE TIME OUT VECTOR
8009 035060 012737 000246 000244  MOV     #246,#0244   ;SETUP NEW FP VECTOR
8010 035066 012737 000002 000246  MOV     #2,#0246     ;
8011 035074 012737 132512 000004  MOV     #ADDTRP,#04  ;SETUP NEW TIME OUT VECTOR
8012 035102 005005          CLR     R5          ;CLEAR TIMEOUT FLAG
8013 035104 012700 172200          MOV     #172200,R0   ;LOAD ALL PARS AND PDRS WITH ZERO
8014 035110 005020 172400          CLR     (R0),#0      ;
8015 035112 020027 172400          CMP     R0,#172400   ;
8016 035116 001374          BNE     1#          ;
8017 035120 012700 177600          MOV     #177600,R0   ;
8018 035124 005020          CLR     (R0),#0      ;
8019 035126 020027 177700          CMP     R0,#177700   ;
8020 035132 001374          BNE     2#          ;
8021 035134 170127 000200          LDFPS  #200         ;
8022 035140 012700 003012          MOV     #FLOAT,R0   ;LOAD ACO-AC5 WITH 0
8023 035144 005020          CLR     (R0),#0      ;
  
```

.SBTTL MEMORY MANAGEMENT TESTS

 ;
 BEGIN MMU TESTING
 ;

TSMMU1:

STATUS REGISTER TEST

```

;
; CLR     CPEREG        ;CLEAR CPU ERROR REGISTER
; CLR     #0177572     ;TURN MMU OFF
; CLR     #0FLAG      ;CLEAR MMU TRAP FLAG
; MOV     #04,-(SP)    ;SAVE OLD VECTOR
; MOV     #ADDTRP,#04  ;SETUP NEW VECTOR
; CLR     R5          ;CLEAR FLAG
; MOV     #0177572,R1 ; TEST MMR0
; MOV     #0177574,R1 ; TEST MMR1
; MOV     #0177576,R1 ; TEST MMR2
; MOV     #0172516,R1 ; TEST MMR3
; MOV     (SP),#04     ;RESTORE VECTOR
; CMP     R5,#0        ;DID WE TRAP
; BEQ     1#          ;NO, THEN BRANCH
; ERROR  #2          ;MMU ERROR
; YES, GO TO ERROR
  
```

1#:

TSMMU2:

ADDRESS TEST OF PARS,PDRS, AND FP REGS

```

;
; CLR     CPEREG        ;CLEAR CPU ERROR REGISTER
; CLR     #0177572     ;MMU OFF
; CLR     #0FLAG      ;CLEAR MMU TRAP FLAG
; MOV     #0244,-(SP)  ;SAVE FP VECTOR
; MOV     #0246,-(SP)  ;
; MOV     #04,-(SP)    ;SAVE TIME OUT VECTOR
; MOV     #246,#0244   ;SETUP NEW FP VECTOR
; MOV     #2,#0246     ;
; MOV     #ADDTRP,#04  ;SETUP NEW TIME OUT VECTOR
; CLR     R5          ;CLEAR TIMEOUT FLAG
; MOV     #172200,R0   ;LOAD ALL PARS AND PDRS WITH ZERO
; CLR     (R0),#0      ;
; CMP     R0,#172400   ;
; BNE     1#          ;
; MOV     #177600,R0   ;
; CLR     (R0),#0      ;
; CMP     R0,#177700   ;
; BNE     2#          ;
; LDFPS  #200         ;
; MOV     #FLOAT,R0   ;LOAD ACO-AC5 WITH 0
; CLR     (R0),#0      ;
  
```

8024	035146	005020		CLR	(R0),	:
8025	035150	005020		CLR	(R0),	:
8026	035152	005020		CLR	(R0),	:
8027	035154	012700	003012	MOV	#FLOAT,R0	:
8028	035160	172410		LDD	(R0),AC0	:
8029	035162	172510		LDD	(R0),AC1	:
8030	035164	172610		LDD	(R0),AC2	:
8031	035166	172710		LDD	(R0),AC3	:
8032	035170	174004		STD	AC0,AC4	:
8033	035172	174005		STD	AC0,AC5	:
8034	035174	174500		34: DIVD	AC0,AC1	:LOAD FEC WITH 4 AND FEA WITH #38
8035	035176	170337	003022	STST	#FLO	:CHECK FEC FOR 4 AND FEA FOR #38
8036	035202	012704	003022	MOV	#FLO,R4	:
8037	035206	022427	000004	CMP	(R4),#4	:
8038	035212	001401		BEQ	218	:
8039	035214	104002		ERROR	+2	:MMU ERROR
8040						:
8041	035216	021427	035174	218: CMP	(R4),#38	:
8042	035222	001401		BEQ	228	:
8043	035224	104002		ERROR	+2	:MMU ERROR
8044						:
8045	035226	012704	172200	228: MOV	#172200,R4	:CHECK EACH PAR, PDR FOR 0 THEN
8046	035232	012701	000001	MOV	#1,R1	:WRITE A UNIQUE NUMBER TO IT
8047	035236	010102		48: MOV	R1,R2	:
8048	035240	072227	000010	ASH	#10,R2	:
8049	035244	021427	000000	CMP	(R4),#0	:
8050	035250	001401		BEQ	58	:
8051	035252	104002		ERROR	+2	:MMU ERROR
8052						:
8053	035254	010224		58: MOV	R2,(R4),	:
8054	035256	005201		INC	R1	:
8055	035260	020427	172400	CMP	R4,#172400	:
8056	035264	001364		BNE	48	:
8057	035266	012704	177600	MOV	#177600,R4	:
8058	035272	010102		68: MOV	R1,R2	:
8059	035274	072227	000010	ASH	#10,R2	:
8060	035300	021427	000000	CMP	(R4),#0	:
8061	035304	001401		BEQ	78	:
8062	035306	104002		ERROR	+2	:MMU ERROR
8063						:
8064	035310	010224		78: MOV	R2,(R4),	:
8065	035312	005201		INC	R1	:
8066	035314	020427	177700	CMP	R4,#177700	:
8067	035320	001364		BNE	68	:
8068	035322	012704	003022	MOV	#FLO,R4	:CHECK ACS FOR ALL ZEROES THEN LOAD A 6
8069	035326	012703	003012	MOV	#FLOAT,R3	:
8070	035332	174014		STD	AC0,(R4)	:
8071	035334	172405		LDD	AC5,AC0	:
8072	035336	174013		STD	AC0,(R3)	:
8073	035340	012702	000004	MOV	#4,R2	:
8074	035344	022327	000000	88: CMP	(R3),#0	:
8075	035350	001401		BEQ	98	:
8076	035352	104002		ERROR	+2	:MMU ERROR
8077						:
8078	035354	005302		98: DEC	R2	:
8079	035356	001372		BNE	88	:

8080	035360	012703	003012		MOV	#FLOAT,R3			
8081	035364	012713	000006		MOV	#6,(R3)			
8082	035370	172413			LDD	(R3),AC0			
8083	035372	174005			STD	AC0,AC5			
8084	035374	172404			LDD	AC4,AC0			CHECK AC4 FOR ALL ZEROES THEN LOAD A 5
8085	035376	174013			STD	AC0,(R3)			
8086	035400	012702	000004		MOV	#4,R2			
8087	035404	022327	000000	10:	CMP	(R3)+, #0			
8088	035410	001401			BEQ	11:			
8089	035412	104002			ERROR	+2			;MMU ERROR
8090									
8091	035414	005302		11:	DEC	R2			
8092	035416	001372			BNE	10:			
8093	035420	012703	003012		MOV	#FLOAT,R3			
8094	035424	012713	000005		MOV	#5,(R3)			
8095	035430	172413			LDD	(R3),AC0			
8096	035432	174004			STD	AC0,AC4			
8097	035434	012702	000004		MOV	#4,R2			CHECK AC0 FOR ALL ZEROES THEN LOAD A 1
8098	035440	022427	000000	12:	CMP	(R4)+, #0			
8099	035444	001401			BEQ	13:			
8100	035446	104002			ERROR	+2			;MMU ERROR
8101									
8102	035450	005302		13:	DEC	R2			
8103	035452	001372			BNE	12:			
8104	035454	012713	000001		MOV	#1,(R3)			
8105	035460	172413			LDD	(R3),AC0			
8106	035462	012704	003022		MOV	#FLO,P4			CHECK AC1 FOR ALL ZEROES THEN LOAD A 2
8107	035466	012702	000004		MOV	#4,R2			
8108	035472	174114			STD	AC1,(R4)			
8109	035474	022427	000000	14:	CMP	(R4)+, #0			
8110	035500	001401			BEQ	15:			
8111	035502	104002			ERROR	+2			;MMU ERROR
8112									
8113	035504	005302		15:	DEC	R2			
8114	035506	001372			BNE	14:			
8115	035510	012713	000002		MOV	#2,(R3)			
8116	035514	172513			LDD	(R3),AC1			
8117	035516	012704	003022		MOV	#FLO,R4			CHECK AC2 FOR ALL ZEROES THEN LOAD A 3
8118	035522	012702	000004		MOV	#4,R2			
8119	035526	174214			STD	AC2,(R4)			
8120	035530	022427	000000	16:	CMP	(R4)+, #0			
8121	035534	001401			BEQ	17:			
8122	035536	104002			ERROR	+2			;MMU ERROR
8123									
8124	035540	005302		17:	DEC	R2			
8125	035542	001372			BNE	16:			
8126	035544	012713	000003		MOV	#3,(R3)			
8127	035550	172613			LDD	(R3),AC2			
8128	035552	012704	003022		MOV	#FLO,R4			CHECK AC3 FOR ALL ZEROES THEN LOAD A 4
8129	035556	012702	000004		MOV	#4,R2			
8130	035562	174314			STD	AC3,(R4)			
8131	035564	022427	000000	18:	CMP	(R4)+, #0			
8132	035570	001401			BEQ	19:			
8133	035572	104002			ERROR	+2			;MMU ERROR
8134									
8135	035574	005302		19:	DEC	R2			

```

8136 035576 001372          BNE      18#          ;
8137 035600 012713 000004    MOV      #4,(R3)      ;
8138 035604 172713          LOD      (R3),AC3     ;
8139 035606 012704 003022    MOV      #FLO,R4     ;CHECK FPS FOR 100204 THEN LOAD IT WITH 200
8140 035612 170214          STFPS   (R4)         ;
8141 035614 022714 100204    CMP      #100204,(R4) ;
8142 035620 001401          BEQ     20#          ;
8143 035622 104002          ERROR   +2          ;MMU ERROR
8144
8145 035624 170127 000200    20#:    LDFPS   #200       ;
8146 035630 012704 172200    MOV      #172200,R4   ;CHECK PDR, PAR FOR UNIQUE NUMBERS
8147 035634 012701 000001    MOV      #1,R1        ;
8148 035640 010102          23#:    MOV      R1,R2        ;
8149 035642 072227 000010    ASH     #10,R2        ;
8150 035646 022402          CMP     (R4)+,R2     ;
8151 035650 001401          BEQ     24#          ;
8152 035652 104002          ERROR   +2          ;MMU ERROR
8153
8154 035654 005201          24#:    INC     R1            ;
8155 035656 020427 172400    CMP     R4,#172400    ;
8156 035662 001366          BNE     23#          ;
8157 035664 012704 177600    MOV     #177600,R4    ;
8158 035670 010102          25#:    MOV     R1,R2        ;
8159 035672 072227 000010    ASH     #10,R2        ;
8160 035676 022402          CMP     (R4)+,R2     ;
8161 035700 001401          BEQ     26#          ;
8162 035702 104002          ERROR   +2          ;MMU ERROR
8163
8164 035704 005201          26#:    INC     R1            ;
8165 035706 020427 177700    CMP     R4,#177700    ;
8166 035712 001366          BNE     25#          ;
8167 035714 012701 003012    MOV     #FLOAT,R1     ;CHECK AC5 FOR #6
8168 035720 012704 003022    MOV     #FLO,R4       ;
8169 035724 174014          STD     AC0,(R4)     ;
8170 035726 172405          LOD     AC5,AC0      ;
8171 035730 174011          STD     AC0,(R1)     ;
8172 035732 022127 000006    CMP     (R1)+,#6     ;
8173 035736 001401          BEQ     27#          ;
8174 035740 104002          ERROR   +2          ;MMU ERROR
8175
8176 035742 012703 000003    27#:    MOV     #3,R3        ;
8177 035746 022127 000000    28#:    CMP     (R1)+,#0     ;
8178 035752 001401          BEQ     29#          ;
8179 035754 104002          ERROR   +2          ;MMU ERROR
8180
8181 035756 005303          29#:    DEC     R3           ;
8182 035760 001372          BNE     28#          ;
8183 035762 012701 003012    MOV     #FLOAT,R1     ;CHECK AC4 FOR #5
8184 035766 172404          LOD     AC4,AC0      ;
8185 035770 174011          STD     AC0,(R )     ;
8186 035772 022127 000005    CMP     (R1)+,#5     ;
8187 035776 001401          BEQ     30#          ;
8188 036000 104002          ERROR   +2          ;MMU ERROR
8189
8190 036002 012703 000003    30#:    MOV     #3,R3        ;
8191 036006 022127 000000    31#:    CMP     (R1)+,#0     ;

```


8192	036012	001401		BEQ	32:				
8193	036014	104002		ERROR		+2		;MMU ERROR	
8194									
8195	036016	005303		32:	DEC	R3			
8196	036020	001372			BNE	31:			
8197	036022	022427	000001		CMP	(R4)+, #1		;CHECK AC0 FOR #1	
8198	036026	001401			BEQ	33:			
8199	036030	104002			ERROR	+2		;MMU ERROR	
8200									
8201	036032	012703	000003		33:	MOV	#3, R3		
8202	036036	022427	000000		34:	CMP	(R4)+, #0		
8203	036042	001401				BEQ	35:		
8204	036044	104002				ERROR	+2	;MMU ERROR	
8205									
8206	036046	005303			35:	DEC	R3		
8207	036050	001372				BNE	34:		
8208	036052	012701	003012			MOV	#FLOAT, R1	;CHECK AC1 FOR #2	
8209	036056	174111				STD	AC1, (R1)		
8210	036060	022127	000002			CMP	(R1)+, #2		
8211	036064	001401				BEQ	36:		
8212	036066	104002				ERROR	+2	;MMU ERROR	
8213									
8214	036070	012703	000003		36:	MOV	#3, R3		
8215	036074	022127	000000		37:	CMP	(R1)+, #0		
8216	036100	001401				BEQ	38:		
8217	036102	104002				ERROR	+2	;MMU ERROR	
8218									
8219	036104	005303			38:	DEC	R3		
8220	036106	001372				BNE	37:		
8221	036110	012701	003012			MOV	#FLOAT, R1	;CHECK AC2 FOR #3	
8222	036114	174211				STD	AC2, (R1)		
8223	036116	022127	000003			CMP	(R1)+, #3		
8224	036122	001401				BEQ	39:		
8225	036124	104002				ERROR	+2	;MMU ERROR	
8226									
8227	036126	012703	000003		39:	MOV	#3, R3		
8228	036132	022127	000000		40:	CMP	(R1)+, #0		
8229	036136	001401				BEQ	41:		
8230	036140	104002				ERROR	+2	;MMU ERROR	
8231									
8232	036142	005303			41:	DEC	R3		
8233	036144	001372				BNE	40:		
8234	036146	012701	003012			MOV	#FLOAT, R1	;CHECK AC3 FOR #4	
8235	036152	174311				STD	AC3, (R1)		
8236	036154	022127	000004			CMP	(R1)+, #4		
8237	036160	001401				BEQ	42:		
8238	036162	104002				ERROR	+2	;MMU ERROR	
8239									
8240	036164	012703	000003		42:	MOV	#3, R3		
8241	036170	022127	000000		43:	CMP	(R1)+, #0		
8242	036174	001401				BEQ	44:		
8243	036176	104002				ERROR	+2	;MMU ERROR	
8244									
8245	036200	005303			44:	DEC	R3		
8246	036202	001372				BNE	43:		
8247	036204	020527	000000			CMP	R5, #0	;IS TIME OUT FLAG 0	

```

8248 036210 001401      BEQ      45#      ;YES GO ON
8249 036212 104002      ERROR     +2      ;MMU ERROR
8250                               ;NO GO TO ERROR
8251 036214 012637 000004 45# : MOV      (SP)+,0#4      ;RESTORE TIME OUT VECTOR
8252 036220 012637 000246      MOV      (SP)+,0#246    ;RESTORE FP VECTOR
8253 036224 012637 000244      MOV      (SP)+,0#244    ;
8254
8255 036230      TSMU3:
8256      ; WRITE ALL PARS/PDRS WITH ONES THEN ZEROS
8257 036230 005037 177572      CLR      0#177572      ;MMU OFF
8258 036234 005037 002776      CLR      0#FLAG      ;CLEAR MMU ABORT FLAG
8259 036240 012703 172200      MOV      0#172200, 3   ;LOAD ALL PARS AND PDRS WITH ONES
8260 036244 012723 177777      1# : MOV      0#177777,(R3)+
8261 036250 020327 172400      CMP      R3,0#172400
8262 036254 001373      BNE      1#
8263 036256 012703 177600      MOV      0#177600,R3
8264 036262 012723 177777      2# : MOV      0#177777,(R3)+
8265 036266 020327 177700      CMP      R3,0#177700
8266 036272 001373      BNE      2#
8267 036274 012703 172200      MOV      0#172200,R3   ;CHECK SPDRS FOR ONES
8268 036300 022327 177416      3# : CMP      (R3)+,0#177416
8269 036304 001401      BEQ      4#
8270 036306 104002      ERROR     +2      ;MMU ERROR
8271
8272 036310 020327 172240      4# : CMP      R3,0#172240
8273 036314 001371      BNE      5#
8274 036316 022327 177777      5# : CMP      (R3)+,0#177777   ;CHECK SPARS FOR ONES
8275 036322 001401      BEQ      6#
8276 036324 104002      ERROR     +2      ;MMU ERROR
8277
8278 036326 020327 172300      6# : CMP      R3,0#172300
8279 036332 001371      BNE      7#
8280 036334 022327 177416      7# : CMP      (R3)+,0#177416   ;CHECK KPDRS FOR ONES
8281 036340 001401      BEQ      8#
8282 036342 104002      ERROR     +2      ;MMU ERROR
8283
8284 036344 020327 172340      8# : CMP      R3,0#172340
8285 036350 001371      BNE      9#
8286 036352 022327 177777      9# : CMP      (R3)+,0#177777   ;CHECK KPARS FOR ONES
8287 036356 001401      BEQ     10#
8288 036360 104002      ERROR     +2      ;MMU ERROR
8289
8290 036362 020327 172400     10# : CMP      R3,0#172400
8291 036366 001371      BNE     11#
8292 036370 012703 177600      MOV      0#177600,R3   ;CHECK UPDRS FOR ONES
8293 036374 022327 177416     11# : CMP      (R3)+,0#177416
8294 036400 001401      BEQ     12#
8295 036402 104002      ERROR     +2      ;MMU ERROR
8296
8297 036404 020327 177640     12# : CMP      R3,0#177640
8298 036410 001371      BNE     13#
8299 036412 022327 177777     13# : CMP      (R3)+,0#177777   ;CHECK UPARS FOR ONES
8300 036416 001401      BEQ     14#
8301 036420 104002      ERROR     +2      ;MMU ERROR
8302
8303 036422 020327 177700     14# : CMP      R3,0#177700

```


8360	036700	022327	052404	7#:	CMP	(R3)+, #52404	:
8361	036704	001401			BEQ	8#	:
8362	036706	104002			ERROR	+2	;MMU ERROR
8363							:
8364	036710	022327	125012	8#:	CMP	(R3)+, #125012	:
8365	036714	001401			BEQ	9#	:
8366	036716	104002			ERROR	+2	;MMU ERROR
8367							:
8368	036720	020327	172240	9#:	CMP	R3, #172240	:
8369	036724	001365			BNE	7#	:
8370	036726	022327	125252	10#:	CMP	(R3)+, #125252	;CHECK SPARS
8371	036732	001401			BEQ	11#	:
8372	036734	104002			ERROR	+2	;MMU ERROR
8373							:
8374	036736	022327	052525	11#:	CMP	(R3)+, #52525	:
8375	036742	001401			BEQ	12#	:
8376	036744	104002			ERROR	+2	;MMU ERROR
8377							:
8378	036746	020327	172300	12#:	CMP	R3, #172300	:
8379	036752	001365			BNE	10#	:
8380	036754	022327	052404	13#:	CMP	(R3)+, #52404	;CHECK KPDRS
8381	036760	001401			BEQ	14#	:
8382	036762	104002			ERROR	+2	;MMU ERROR
8383							:
8384	036764	022327	125012	14#:	CMP	(R3)+, #125012	:
8385	036770	001401			BEQ	15#	:
8386	036772	104002			ERROR	+2	;MMU ERROR
8387							:
8388	036774	020327	172340	15#:	CMP	R3, #172340	:
8389	037000	001365			BNE	13#	:
8390	037002	022327	125252	16#:	CMP	(R3)+, #125252	;CHECK KPARS
8391	037006	001401			BEQ	17#	:
8392	037010	104002			ERROR	+2	;MMU ERROR
8393							:
8394	037012	022327	052525	17#:	CMP	(R3)+, #52525	:
8395	037016	001401			BEQ	18#	:
8396	037020	104002			ERROR	+2	;MMU ERROR
8397							:
8398	037022	020327	172400	18#:	CMP	R3, #172400	:
8399	037026	001365			BNE	16#	:
8400	037030	012703	177600		MOV	#177600, R3	;CHECK UPDRS
8401	037034	022327	052404	19#:	CMP	(R3)+, #52404	:
8402	037040	001401			BEQ	20#	:
8403	037042	104002			ERROR	+2	;MMU ERROR
8404							:
8405	037044	022327	125012	20#:	CMP	(R3)+, #125012	:
8406	037050	001401			BEQ	21#	:
8407	037052	104002			ERROR	+2	;MMU ERROR
8408							:
8409	037054	020327	177640	21#:	CMP	R3, #177640	:
8410	037060	001365			BNE	19#	:
8411	037062	022327	125252	22#:	CMP	(R3)+, #125252	;CHECK UPARS
8412	037066	001401			BEQ	23#	:
8413	037070	104002			ERROR	+2	;MMU ERROR
8414							:
8415	037072	022327	052525	23#:	CMP	(R3)+, #52525	:

```

8416 037076 001401          BEQ      24#
8417 037100 104002          ERROR    +2      ;MMU ERROR
8418
8419 037102 020327 177700 24#:  CMP      R3,#177700
8420 037106 001365          BNE      22#
8421
8422          ;REVERSE ALTERNATING PATTERN
8423
8424 037110 012700 172200          MOV      #172200,R0      ;LOAD SPDRS WITH REVERSE PATTERN
8425 037114 012720 125012 25#:  MOV      #125012,(R0)+
8426 037120 012720 052404          MOV      #52404,(R0)+
8427 037124 020027 172240          CMP      R0,#172240
8428 037130 001371          BNE      25#
8429 037132 012720 052525 26#:  MOV      #52525,(R0)+
8430 037136 012720 125252          MOV      #125252,(R0)+
8431 037142 020027 172300          CMP      R0,#172300
8432 037146 001371          BNE      26#
8433 037150 012720 125012 27#:  MOV      #125012,(R0)+
8434 037154 012720 052404          MOV      #52404,(R0)+
8435 037160 020027 172340          CMP      R0,#172340
8436 037164 001371          BNE      27#
8437 037166 012720 052525 28#:  MOV      #52525,(R0)+
8438 037172 012720 125252          MOV      #125252,(R0)+
8439 037176 020027 172400          CMP      R0,#172400
8440 037202 001371          BNE      28#
8441 037204 012700 177600          MOV      #177600,R0      ;LOAD UPDRS WITH REVERSE PATTERN
8442 037210 012720 125012 29#:  MOV      #125012,(R0)+
8443 037214 012720 052404          MOV      #52404,(R0)+
8444 037220 020027 177640          CMP      R0,#177640
8445 037224 001371          BNE      29#
8446 037226 012720 052525 30#:  MOV      #52525,(R0)+
8447 037232 012720 125252          MOV      #125252,(R0)+
8448 037236 020027 177700          CMP      R0,#177700
8449 037242 001371          BNE      30#
8450
8451 037244 012703 172200          MOV      #172200,R3      ;CHECK SPDRS
8452 037250 022327 125012 31#:  CMP      (R3)+,#125012
8453 037254 001401          BEQ      32#
8454 037256 104002          ERROR    +2      ;MMU ERROR
8455
8456 037260 022327 052404 32#:  CMP      (R3)+,#52404
8457 037264 001401          BEQ      33#
8458 037266 104002          ERROR    +2      ;MMU ERROR
8459
8460 037270 020327 172240 33#:  CMP      R3,#172240
8461 037274 001365          BNE      31#
8462 037276 022327 052525 34#:  CMP      (R3)+,#52525
8463 037302 001401          BEQ      35#
8464 037304 104002          ERROR    +2      ;MMU ERROR
8465
8466 037306 022327 125252 35#:  CMP      (R3)+,#125252
8467 037312 001401          BEQ      36#
8468 037314 104002          ERROR    +2      ;MMU ERROR
8469
8470 037316 020327 172300 36#:  CMP      R3,#172300
8471 037322 001365          BNE      34#

```

```

8472 037324 022327 125012      37:  CMP      (R3)+,#125012      ;CHECK KPDRS
8473 037330 001401                BEQ      38:                    ;
8474 037332 104002                ERROR   +2                    ;MMU ERROR
8475                                ;
8476 037334 022327 052404      38:  CMP      (R3)+,#52404        ;
8477 037340 001401                BEQ      39:                    ;
8478 037342 104002                ERROR   +2                    ;MMU ERROR
8479                                ;
8480 037344 020327 172340      39:  CMP      R3,#172340          ;
8481 037350 001365                BNE     37:                    ;
8482 037352 022327 052525      40:  CMP      (R3)+,#52525        ;CHECK KPARS
8483 037356 001401                BEQ      41:                    ;
8484 037360 104002                ERROR   +2                    ;MMU ERROR
8485                                ;
8486 037362 022327 125252      41:  CMP      (R3)+,#125252       ;
8487 037366 001401                BEQ      42:                    ;
8488 037370 104002                ERROR   +2                    ;MMU ERROR
8489                                ;
8490 037372 020327 172400      42:  CMP      R3,#172400          ;
8491 037376 001365                BNE     40:                    ;
8492 037400 012703 177600      MOV     #177600,R3            ;CHECK UPDRS
8493 037404 022327 125012      43:  CMP      (R3)+,#125012       ;
8494 037410 001401                BEQ      44:                    ;
8495 037412 104002                ERROR   +2                    ;MMU ERROR
8496                                ;
8497 037414 022327 052404      44:  CMP      (R3)+,#52404        ;
8498 037420 001401                BEQ      45:                    ;
8499 037422 104002                ERROR   +2                    ;MMU ERROR
8500                                ;
8501 037424 020327 177640      45:  CMP      R3,#177640          ;
8502 037430 001365                BNE     43:                    ;
8503 037432 022327 052525      46:  CMP      (R3)+,#52525        ;CHECK UPARS
8504 037436 001401                BEQ      47:                    ;
8505 037440 104002                ERROR   +2                    ;MMU ERROR
8506                                ;
8507 037442 022327 125252      47:  CMP      (R3)+,#125252       ;
8508 037446 001401                BEQ      48:                    ;
8509 037450 104002                ERROR   +2                    ;MMU ERROR
8510                                ;
8511 037452 020327 177700      48:  CMP      R3,#177700          ;
8512 037456 001365                BNE     46:                    ;
8513                                ;
8514 037460                                TSMU5:
8515                                ;
8516 037460 012737 160000 177572  ; TEST MMRO ABORT BITS
8517 037466 005067 143304      MOV     #160000,#177572      ;LOAD MMRO<15:13>=111
8518 037472 013700 177572      CLR     FLAG                  ;CLEAR MMU ABORT FLAG
8519 037476 042700 000176      MOV     @SRO,R0              ;SAVE SRO IN R0
8520 037502 020027 160000      BIC     #176,R0              ;CLEAR UNDEFINED BITS FROM SRO
8521 037506 001401                CMP     R0,#160000          ;CHECK MMRO
8522 037510 104002                BEQ     1:                    ;
8523                                ERROR   +2                    ;MMU ERROR
8524                                ;
8524 037512 005037 177572      1:   CLR     @177572              ;LOAD MMRO=0
8525 037516 013700 177572      MOV     @SRO,R0              ;SAVE SRO IN R0
8526 037522 042700 000176      BIC     #176,R0              ;CLEAR UNDEFINED BITS FROM SRO
8527 037526 020027 000000      CMP     R0,#0                ;CHECK MMRO

```

```

8528 037532 001401      BEQ      2#      ;
8529 037534 104002      ERROR    +2      ;MMU ERROR
8530
8531 037536 012737 120000 177572 2#:  MOV      #120000,#177572 ;LOAD MMR0<15:13>=101
8532 037544 013700 177572      MOV      #SRO,R0      ;SAVE SRO IN R0
8533 037550 042700 000176      BIC      #176,R0      ;CLEAR UNDEFINED BITS FROM SRO.
8534 037554 020027 120000      CMP      R0,#120000    ;CHECK MMR0
8535 037560 001401      BEQ      3#      ;
8536 037562 104002      ERROR    +2      ;MMU ERROR
8537
8538 037564 012737 040000 177572 3#:  MOV      #40000,#177572 ;LOAD MMR0<15:13>=010
8539 037572 013700 177572      MOV      #SRO,R0      ;SAVE SRO IN R0
8540 037576 042700 000176      BIC      #176,R0      ;CLEAR UNDEFINED BITS FROM SRO.
8541 037602 020027 040000      CMP      R0,#40000    ;CHECK MMR0
8542 037606 001401      BEQ      4#      ;
8543 037610 104002      ERROR    +2      ;MMU ERROR
8544 037612
8545 037612      4#:
8546      TSMMU6:
8547 037612 005037 177572      ; TEST MMR3 BITS 5-0
8548 037616 005067 143154      CLR      #177572      ;MMU OFF
8549 037622 012737 000077 172516  CLR      FLAG        ;CLEAR MMU ABORT FLAG
8550 037630 023727 172516 000077  MOV      #77,#172516 ;LOAD MMR3<5:0>=77
8551 037636 001401      CMP      #172516,#77 ;CHECK MMR3
8552 037640 104002      BEQ      1#      ;
8553 037642 005037 172516      ERROR    +2      ;MMU ERROR
8554 037646 023727 172516 000000 1#:  CLR      #172516      ;LOAD MMR3<5:0>=0
8555 037654 001401      CMP      #172516,#0  ;CHECK MMR3
8556 037656 104002      BEQ      2#      ;
8557 037660 012737 000052 172516 2#:  ERROR    +2      ;MMU ERROR
8558 037666 023727 172516 000052  MOV      #52,#172516 ;LOAD MMR3<5:0>=52
8559 037674 001401      CMP      #172516,#52 ;CHECK MMR3
8560 037676 104002      BEQ      3#      ;
8561 037700 012737 000025 172516 3#:  ERROR    +2      ;MMU ERROR
8562 037706 023727 172516 000025  MOV      #25,#172516 ;LOAD MMR3<5:0>=25
8563 037714 001401      CMP      #172516,#25 ;CHECK MMR3
8564 037716 104002      BEQ      4#      ;
8565 037720      ERROR    +2      ;MMU ERROR
8566 037720      4#:
8567      TSMMA6:
8568 037720 005037 177572      ; TEST MFPI (MOVE FROM PREVIOUS INST SPACE)
8569 037724 005037 002776      CLR      #177572      ;MMU OFF
8570 037730 012737 140000 177776  CLR      #FLAG        ;CLEAR MMU ABORT FLAG
8571 037736 012706 001000      MOV      #140000,#177776 ;POINT TO USER SPACE
8572 037742 010637 003002      MOV      #STBOT,SP    ;INIT THE USER STACK POINTER
8573 037746 012737 040000 177776  MOV      R6,#SAVUSE    ;SAVE USER SP
8574 037754 012706 001000      MOV      #40000,#177776 ;POINT TO SUPERVISOR SPACE
8575 037760 010637 003000      MOV      #STBOT,SP    ;INIT THE SUPERVISOR STACK POINTER
8576 037764 012737 030000 177776  MOV      R6,#SAVSUP    ;SAVE SUPERVISOR SP
8577 037772 004767 072346      MOV      #30000,#177776 ;SETUP PSW
8578 037776 012737 000027 172516  JSR      PC,MMU      ;INIT MMU
8579 040004 013746 000244      MOV      #27,#172516 ;SETUP MMR3
8580 040010 012746 177777      MOV      #244,-(SP)   ;SAVE DATA AT TEST LOCATION
8581 040014 012737 135072 000244  MOV      #177777,-(SP) ;PUT KNOWN DATA ON TOP OF STACK
8582 040022 012767 077400 137570  MOV      #135072,#244 ;SETUP DATA AT TEST LOCATION
8583 040030 012703 000244      MOV      #77400,UDPDR0 ;SETUP UDPDR0 TO ABORT
8583 040030 012703 000244      MOV      #244,R3      ;SETUP POINTER TO TEST LOCATION

```

8584	040034	005237	177572			INC	@177572		;TURN MMU ON
8585	040040	006523				MFPI	(R3).		; TEST INSTRUCTION
8586	040042	022737	030010	177776		CMP	@30010,@177776		;IS PSW CORRECT
8587	040050	001401				BEQ	1#		;YES GO ON
8588	040052	104002				ERROR	.2		;MMU ERROR
8589									;NO GO TO ERROR
8590	040054	005037	177572		1#:	CLR	@177572		;TURN MMU OFF
8591	040060	012737	140000	177776		MOV	@140000,@177776		;POINT TO USER SPACE
8592	040066	020637	003002			CMP	R6,@SAVUSE		;IS USER SP CORRECT
8593	040072	001401				BEQ	100#		;YES GO ON
8594	040074	104002				ERROR	.2		;MMU ERROR
8595									;NO GO TO ERROR
8596	040076	012737	040000	177776	100#:	MOV	@40000,@177776		;POINT TO SUPERVISOR SPACE
8597	040104	020637	003000			CMP	R6,@SAVSUP		;IS SUPERVISOR SP CORRECT
8598	040110	001401				BEQ	200#		;YES GO ON
8599	040112	104002				ERROR	.2		;MMU ERROR
8600									;NO GO TO ERROR
8601	040114	023727	000244	135072	200#:	CMP	@244,@135072		;IS TEST DATA OK
8602	040122	001401				BEQ	2#		;YES GO ON
8603	040124	104002				ERROR	.2		;MMU ERROR
8604									;NO GO TO ERROR
8605	040126	020327	000246		2#:	CMP	R3,@246		;IS R3 CORRECT
8606	040132	001401				BEQ	3#		;YES GO ON
8607	040134	104002				ERROR	.2		;MMU ERROR
8608									;NO GO TO ERROR
8609	040136	005037	177776		3#:	CLR	@177776		;SET PSW TO KERNEL MODE
8610	040142	022627	135072			CMP	(SP)..@135072		;IS KERNEL STACK CORRECT
8611	040146	001401				BEQ	4#		;YES GO ON
8612	040150	104002				ERROR	.2		;MMU ERROR
8613									;NO GO TO ERROR
8614	040152	021627	177777		4#:	CMP	(SP)..@177777		;IS STACK CORRECT
8615	040156	001401				BEQ	5#		;YES GO ON
8616	040160	104002				ERROR	.2		;MMU ERROR
8617									;NO GO TO ERROR
8618	040162	012737	030017	177776	5#:	MOV	@30017,@177776		;SETUP PSW
8619	040170	012737	173621	000244		MOV	@173621,@244		;SETUP TEST LOCATION
8620	040176	012701	000244			MOV	@244,R1		;SETUP R1
8621	040202	005237	177572			INC	@177572		;TURN MMU ON
8622	040206	006511				MFPI	(R1)		;TEST INSTRUCTION
8623	040210	022737	030011	177776		CMP	@30011,@177776		;IS PSW CORRECT
8624	040216	001401				BEQ	300#		;YES GO ON
8625	040220	104002				ERROR	.2		;MMU ERROR
8626									;NO GO TO ERROR
8627	040222	005037	177572		300#:	CLR	@177572		;TURN MMU OFF
8628	040226	023727	000244	173621		CMP	@244,@173621		;IS TEST LOCATION CORRECT
8629	040234	001401				BEQ	301#		;YES GO ON
8630	040236	104002				ERROR	.2		;MMU ERROR
8631									;NO GO TO ERROR
8632	040240	020127	000244		301#:	CMP	R1,@244		;IS R1 CORRECT
8633	040244	001401				BEQ	302#		;YES GO ON
8634	040246	104002				ERROR	.2		;MMU ERROR
8635									;NO GO TO ERROR
8636	040250	005037	177776		302#:	CLR	@177776		;SET PSW TO KERNEL MODE
8637	040254	022627	173621			CMP	(SP)..@173621		;IS STACK CORRECT
8638	040260	001401				BEQ	303#		;YES GO ON
8639	040262	104002				ERROR	.2		;MMU ERROR

8640											
8641	040264	021627	177777	3031:	CMP	(SP),#177777					
8642	040270	001401			BEQ	3048					
8643	040272	104002			ERROR	+2					
8644											
8645	040274	005003		3048:	CLR	R3					
8646	040276	005237	177572		INC	#177572					
8647	040302	006503			MFPD	R3					
8648	040304	022737	000004	177776	CMP	#4,#177776					
8649	040312	001401			BEQ	68					
8650	040314	104002			ERROR	+2					
8651											
8652	040316	005037	177572	68:	CLR	#177572					
8653	040322	020327	000000		CMP	R3,#0					
8654	040326	001401			BEQ	78					
8655	040330	104002			ERROR	+2					
8656											
8657	040332	022627	000000	78:	CMP	(SP),#0					
8658	040336	001401			BEQ	88					
8659	040340	104002			ERROR	+2					
8660											
8661	040342	022627	177777	88:	CMP	(SP),#177777					
8662	040346	001401			BEQ	98					
8663	040350	104002			ERROR	+2					
8664											
8665	040352	012637	000244	98:	MOV	(SP),#244					
8666											
8667											
8668	040356										
8669											
8670	040356	005037	177572								
8671	040362	005037	002776		CLR	#177572					
8672	040366	012737	140000	177776	CLR	#FLAG					
8673	040374	010637	003002		MOV	#140000,#177776					
8674	040400	012737	040000	177776	MOV	R6,#SAVUSE					
8675	040406	010637	003000		MOV	#40000,#177776					
8676	040412	012737	030000	177776	MOV	R6,#SAVSUP					
8677	040420	004767	071720		MOV	#30000,#177776					
8678	040424	012737	000027	172516	JSR	PC,MMU					
8679	040428	013746	000244		MOV	#27,#172516					
8680	040432	012746	177777		MOV	#244,-(SP)					
8681	040442	012737	157002	000244	MOV	#177777,-(SP)					
8682	040450	012767	077400	137122	MOV	#157002,#244					
8683	040456	012703	000244		MOV	#77400,UIPDR0					
8684	040462	005237	177572		MOV	#244,R3					
8685	040466	106523			INC	#177572					
8686	040470	022737	030010	177776	MFPD	(R3)					
8687	040476	001401			CMP	#30010,#177776					
8688	040500	104002			BEQ	18					
8689					ERROR	+2					
8690	040502	005037	177572								
8691	040506	012737	140000	177776	18:	CLR	#177572				
8692	040514	020637	003002		MOV	#140000,#177776					
8693	040520	001401			CMP	R6,#SAVUSE					
8694	040522	104002			BEQ	1008					
8695					ERROR	+2					

!TSMM68:
 ;
 ; TEST MFPD (MOVE FROM PREVIOUS DATA SPACE)
 ;
 ;MMU OFF
 ;CLEAR MMU ABORT FLAG
 ;POINT TO USER SPACE
 ;SAVE USER SP
 ;POINT TO SUPERVISOR SPACE
 ;SAVE SUPERVISOR SP
 ;SETUP PSW
 ;INIT MMU
 ;SETUP MMR3
 ;SAVE DATA AT TEST LOCATION
 ;PUT KNOWN DATA ON TOP OF STACK
 ;SETUP DATA AT TEST LOCATION
 ;SETUP UIPDR0 TO ABORT
 ;SETUP POINTER TO TEST LOCATION
 ;TURN MMU ON
 ; TEST INSTRUCTION
 ; IS PSW CORRECT
 ; YES GO ON
 ;MMU ERROR
 ;NO GO TO ERROR
 ;TURN MMU OFF
 ;POINT TO USER SPACE
 ;IS USER SP CORRECT
 ; YES GO ON
 ;MMU ERROR
 ;NO GO TO ERROR

8696	040524	012737	040000	177776	100:	MOV	#40000, #0177776	;POINT TO SUPERVISOR SPACE
8697	040532	020637	003000			CMP	R6, #0SAVSUP	;IS SUPERVISOR SP CORRECT
8698	040536	001401				BEQ	200:	;YES GO ON
8699	040540	104002				ERROR	+2	;MMU ERROR
8700								;NO GO TO ERROR
8701	040542	023727	000244	157002	200:	CMP	#0244, #0157002	;IS TEST DATA OK
8702	040550	001401				BEQ	2:	;YES GO ON
8703	040552	104002				ERROR	+2	;MMU ERROR
8704								;NO GO TO ERROR
8705	040554	020327	000246		2:	CMP	R3, #0246	;IS R3 CORRECT
8706	040560	001401				BEQ	3:	;YES GO ON
8707	040562	104002				ERROR	+2	;MMU ERROR
8708								;NO GO TO ERROR
8709	040564	005037	177776		3:	CLR	#0177776	;SET PSW TO KERNEL MODE
8710	040570	022627	157002			CMP	(SP), #0157002	;IS KERNEL STACK CORRECT
8711	040574	001401				BEQ	4:	;YES GO ON
8712	040576	104002				ERROR	+2	;MMU ERROR
8713								;NO GO TO ERROR
8714	040600	021627	177777		4:	CMP	(SP), #0177777	;IS STACK CORRECT
8715	040604	001401				BEQ	5:	;YES GO ON
8716	040606	104002				ERROR	+2	;MMU ERROR
8717								;NO GO TO ERROR
8718	040610	012737	030017	177776	5:	MOV	#030017, #0177776	;SETUP PSW
8719	040616	012737	103456	000244		MOV	#0103456, #0244	;SETUP TEST LOCATION
8720	040624	012701	000244			MOV	#0244, R1	;SETUP R1
8721	040630	005237	177572			INC	#0177572	;TURN MMU ON
8722	040634	106511				MFPD	(R1)	;TEST INSTRUCTION
8723	040636	022737	030011	177776		CMP	#030011, #0177776	;IS PSW CORRECT
8724	040644	001401				BEQ	300:	;YES GO ON
8725	040646	104002				ERROR	+2	;MMU ERROR
8726								;NO GO TO ERROR
8727	040650	005037	177572		300:	CLR	#0177572	;TURN MMU OFF
8728	040654	023727	000244	103456		CMP	#0244, #0103456	;IS TEST LOCATION CORRECT
8729	040662	001401				BEQ	301:	;YES GO ON
8730	040664	104002				ERROR	+2	;MMU ERROR
8731								;NO GO TO ERROR
8732	040666	020127	000244		301:	CMP	R1, #0244	;IS R1 CORRECT
8733	040672	001401				BEQ	302:	;YES GO ON
8734	040674	104002				ERROR	+2	;MMU ERROR
8735								;NO GO TO ERROR
8736	040676	005037	177776		302:	CLR	#0177776	;SET PSW TO KERNEL MODE
8737	040702	022627	103456			CMP	(SP), #0103456	;IS STACK CORRECT
8738	040706	001401				BEQ	303:	;YES GO ON
8739	040710	104002				ERROR	+2	;MMU ERROR
8740								;NO GO TO ERROR
8741	040712	021627	177777		303:	CMP	(SP), #0177777	;IS STACK CORRECT
8742	040716	001401				BEQ	304:	;YES GO ON
8743	040720	104002				ERROR	+2	;MMU ERROR
8744								;NO GO TO ERROR
8745	040722	012737	030017	177776	304:	MOV	#030017, #0177776	;SETUP PSW
8746	040730	012737	113672	000244		MOV	#0113672, #0244	;SETUP TEST LOCATION
8747	040736	012701	000246			MOV	#0246, R1	;SETUP R1
8748	040742	005237	177572			INC	#0177572	;TURN MMU ON
8749	040746	106541				MFPD	-(R1)	;TEST INSTRUCTION
8750	040750	022737	030011	177776		CMP	#030011, #0177776	;IS PSW CORRECT
8751	040756	001401				BEQ	400:	;YES GO ON

8752	040760	104002				ERROR	+2		;MMU ERROR
8753									;NO GO TO ERROR
8754	040762	005037	177572		4001:	CLR	R0,177572		;TURN MMU OFF
8755	040766	023727	000244	113672		CMP	R0,244,113672		;IS TEST LOCATION CORRECT
8756	040774	001401				BEQ	4011		;YES GO ON
8757	040776	104002				ERROR	+2		;MMU ERROR
8758									;NO GO TO ERROR
8759	041000	020127	000244		4011:	CMP	R1,244		;IS R1 CORRECT
8760	041004	001401				BEQ	4021		;YES GO ON
8761	041006	104002				ERROR	+2		;MMU ERROR
8762									;NO GO TO ERROR
8763	041010	005037	177776		4021:	CLR	R0,177776		;SET PSW TO KERNEL MODE
8764	041014	022627	113672			CMP	(SP),113672		;IS STACK CORRECT
8765	041020	001401				BEQ	4031		;YES GO ON
8766	041022	104002				ERROR	+2		;MMU ERROR
8767									;NO GO TO ERROR
8768	041024	021627	177777		4031:	CMP	(SP),177777		;IS STACK CORRECT
8769	041030	001401				BEQ	4041		;YES GO ON
8770	041032	104002				ERROR	+2		;MMU ERROR
8771									;NO GO TO ERROR
8772	041034	005003			4041:	CLR	R3		;SETUP SOURCE FOR NEXT TEST
8773	041036	005237	177572			INC	R0,177572		;TURN MMU ON
8774	041042	106503				MFPD	R3		;TEST INSTRUCTION
8775	041044	022737	000004	177776		CMP	R4,177776		;IS PSW CORRECT
8776	041052	001401				BEQ	61		;YES GO ON
8777	041054	104002				ERROR	+2		;MMU ERROR
8778									;NO GO TO ERROR
8779	041056	005037	177572		61:	CLR	R0,177572		;TURN MMU OFF
8780	041062	020327	000000			CMP	R3,0		;IS R3 CORRECT
8781	041066	001401				BEQ	71		;YES GO ON
8782	041070	104002				ERROR	+2		;MMU ERROR
8783									;NO GO TO ERROR
8784	041072	022627	000000		71:	CMP	(SP),0		;IS STACK CORRECT
8785	041076	001401				BEQ	81		;YES GO ON
8786	041100	104002				ERROR	+2		;MMU ERROR
8787									;NO GO TO ERROR
8788	041102	022627	177777		81:	CMP	(SP),177777		;IS STACK CORRECT
8789	041106	001401				BEQ	91		;YES GO ON
8790	041110	104002				ERROR	+2		;MMU ERROR
8791									;NO GO TO ERROR
8792	041112	012637	000244		91:	MOV	(SP),244		;RESTORE TEST LOCATION
8793									
8794									
8795	041116								
8796									
8797	041116	005037	177572			CLR	R0,177572		;MMU OFF
8798	041122	005037	002776			CLR	R0,FLAG		;CLEAR MMU ABORT FLAG
8799	041126	012737	140000	177776		MOV	R6,140000,177776		;POINT TO USER SPACE
8800	041134	010637	003002			MOV	R6,SAVUSE		;SAVE USER SP
8801	041140	012737	040000	177776		MOV	R6,40000,177776		;POINT TO SUPERVISOR SPACE
8802	041146	010637	003000			MOV	R6,SAVSUP		;SAVE SUPERVISOR SP
8803	041152	012737	030000	177776		MOV	R6,30000,177776		;SETUP PSW
8804	041160	004767	071160			JSR	PC,MMU		;INIT MMU
8805	041164	012737	000027	172516		MOV	R27,172516		;SETUP MMR3
8806	041172	013746	000244			MOV	R0,244,-(SP)		;SAVE DATA AT TEST LOCATION
8807	041176	012746	177777			MOV	R0,177777,-(SP)		;PUT KNOWN DATA ON STACK

8808	041202	012746	120413			MOV	#120413,-(SP)		;PUT TEST DATA ON STACK
8809	041206	012737	177777	000244		MOV	#177777,#0244		;PUT KNOWN DATA AT TEST LOCATION
8810	041214	012767	077400	136376		MOV	#77400,UDPDR0		;SETUP UDPDR0 TO ABORT
8811	041222	012703	000244			MOV	#244,R3		;SETUP POINTER TO TEST LOCATION
8812	041226	005237	177572			INC	#0177572		;TURN MMU ON
8813	041232	006623				MTPI	(R3),		;TEST INSTRUCTION
8814	041234	022737	030010	177776		CMP	#30010,#0177776		;IS PSW CORRECT
8815	041242	001401				BEQ	1#		;YES GO ON
8816	041244	104002				ERROR	+2		;MMU ERROR
8817									;NO GO TO ERROR
8818	041246	005037	177572		1#:	CLR	#0177572		;TURN MMU OFF
8819	041252	012737	140000	177776		MOV	#140000,#0177776		;POINT TO USER SPACE
8820	041260	020637	003002			CMP	R6,#0SAVUSE		;IS USER SP CORRECT
8821	041264	001401				BEQ	100#		;YES GO ON
8822	041266	104002				ERROR	+2		;MMU ERROR
8823									;NO GO TO ERROR
8824	041270	012737	040000	177776	100#:	MOV	#40000,#0177776		;POINT TO SUPERVISOR SPACE
8825	041276	020637	003000			CMP	R6,#0SAVSUP		;IS SUPERVISOR SP CORRECT
8826	041302	001401				BEQ	200#		;YES GO ON
8827	041304	104002				ERROR	+2		;MMU ERROR
8828									;NO GO TO ERROR
8829	041306	023727	000244	120413	200#:	CMP	#0244,#120413		;IS TEST LOCATION CORRECT
8830	041314	001401				BEQ	2#		;YES GO ON
8831	041316	104002				ERROR	+2		;MMU ERROR
8832									;NO GO TO ERROR
8833	041320	020327	000246		2#:	CMP	R3,#0246		;IS R3 CORRECT
8834	041324	001401				BEQ	3#		;YES GO ON
8835	041326	104002				ERROR	+2		;MMU ERROR
8836									;NO GO TO ERROR
8837	041330	005037	177776		3#:	CLR	#0177776		;SET PSW TO KERNEL MODE
8838	041334	021627	177777			CMP	(SP),#0177777		;IS KERNEL STACK CORRECT
8839	041340	001401				BEQ	4#		;YES GO ON
8840	041342	104002				ERROR	+2		;MMU ERROR
8841									;NO GO TO ERROR
8842	041344	012737	030017	177776	4#:	MOV	#30017,#0177776		;SETUP PSW
8843	041352	012746	145121			MOV	#145121,-(SP)		;SETUP TEST DATA
8844	041356	012701	000244			MOV	#244,R1		;SETUP R1
8845	041362	005237	177572			INC	#0177572		;TURN MMU ON
8846	041366	006611				MTPI	(R1)		;TEST INSTRUCTION
8847	041370	022737	030011	177776		CMP	#30011,#0177776		;IS PSW CORRECT
8848	041376	001401				BEQ	300#		;YES GO ON
8849	041400	104002				ERROR	+2		;MMU ERROR
8850									;NO GO TO ERROR
8851	041402	005037	177572		300#:	CLR	#0177572		;TURN MMU OFF
8852	041406	023727	000244	145121		CMP	#0244,#145121		;IS TEST LOCATION CORRECT
8853	041414	001401				BEQ	301#		;YES GO ON
8854	041416	104002				ERROR	+2		;MMU ERROR
8855									;NO GO TO ERROR
8856	041420	020127	000244		301#:	CMP	R1,#0244		;IS R1 CORRECT
8857	041424	001401				BEQ	302#		;YES GO ON
8858	041426	104002				ERROR	+2		;MMU ERROR
8859									;NO GO TO ERROR
8860	041430	005037	177776		302#:	CLR	#0177776		;SET PSW TO KERNEL MODE
8861	041434	021627	177777			CMP	(SP),#0177777		;IS STACK CORRECT
8862	041440	001401				BEQ	304#		;YES GO ON
8863	041442	104002				ERROR	+2		;MMU ERROR

```

8864
8865 041444 012737 030017 177776 304: MOV #30017,#0177776 ;NO GO TO ERROR
8866 041452 012746 122347 MOV #122347,-(SP) ;SETUP PSW
8867 041456 012701 000246 MOV #246,R1 ;SETUP TEST DATA
8868 041462 005237 177572 INC #0177572 ;SETUP R1
8869 041466 006641 HTPI -(R1) ;TURN MMU ON
8870 041470 022737 030011 177776 CMP #30011,#0177776 ;TEST INSTRUCTION
8871 041476 001401 BEQ 400: ;IS PSW CORRECT
8872 041500 104002 ERROR +2 ;YES GO ON
8873 ;MMU ERROR
8874 041502 005037 177572 400: CLR #0177572 ;NO GO TO ERROR
8875 041506 023727 000244 122347 CMP #0244,#122347 ;TURN MMU OFF
8876 041514 001401 BEQ 401: ;IS TEST LOCATION CORRECT
8877 041516 104002 ERROR +2 ;YES GO ON
8878 ;MMU ERROR
8879 041520 020127 000244 401: CMP R1,#0244 ;NO GO TO ERROR
8880 041524 001401 BEQ 402: ;IS R1 CORRECT
8881 041526 104002 ERROR +2 ;YES GO ON
8882 ;MMU ERROR
8883 041530 005037 177776 402: CLR #0177776 ;NO GO TO ERROR
8884 041534 021627 177777 CMP (SP),#0177777 ;SET PSW TO KERNEL MODE
8885 041540 001401 BEQ 404: ;IS STACK CORRECT
8886 041542 104002 ERROR +2 ;YES GO ON
8887 ;MMU ERROR
8888 041544 005046 404: CLR -(SP) ;NO GO TO ERROR
8889 041546 005237 177572 INC #0177572 ;SETUP STACK FOR NEXT TEST
8890 041552 006603 HTPI R3 ;TURN MMU ON
8891 041554 022737 000004 177776 CMP #4,#0177776 ;TEST INSTRUCTION
8892 041562 001401 BEQ 5: ;IS PSW CORRECT
8893 041564 104002 ERROR +2 ;YES GO ON
8894 ;MMU ERROR
8895 041566 005037 177572 5: CLR #0177572 ;NO GO TO ERROR
8896 041572 020327 000000 CMP R3,#0 ;TURN MMU OFF
8897 041576 001401 BEQ 6: ;IS R3 CORRECT
8898 041600 104002 ERROR +2 ;YES GO ON
8899 ;MMU ERROR
8900 041602 022627 177777 6: CMP (SP)+,#0177777 ;NO GO TO ERROR
8901 041606 001401 BEQ 7: ;IS STACK CORRECT
8902 041610 104002 ERROR +2 ;YES GO ON
8903 ;MMU ERROR
8904 041612 012637 000244 7: MOV (SP)+,#0244 ;NO GO TO ERROR
8905 ;RESTORE TEST LOCATION
8906
8907 041616 ;TSM6D:
8908 ;
8909 041616 005037 177572 CLR #0177572 ;MMU OFF
8910 041622 005037 002776 CLR #0FLAG ;CLEAR MMU ABORT FLAG
8911 041626 012737 140000 177776 MOV #140000,#0177776 ;POINT TO USER SPACE
8912 041634 010637 003002 MOV R6,#0SAVUSE ;SAVE USER SP
8913 041640 012737 040000 177776 MOV #40000,#0177776 ;POINT TO SUPERVISOR SPACE
8914 041646 010637 003000 MOV R6,#0SAVSUP ;SAVE SUPERVISOR SP
8915 041652 012737 030000 177776 MOV #30000,#0177776 ;SETUP PSW
8916 041660 004767 070460 JSR PC,MMU ;INIT MMU
8917 041664 012737 000027 172516 MOV #27,#0172516 ;SETUP MMR3
8918 041672 013746 000244 MOV #0244,-(SP) ;SAVE DATA AT TEST LOCATION
8919 041676 012746 177777 MOV #0177777,-(SP) ;PUT KNOWN DATA ON STACK

```

8920	041702	012746	100004			MOV	#100004,-(SP)		;PUT TEST DATA ON STACK
8921	041706	012737	177777	000244		MOV	#177777,#0244		;PUT KNOWN DATA AT TEST LOCATION
8922	041714	012767	077400	135656		MOV	#77400,UIPDRO		;SETUP UIPDRO TO ABORT
8923	041722	012703	000244			MOV	#244,R3		;SETUP POINTER TO TEST LOCATION
8924	041726	005237	177572			INC	#0177572		;TURN MMU ON
8925	041732	106623				MTPD	(R3),		;TEST INSTRUCTION
8926	041734	022737	030010	177776		CMP	#30010,#0177776		;IS PSW CORRECT
8927	041742	001401				BEQ	1#		;YES GO ON
8928	041744	104002				ERROR	+2		;MMU ERROR
8929									;NO GO TO ERROR
8930	041746	005037	177572		1#:	CLR	#0177572		;TURN MMU OFF
8931	041752	012737	140000	177776		MOV	#140000,#0177776		;POINT TO USER SPACE
8932	041760	020637	003002			CMP	R6,#\$SAVUSE		;IS USER SP CORRECT
8933	041764	001401				BEQ	100#		;YES GO ON
8934	041766	104002				ERROR	+2		;MMU ERROR
8935									;NO GO TO ERROR
8936	041770	012737	040000	177776	100#:	MOV	#40000,#0177776		;POINT TO SUPERVISOR SPACE
8937	041776	020637	003000			CMP	R6,#\$SAVSUP		;IS SUPERVISOR SP CORRECT
8938	042002	001401				BEQ	200#		;YES GO ON
8939	042004	104002				ERROR	+2		;MMU ERROR
8940									;NO GO TO ERROR
8941	042006	023727	000244	100004	200#:	CMP	#0244,#100004		;IS TEST LOCATION CORRECT
8942	042014	001401				BEQ	2#		;YES GO ON
8943	042016	104002				ERROR	+2		;MMU ERROR
8944									;NO GO TO ERROR
8945	042020	020327	000246		2#:	CMP	R3,#0246		;IS R3 CORRECT
8946	042024	001401				BEQ	3#		;YES GO ON
8947	042026	104002				ERROR	+2		;MMU ERROR
8948									;NO GO TO ERROR
8949	042030	005037	177776		3#:	CLR	#0177776		;SET PSW TO KERNEL MODE
8950	042034	021627	177777			CMP	(SP),#0177777		;IS KERNEL STACK CORRECT
8951	042040	001401				BEQ	4#		;YES GO ON
8952	042042	104002				ERROR	+2		;MMU ERROR
8953									;NO GO TO ERROR
8954	042044	012737	030017	177776	4#:	MOV	#30017,#0177776		;SETUP PSW
8955	042052	012746	100737			MOV	#100737,-(SP)		;SETUP TEST DATA
8956	042056	012701	000244			MOV	#244,R1		;SETUP R1
8957	042062	005237	177572			INC	#0177572		;TURN MMU ON
8958	042066	106611				MTPD	(R1)		;TEST INSTRUCTION
8959	042070	022737	030011	177776		CMP	#30011,#0177776		;IS PSW CORRECT
8960	042076	001401				BEQ	300#		;YES GO ON
8961	042100	104002				ERROR	+2		;MMU ERROR
8962									;NO GO TO ERROR
8963	042102	005037	177572		300#:	CLR	#0177572		;TURN MMU OFF
8964	042106	023727	000244	100737		CMP	#0244,#100737		;IS TEST LOCATION CORRECT
8965	042114	001401				BEQ	301#		;YES GO ON
8966	042116	104002				ERROR	+2		;MMU ERROR
8967									;NO GO TO ERROR
8968	042120	020127	000244		301#:	CMP	R1,#0244		;IS R1 CORRECT
8969	042124	001401				BEQ	302#		;YES GO ON
8970	042126	104002				ERROR	+2		;MMU ERROR
8971									;NO GO TO ERROR
8972	042130	005037	177776		302#:	CLR	#0177776		;SET PSW TO KERNEL MODE
8973	042134	021627	177777			CMP	(SP),#0177777		;IS STACK CORRECT
8974	042140	001401				BEQ	304#		;YES GO ON
8975	042142	104002				ERROR	+2		;MMU ERROR

```

8976
8977 042144 012737 030017 177776 304: MOV @30017,@177776 ;NO GO TO ERROR
8978 042152 012746 156711 MOV @156711,-(SP) ;SETUP PSW
8979 042156 012701 000246 MOV @246,R1 ;SETUP TEST DATA
8980 042162 005237 177572 INC @177572 ;SETUP R1
8981 042166 106641 MTPD -(R1) ;TURN MMU ON
8982 042170 022737 030011 177776 CMP @30011,@177776 ;TEST INSTRUCTION
8983 042176 001401 BEQ 400: ;IS PSW CORRECT
8984 042200 104002 ERROR +2 ;YES GO ON
8985 ;MMU ERROR
8986 042202 005037 177572 400: CLR @177572 ;NO GO TO ERROR
8987 042206 023727 000244 156711 CMP @244,@156711 ;TURN MMU OFF
8988 042214 001401 BEQ 401: ;IS TEST LOCATION CORRECT
8989 042216 104002 ERROR +2 ;YES GO ON
8990 ;MMU ERROR
8991 042220 020127 000244 401: CMP R1,@244 ;NO GO TO ERROR
8992 042224 001401 BEQ 402: ;IS R1 CORRECT
8993 042226 104002 ERROR +2 ;YES GO ON
8994 ;MMU ERROR
8995 042230 005037 177776 402: CLR @177776 ;NO GO TO ERROR
8996 042234 021627 177777 CMP (SP),@177777 ;SET PSW TO KERNEL MODE
8997 042240 001401 BEQ 404: ;IS STACK CORRECT
8998 042242 104002 ERROR +2 ;YES GO ON
8999 ;MMU ERROR
9000 042244 005046 404: CLR -(SP) ;NO GO TO ERROR
9001 042246 005237 177572 INC @177572 ;SETUP STACK FOR NEXT TEST
9002 042252 106603 MTPD R3 ;TURN MMU ON
9003 042254 022737 000004 177776 CMP @4,@177776 ;TEST INSTRUCTION
9004 042262 001401 BEQ 5: ;IS PSW CORRECT
9005 042264 104002 ERROR +2 ;YES GO ON
9006 ;MMU ERROR
9007 042266 005037 177572 5: CLR @177572 ;NO GO TO ERROR
9008 042272 020327 000000 CMP R3,@0 ;TURN MMU OFF
9009 042276 001401 BEQ 6: ;IS R3 CORRECT
9010 042300 104002 ERROR +2 ;YES GO ON
9011 ;MMU ERROR
9012 042302 022627 177777 6: CMP (SP)+,@177777 ;NO GO TO ERROR
9013 042306 001401 BEQ 7: ;IS STACK CORRECT
9014 042310 104002 ERROR +2 ;YES GO ON
9015 ;MMU ERROR
9016 042312 012637 000244 7: MOV (SP)+,@244 ;NO GO TO ERROR
9017 ;RESTORE TEST LOCATION
9018 ;MMU ERROR
9019 042316 ;MMU7:
9020 ;
9021 042316 005037 177572 CLR @177572 ;MMU OFF
9022 042322 005067 140450 CLR FLAG ;CLEAR MMU ABORT FLAG
9023 042326 013746 000214 MOV @214,-(SP) ;SAVE DATA AT TEST LOCATIONS
9024 042332 013746 000216 MOV @216,-(SP) ;
9025 042336 005067 140442 CLR SAVMR0 ;CLEAR STATUS REGS SAVE AREAS
9026 042342 005067 140440 CLR SAVMR1 ;
9027 042346 005067 140436 CLR SAVMR2 ;
9028 042352 004767 067766 JSR PC,MMU ;INIT MMU
9029 042356 012737 030000 177776 MOV @30000,@177776 ;SETUP PSW
9030 042364 012702 000200 MOV @200,R2 ;
9031 042370 012737 077400 177600 MOV @77400,@177600 ;SETUP FOR AN ABORT

```

```

9032 042376 004767 000164 JSR PC,TS7 ;CAUSE AN ABORT TO OCCUR AND
9033 ;THEN CHECK IF ABORT FLAG REGISTERED
9034 ;THIS EVENT AND CHECK IF STATUS REGS
9035 ;CONTAINED EXPECTED VALUES.
9036 ;IF NO ABORT OCCURRED THEN GO TO ERROR
9037 ;OTHERWISE CONTINUE.
9038 042402 012737 077404 177600 MOV #77404,B#177600 ;SETUP FOR AN ABORT
9039 042410 004767 000152 JSR PC,TS7 ;CAUSE AN ABORT TO OCCUR AND
9040 ;THEN CHECK IF ABORT FLAG REGISTERED
9041 ;THIS EVENT AND CHECK IF STATUS REGS
9042 ;CONTAINED EXPECTED VALUES.
9043 ;IF NO ABORT OCCURRED THEN GO TO ERROR
9044 ;OTHERWISE CONTINUE.
9045 042414 012701 000220 MOV #220,R1 ;
9046 042420 004767 067720 JSR PC,MMU ;INIT MMU
9047 042424 005003 CLR R3 ;SETUP MMU1 EXPECTED DATA
9048 042426 012767 000001 140342 MOV #1,FLAG ;SETUP FLAG FOR AN ABORT
9049 042434 012737 000001 177572 MOV #1,B#177572 ;TURN MMU ON
9050 042442 012737 100000 177776 MOV #100000,B#177776 ;SETUP PSW FOR AN ABORT (ILLEGAL MODE)
9051 042450 012241 MOV (R2)+,(R1) ;CAUSE AN ABORT
9052 042452 004767 000220 JSR PC,TSM7 ;CHECK IF AN ABORT OCCURRED BY
9053 ;CHECKING ABORT FLAG AND STATUS REGS
9054 ;IF NO ABORT OCCURRED THEN GO TO ERROR
9055 ;OTHERWISE CONTINUE.
9056 042456 005067 140322 CLR SAVMR0 ;CLEAR STATUS REGS SAVE AREAS
9057 042462 005067 140320 CLR SAVMR1 ;
9058 042466 005067 140316 CLR SAVMR2 ;
9059 042472 012703 000022 MOV #22,R3 ;SETUP MMU1 EXPECTED DATA
9060 042476 012767 000001 140272 MOV #1,FLAG ;SETUP FLAG FOR AN ABORT
9061 042504 012737 000001 177572 MOV #1,B#177572 ;TURN MMU ON
9062 042512 012737 020000 177776 MOV #20000,B#177776 ;SETUP PSW FOR AN ABORT (ILLEGAL MODE)
9063 042520 006522 MFPI (R2)+ ;CAUSE AN ABORT
9064 042522 004767 000150 JSR PC,TSM7 ;CHECK IF AN ABORT OCCURRED BY
9065 ;CHECKING ABORT FLAG AND STATUS REGS
9066 ;IF NO ABORT OCCURRED THEN GO TO ERROR
9067 ;OTHERWISE CONTINUE.
9068 042526 012737 030000 177776 MOV #30000,B#177776 ;SETUP PSW
9069 042534 012737 077400 177600 MOV #77400,B#177600 ;SETUP FOR AN ABORT
9070 042542 005037 177572 CLR B#177572 ;MMU OFF
9071 042546 006522 MFPI (R2)+ ;TRY TO CAUSE AN ABORT
9072 042550 012603 MOV (SP)+,R3 ;POP THE STACK
9073 042552 012637 000216 MOV (SP)+,B#216 ;RESTORE DATA AT TEST LOCATIONS
9074 042556 012637 000214 MOV (SP)+,B#214 ;
9075 ;
9076 042562 000167 000154 JMP TS7FIN ;
9077 ;
9078 ;ROUTINE TO CAUSE AND CHECK NONRESIDENT ABORTS
9079 ;
9080 042566 012767 000001 140202 TS7: MOV #1,FLAG ;SETUP FOR AN ABORT
9081 042574 012737 000001 177572 MOV #1,B#177572 ;TURN MMU ON
9082 042602 010701 MOV R7,R1 ;SAVE PC
9083 042604 006522 MFPI (R2)+ ;CAUSE AN ABORT
9084 042606 J22767 000000 140162 CMP #0,FLAG ;DID AN ABORT OCCUR
9085 042614 001401 BEQ OK7 ;IF YES GO ON
9086 042616 104002 ERROR *2 ;MMU ERROR
9087 ;IF NO GO TO ERROR

```



```

9088 042620 105067 140160          OK7:  CLR      SAVMRO          ; SETUP EXPECTED DATA
9089 042624 022767 100000 140152    CMP      #100000,SAVMRO      ; TEST MMRO FOR EXPECTED VALUE
9090 042632 001401                      BEQ      OKA7                ; IF OK THEN CONTINUE
9091 042634 104002                      ERROR    +2                  ; MMU ERROR
9092                                     ; NOT OK THEN GO TO ERROR
9093 042636 026727 140144 000022    OKA7:  CMP      SAVMR1,#22    ; TEST MMR1 FOR EXPECTED VALUE
9094 042644 001401                      BEQ      OKAY7              ; IF OK THEN CONTINUE
9095 042646 104002                      ERROR    +2                  ; MMU ERROR
9096                                     ; NOT OK THEN GO TO ERROR
9097 042650 026701 140134          OKAY7: CMP      SAVMR2,R1    ; TEST MMR2 FOR EXPECTED VALUE
9098 042654 001401                      BEQ      OKAY7A            ; IF OK THEN CONTINUE
9099 042656 104002                      ERROR    +2                  ; MMU ERROR
9100                                     ; NOT OK THEN GO TO ERROR
9101 042660 005067 140120          OKAY7A: CLR     SAVMRO          ; CLEAR STATUS REGS SAVE AREAS
9102 042664 005067 140116          CLR     SAVMR1              ;
9103 042670 005067 140114          CLR     SAVMR2              ;
9104 042674 000207          RTS      PC                  ; RETURN
9105                                     ;
9106                                     ; ROUTINE TO CHECK IF A NONRESIDENT ABORT OCCURRED
9107                                     ;
9108 042676 022767 000000 140072    TSM7:  CMP      #0,FLAG      ; DID AN ABORT OCCUR
9109 042704 001401                      BEQ      TSMA              ; IF YES GO ON
9110 042706 104002                      ERROR    +2                  ; MMU ERROR
9111                                     ; IF NO THEN GO TO ERROR
9112 042710 042737 040377 003004    TSMA:  BIC     #40377,#SAVMRO ; SETUP EXPECTED DATA
9113 042716 022767 100000 140060    CMP      #100000,SAVMRO    ; TEST MMRO FOR EXPECTED VALUE
9114 042724 001401                      BEQ      TSMB              ; IF OK THEN CONTINUE
9115 042726 104002                      ERROR    +2                  ; MMU ERROR
9116                                     ; IF NO THEN GO TO ERROR
9117 042730 020367 140052          TSMB:  CMP      R3,SAVMR1    ; TEST MMR1 FOR EXPECTED VALUE
9118 042734 001401                      BEQ      TSMC              ; IF OK THEN CONTINUE
9119 042736 104002                      ERROR    +2                  ; MMU ERROR
9120                                     ; IF NOT OK THEN GO TO ERROR
9121 042740 000207          TSMC:  RTS      PC          ; RETURN
9122                                     ;
9123 042742 000240          ; TS7FIN: NOP
9124 042744          ; TSMU8:
9125                                     ;
9126 042744 005037 177572          ; TEST READ ONLY ABORTS
9127 042750 005067 140022          CLR     #177572            ; MMU OFF
9128 042754 013746 000244          CLR     FLAG              ; CLEAR MMU ABORT FLAG
9129 042760 013746 000246          MOV     #244,-(SP)        ; SAVE DATA AT TEST LOCATIONS
9130 042764 005067 140014          MOV     #246,-(SP)        ;
9131 042770 005067 140012          CLR     SAVMRO            ; CLEAR STATUS REGS SAVE AREAS
9132 042774 005067 140010          CLR     SAVMR1            ;
9133 043000 004767 067340          CLR     SAVMR2            ;
9134 043004 012737 03000J 177776    JSR     PC,MMU            ; INIT MMU
9135 043012 012702 000244          MOV     #30000,#177776    ; SETUP PSW
9136 043016 012737 077402 177600    MOV     #244,R2           ;
9137 043024 012746 000246          MOV     #77402,#177600   ; SETUP FOR AN ABORT
9138 043030 012767 000001 137740    MOV     #246,-(SP)        ; PUSH DATA ONTO THE STACK
9139 043036 012737 000001 177572    MOV     #1,FLAG          ; SETUP FLAG FOR AN ABORT
9140 043044 010701          MOV     #1,#177572       ; TURN MMU ON
9141 043046 006622          MOV     R7,R1            ; SAVE PC
9142 043050 022767 000000 137720    MTPIC (R2)+              ; CAUSE ABORT
9143 043056 001401          CMP     #0,FLAG          ; DID ABORT OCCUR
                                BEQ     1+                ; IF YES THEN GO ON

```

```

9144 043060 104002          ERROR +2          ;MMU ERROR
9145                                     ;IF NO THEN GO TO ERROR
9146 043062 105067 137716 11:  CLR      SAVMRO          ;SETUP EXPECTED DATA
9147 043066 022767 020000 137710  CMP      #20000,SAVMRO    ;TEST MMRO FOR EXPECTED VALUE
9148 043074 001401          BEQ      21              ;IF OK THEN CONTINUE
9149 043076 104002          ERROR +2          ;MMU ERROR
9150                                     ;OTHERWISE GO TO ERROR
9151 043100 022767 011026 137700 21:  CMP      #11026,SAVMR1   ;TEST MMR1 FOR EXPECTED VALUE
9152 043106 001401          BEQ      31              ;IF OK THEN CONTINUE
9153 043110 104002          ERROR +2          ;MMU ERROR
9154                                     ;OTHERWISE GO TO ERROR
9155 043112 020167 137672          31:  CMP      R1,SAVMR2      ;TEST MMR2 FOR EXPECTED VALUE
9156 043116 001401          BEQ      41              ;IF OK THEN CONTINUE
9157 043120 104002          ERROR +2          ;MMU ERROR
9158                                     ;OTHERWISE GO TO ERROR
9159 043122 012737 030000 177776 41:  MOV      #30000,#177776  ;SETUP PSW
9160 043130 012746 000002          MOV      #2,-(SP)        ;PUSH DATA ONTO STACK
9161 043134 006622          MTPI      (R2)+          ;TRY TO CAUSE ABORT
9162 043136 012637 000246          MOV      (SP)+,#0246    ;RESTORE DATA AT TEST LOCATIONS
9163 043142 012637 000244          MOV      (SP)+,#0244    ;
9164
9165 043146          TSMU9:
9166                                     ;
9167 043146 005037 177572          CLR      #177572        ;MMU OFF
9168 043152 005067 137620          CLR      FLAG          ;CLEAR MMU ABORT FLAG
9169 043156 005067 137622          CLR      SAVMRO        ;CLEAR STATUS REGS SAVE AREAS
9170 043162 005067 137620          CLR      SAVMR1
9171 043166 005067 137616          CLR      SAVMR2
9172 043172 012737 030000 177776  MOV      #30000,#177776  ;SETUP PSW
9173 043200 004767 067140          JSR      PC,MMU        ;INIT MMU
9174 043204 012703 043466          MOV      #PLF0,R3      ;LET R3, R1, AND R2 POINT TO THE
9175 043210 012701 043540          MOV      #BNO,R1       ;UPWARD EXPANSION TABLES
9176 043214 012702 043610          MOV      #ABORT0,R2
9177 043220 012737 000026 172516  MOV      #26,#172516   ;
9178 043226 004767 000050          JSR      PC,TSM9      ;DISABLE USER DATA SPACE
9179                                     ;TURN MMU ON
9180                                     ;DO RELOCATIONS FOR THE DIFFERENT
9181                                     ;VALUES OF THE PAGE LENGTH FIELD AND
9182                                     ;BLOCK NUMBER. IF AN ABORT OCCURS
9183                                     ;CHECK TO SEE IF IT WAS SUPPOSED TO,
9184                                     ;AND IF YES CHECK ABORT FLAG AND
9185                                     ;STATUS REGISTERS.
9185 043232 012703 043660          MOV      #PLF1,R3      ;LET R3, R1, AND R2 POINT TO THE
9186 043236 012701 043730          MOV      #BN1,R1       ;DOWNWARD EXPANSION TABLES
9187 043242 012702 043776          MOV      #ABORT7,R2
9188 043246 004767 000030          JSR      PC,TSM9
9189                                     ;TURN MMU ON
9190                                     ;DO RELOCATIONS FOR THE DIFFERENT
9191                                     ;VALUES OF THE PAGE LENGTH FIELD AND
9192                                     ;BLOCK NUMBER. IF AN ABORT OCCURS
9193                                     ;CHECK TO SEE IF IT WAS SUPPOSED TO,
9194                                     ;AND IF YES CHECK ABORT FLAG AND
9195                                     ;STATUS REGISTERS.
9195 043252 005037 177572          CLR      #177572
9196 043256 012703 043670          MOV      #PLF1+10,R3
9197 043262 012701 043740          MOV      #BN1+10,R1
9198 043266 011337 177600          MOV      (R3),#177600
9199 043272 006521          MFPI      (R1)+
;DO A RELOCATION

```

```

9200 043274 012605          MOV      (SP)+,R5          ;POP THE STACK
9201
9202 043276 000167 000542    JMP      TS9FIN
9203
9204          ;ROUTINE TO CAUSE AND CHECK PAGE LENGTH ERROR ABORTS
9205          ;
9206 043302 012337 177600    TSM9:  MOV      (R3)+,#0177600    ;SETUP UIPDRO
9207 043306 010100          MOV      R1,R0              ;SAVE A COPY OF R1
9208 043310 012767 000001 137460  MOV      #1,FLAG          ;SETUP FOR AN ABORT
9209 043316 012737 000001 177572  MOV      #1,#0177572      ;TURN MMU ON
9210 043324 010704          MOV      R7,R4              ;SAVE PC
9211 043326 006530          MFPI     @ (R0)+           ;DO A RELOCATION OPERATION
9212 043330 021227 000000          CMP      (R2),#0          ;WAS AN ABORT SUPPOSED TO OCCUR
9213 043334 001007          BNE     2#                ;IF YES GO TO 2#
9214 043336 012605          MOV      (SP)+,R5          ;POP THE STACK
9215 043340 022767 000001 137430  CMP      #1,FLAG          ;DID AN ABORT OCCUR
9216 043346 001401          BEQ     1#                ;NO GO ON
9217 043350 104002          ERROR   +2                ;MMU ERROR
9218          ;YES GO TO ERROR
9219 043352 000425          1#:    BR      6#
9220 043354 022767 000000 137414  2#:    CMP      #0,FLAG          ;DID AN ABORT OCCUR
9221 043362 001401          BEQ     3#                ;YES GO ON
9222 043364 104002          ERROR   +2                ;MMU ERROR
9223          ;NO GO TO ERROR
9224 043366 105067 137412          3#:    CLRB   SAVMRO           ;SETUP EXPECTED DATA
9225 043372 022767 040000 137404  CMP      #40000,SAVMRO    ;TEST MMRO FOR EXPECTED VALUE
9226 043400 001401          BEQ     4#                ;IF OK THEN CONTINUE
9227 043402 104002          ERROR   +2                ;MMU ERROR
9228          ;NOT OK THEN GO TO ERROR
9229 043404 022767 000020 137374  4#:    CMP      #20,SAVMR1      ;TEST MMR1 FOR EXPECTED VALUE
9230 043412 001401          BEQ     5#                ;IF OK THEN CONTINUE
9231 043414 104002          ERROR   +2                ;MMU ERROR
9232          ;NOT OK THEN GO TO ERROR
9233 043416 020467 137366          5#:    CMP      R4,SAVMR2      ;TEST MMR2 FOR EXPECTED VALUE
9234 043422 001401          BEQ     6#                ;IF OK THEN CONTINUE
9235 043424 104002          ERROR   +2                ;MMU ERROR
9236          ;NOT OK THEN GO TO ERROR
9237 043426 005067 137344          6#:    CLR     FLAG            ;CLEAR MMU ABORT FLAG
9238 043432 005067 137346          CLR     SAVMRO           ;CLEAR STATUS REGS SAVE AREAS
9239 043436 005067 137344          CLR     SAVMR1
9240 043442 005067 137342          CLR     SAVMR2
9241 043446 005201          INC     R1
9242 043450 005201          INC     R1
9243 043452 005202          INC     R2
9244 043454 005202          INC     R2
9245 043456 021327 000777          CMP      (R3),#777        ;HAVE ALL ENTRIES BEEN TRIED
9246 043462 001307          BNE     TSM9              ;NO REPEAT
9247 043464 000207          RTS      PC                ;YES RETURN
9248
9249          ;UPWARD EXPANSION TABLES
9250          ;
9251 043466 070006          PLFO:  .WORD   70006
9252 043470 070006          .WORD   70006
9253 043472 070006          .WORD   70006
9254 043474 013406          .WORD   13406
9255 043476 020006          .WORD   20006

```

9256	043500	004006	.WORD	04006
9257	043502	040006	.WORD	40006
9258	043504	070006	.WORD	70006
9259	043506	024006	.WORD	24006
9260	043510	004006	.WORD	04006
9261	043512	014006	.WORD	14006
9262	043514	012006	.WORD	12006
9263	043516	002006	.WORD	02006
9264	043520	001406	.WORD	01406
9265	043522	004006	.WORD	04006
9266	043524	002006	.WORD	02006
9267	043526	000406	.WORD	00406
9268	043530	007406	.WORD	07406
9269	043532	001006	.WORD	01006
9270	043534	003406	.WORD	03406
9271	043536	000777	.WORD	777
9272	043540	013000	.WORD	013000
9273	043542	016000	.WORD	016000
9274	043544	017000	.WORD	017000
9275	043546	002700	.WORD	002700
9276	043550	014000	.WORD	014000
9277	043552	002000	.WORD	002000
9278	043554	004000	.WORD	004000
9279	043556	007000	.WORD	007000
9280	043560	002000	.WORD	002000
9281	043562	000700	.WORD	000700
9282	043564	004000	.WORD	004000
9283	043566	001000	.WORD	001000
9284	043570	000300	.WORD	000300
9285	043572	000400	.WORD	000400
9286	043574	001400	.WORD	001400
9287	043576	000600	.WORD	000600
9288	043600	000200	.WORD	000200
9289	043602	001700	.WORD	001700
9290	043604	000300	.WORD	000300
9291	043606	000700	.WORD	000700
9292	043610	000000	.WORD	0
9293	043612	000000	.WORD	0
9294	043614	000001	.WORD	1
9295	043616	000000	.WORD	0
9296	043620	000001	.WORD	1
9297	043622	000001	.WORD	1
9298	043624	000000	.WORD	0
9299	043626	000000	.WORD	0
9300	043630	000000	.WORD	0
9301	043632	000000	.WORD	0
9302	043634	000001	.WORD	1
9303	043636	000000	.WORD	0
9304	043640	000000	.WORD	0
9305	043642	000001	.WORD	1
9306	043644	000001	.WORD	1
9307	043646	000001	.WORD	1
9308	043650	000001	.WORD	1
9309	043652	000000	.WORD	0
9310	043654	000001	.WORD	1
9311	043656	000000	.WORD	0

BNO:

ABORTO:

9312				
9313				
9314				
9315	043660	000416	PLF1:	.WORD 00416
9316	043662	020016		.WORD 20016
9317	043664	024016		.WORD 24016
9318	043666	034016		.WORD 34016
9319	043670	074016		.WORD 74016
9320	043672	040016		.WORD 40016
9321	043674	020016		.WORD 20016
9322	043676	000016		.WORD 00016
9323	043700	030016		.WORD 30016
9324	043702	010016		.WORD 10016
9325	043704	014016		.WORD 14016
9326	043706	004016		.WORD 04016
9327	043710	002016		.WORD 02016
9328	043712	000416		.WORD 00416
9329	043714	000016		.WORD 00016
9330	043716	003416		.WORD 03416
9331	043720	001016		.WORD 01016
9332	043722	001416		.WORD 01416
9333	043724	000416		.WORD 00416
9334	043726	000777		.WORD 777
9335	043730	000100	BN1:	.WORD 000100
9336	043732	010000		.WORD 010000
9337	043734	006000		.WORD 006000
9338	043736	016000		.WORD 016000
9339	043740	016000		.WORD 016000
9340	043742	004000		.WORD 004000
9341	043744	000000		.WORD 000000
9342	043746	000000		.WORD 000000
9343	043750	004000		.WORD 004000
9344	043752	004000		.WORD 004000
9345	043754	004000		.WORD 004000
9346	043756	000000		.WORD 000000
9347	043760	000300		.WORD 000300
9348	043762	000000		.WORD 000000
9349	043764	000400		.WORD 000400
9350	043766	001000		.WORD 001000
9351	043770	000100		.WORD 000100
9352	043772	000400		.WORD 000400
9353	043774	000200		.WORD 000200
9354	043776	000000	ABORT7:	.WORD 0
9355	044000	000000		.WORD 0
9356	044002	000000		.WORD 0
9357	044004	000000		.WORD 0
9358	044006	000001		.WORD 1
9359	044010	000001		.WORD 1
9360	044012	000001		.WORD 1
9361	044014	000000		.WORD 0
9362	044016	000001		.WORD 1
9363	044020	000000		.WORD 0
9364	044022	000000		.WORD 0
9365	044024	000001		.WORD 1
9366	044026	000001		.WORD 1
9367	044030	000001		.WORD 1

```

9368 044032 000000 .WORD 0
9369 044034 000000 .WORD 0
9370 044036 000001 .WORD 1
9371 044040 000000 .WORD 0
9372 044042 000000 .WORD 0
9373
9374 044044 000240 ;TS9FIN: NOP
9375 044046 ;TSM10:
9376 ;
9377 044046 005037 177572 ;FUNCTIONAL TEST OF BITS <6:1> OF MMRO
9378 044052 005067 136720 CLR @0177572 ;MMU OFF
9379 044056 005067 136722 CLR FLAG ;CLEAR MMU ABORT FLAG
9380 044062 005067 136720 CLR SAVMRO ;CLEAR STATUS REGS SAVE AREAS
9381 044066 005067 136716 CLR SAVMR1 ;
9382 044072 004767 066246 CLR SAVMR2 ;
9383 044076 005037 177776 ISR PC,MMU ;INIT MMU
9384 044102 012702 020200 CLR @0177776 ;INIT PSW: PREVIOUS MODE = KERNAL
9385 044106 012737 077400 172302 MOV @20200,R2 ;
9386 044114 012767 000001 136654 MOV @77400,@0172302 ;SETUP KIPDR1 TO ABORT
9387 044122 012737 000001 177572 MOV @1,FLAG ;SETUP FLAG FOR AN ABORT
9388 044130 010701 MOV @1,@0177572 ;TURN MMU ON
9389 044132 006522 MFPI (R2); ;SAVE PC
9390 044134 012704 100003 MOV @100003,R4 ;DO A RELOCATION VIA KIPAR1
9391 044140 004767 000202 JSR PC,TS10 ;SETUP EXPECTED DATA
9392 ; ;CHECK IF AN ABORT OCCURRED AND
9393 044144 012737 030000 177776 MOV @30000,@0177776 ;IF YES CHECK BITS <6:1> OF MMRO.
9394 044152 004767 066166 JSR PC,MMU ;INIT PSW: PREVIOUS MODE = USER
9395 044156 012737 077400 177636 MOV @77400,@0177636 ;INIT MMU
9396 044164 012702 160000 MOV @160000,R2 ;SETUP UDPDR7 TO ABORT
9397 044170 012767 000001 136600 MOV @1,FLAG ;
9398 044176 012737 000001 177572 MOV @1,@0177572 ;SETUP FLAG FOR AN ABORT
9399 044204 010701 MOV R7,R1 ;TURN MMU ON
9400 044206 106522 MFPI (R2); ;SAVE PC
9401 044210 012704 100177 MOV @100177,R4 ;DO A RELOCATION VIA UDPAR7
9402 044214 004767 000126 JSR PC,TS10 ;SETUP EXPECTED DATA
9403 ; ;CHECK IF AN ABORT OCCURRED AND
9404 044220 012737 010000 177776 MOV @10000,@0177776 ;IF YES CHECK BITS <6:1> OF MMRO.
9405 044226 004767 066112 JSR PC,MMU ;INIT PSW: PREVIOUS MODE= SUPERVISOR
9406 044232 012737 077400 172212 MOV @77400,@0172212 ;INIT MMU
9407 044240 012702 120000 MOV @120000,R2 ;SETUP SIPDR5 TO ABORT
9408 044244 012767 000001 136524 MOV @1,FLAG ;ACCESS PAGE 05
9409 044252 012737 000001 177572 MOV @1,@0177572 ;SETUP FLAG FOR AN ABORT
9410 044260 010701 MOV R7,R1 ;TURN MMU ON
9411 044262 006522 MFPI (R2); ;SAVE PC
9412 044264 012704 100053 MOV @100053,R4 ;DO A RELOCATION VIA SIPARS
9413 044270 004767 000052 JSR PC,TS10 ;SETUP EXPECTED DATA:ABORT, PAGE 05
9414 ; ;CHECK IF AN ABORT OCCURRED AND
9415 ; ;IF YES CHECK BITS <6:1> OF MMRO.
9416 ;
9417 ;TEST THAT ILLEGAL MODE CAUSES MMU ABORT
9418 044274 012737 020000 177776 MOV @20000,@0177776 ;INIT PSW:SET ILLEGAL PREVIOUS MODE
9419 044302 004767 066036 JSR PC,MMU ;INIT MMU
9420 044306 012702 040000 MOV @40000,R2 ;SET UP ACCESS TO PAGE 2
9421 044312 012767 000001 136456 MOV @1,FLAG ;SETUP FLAG FOR AN ABORT
9422 044320 012737 000001 177572 MOV @1,@0177572 ;TURN MMU ON
9423 044326 010701 MOV R7,R1 ;SAVE PC

```

```

9424 044330 106522          MFPD   (R2),          ;DO A RELOCATION
9425 044332 012704 100105  MOV    #100105,R4      ;SETUP EXPECTED DATA:ABORT, ILLEGAL
9426                                ; PROCESSOR MODE, PAGE 02
9427 044336 004767 000004  JSR    PC,TS10        ;CHECK IF AN ABORT OCCURRED AND
9428                                ;IF YES CHECK BITS <6:1> OF MMRO.
9429
9430 044342 000167 000062          JMP    T10FIN
9431
9432                                ;ROUTINE TO CHECK IF A MMU ABORT OCCURRED AND IF STATUS REG MMRO
9433                                ;CONTAINS EXPECTED DATA
9434
9435 044346 022767 000000 136422 TS10:  CMP    #0,FLAG          ;DID AN ABORT OCCUR
9436 044354 001401          BEQ    1#              ;YES GO ON
9437 044356 104002          ERROR  +2            ;MMU ERROR
9438                                ;NO GO TO ERROR
9439 044360 020467 136420 1#:   CMP    R4,SAVMRO      ; TEST MMRO FOR EXPECTED DATA
9440 044364 001401          BEQ    2#              ;OK GO ON
9441 044366 104002          ERROR  +2            ;MMU ERROR
9442                                ;NO GO TO ERROR
9443 044370 022767 000022 136410 2#:  CMP    #22,SAVMR1     ; TEST MMR1 FOR EXPECTED DATA
9444 044376 001401          BEQ    3#              ;OK GO ON
9445 044400 104002          ERROR  +2            ;MMU ERROR
9446                                ;NO GO TO ERROR
9447 044402 020167 136402 3#:   CMP    R1,SAVMR2     ; TEST MMR2 FOR EXPECTED DATA
9448 044406 001401          BEQ    4#              ;OK GO ON
9449 044410 104002          ERROR  +2            ;MMU ERROR
9450                                ;NO GO TO ERROR
9451 044412 005067 136366 4#:   CLR    SAVMRO         ;CLEAR MMU STATUS REGS SAVE AREAS
9452 044416 005067 136364          CLR    SAVMR1
9453 044422 005067 136362          CLR    SAVMR2
9454 044426 000207          RTS     PC            ;RETURN
9455
9456 044430                                ;
9457 044430                                ;T10FIN:
9458                                ;TSM11:
9459 044430 005037 177572          ; TEST DATA SPACE BITS MMR3
9460 044434 005067 136336          CLR    #177572
9461 044440 012737 030000 177776  CLR    FLAG
9462 044446 012701 000026          MOV    #30000,#177776 ;MMU OFF
9463 044452 012703 177610          MOV    #26,R1         ;CLEAR MMU ABORT FLAG
9464 044456 012704 000021          MOV    #177610,R3    ;SETUP PSW
9465 044462 004767 000060          MOV    #21,R4         ;SETUP FIRST MMR3 VALUE
9466 044466 012737 000000 177776  JSR    PC,TS11        ;POINT TO UIPDR4
9467 044474 012701 000023          MOV    #0,#177776    ;SETUP SECOND MMR3 VALUE
9468 044500 012703 172310          MOV    #23,R1         ; TEST ENABLE USER DATA SPACE BIT
9469 044504 012704 000024          MOV    #172310,R3    ;SETUP PSW
9470 044510 004767 000032          MOV    #24,R4         ;SETUP FIRST MMR3 VALUE
9471 044514 012737 010000 177776  JSR    PC,TS11        ;POINT TO KIPDR4
9472 044522 012701 000025          MOV    #10000,#177776 ;SETUP SECOND MMR3 VALUE
9473 044526 012703 172210          MOV    #25,R1         ; TEST ENABLE KERNEL DATA SPACE BIT
9474 044532 012704 000022          MOV    #172210,R3    ;SETUP PSW
9475 044536 004767 000004          MOV    #22,R4         ;SETUP FIRST MMR3 VALUE
9476                                ;POINT TO SIPDR4
9477 044542 000167 000120          JSR    PC,TS11        ;SETUP SECOND MMR3 VALUE
9478                                ; TEST ENABLE SUPERVISOR DATA SPACE BIT
9479                                ;

```

ROUTINE TO TEST ENABLE DATA SPACE BITS OF MMR3

COKDAAO KDJ11-B CLUSTER MACY11 30(1046) 23 JAN-84 18:56 PAGE 173
 COKDAA.P11 23-JAN-84 18:55 MEMORY MANAGEMENT TESTS

SEQ 0173

```

9480
9481 044546 004767 065572      TS11: JSR      PC,MMU      ;INIT MMU
9482 044552 010137 172516      MOV      R1,#0172516    ;DISABLE DATA SPACE OF MODE UNDER TEST
9483 044556 012713 077400      MOV      #077400,(R3)   ;SETUP IPDR TO ABORT
9484 044562 012702 100000      MOV      #100000,R2    ;
9485 044566 012767 000001 136202 MOV      #1,FLAG       ;SETUP FLAG FOR AN ABORT
9486 044574 012737 000001 177572 MOV      #1,#0177572   ;MMU ON
9487 044602 106522                MFPD     (R2),          ;DO A RELOCATION
9488 044604 022767 000000 136164 CMP      #0,FLAG       ;DID AN ABORT OCCUR
9489 044612 001401                BEQ      1#            ;YES GO ON
9490 044614 104002                ERROR    +2           ;MMU ERROR
9491
9492 044616 010437 172516      1#:    MOV      R4,#0172516    ;NO GO TO ERROR
9493 044622 012702 100000      MOV      #100000,R2    ;ENABLE DATA SPACE OF MODE UNDER TEST
9494 044626 012767 000001 136142 MOV      #1,FLAG       ;
9495 044634 012737 000001 177572 MOV      #1,#0177572   ;SETUP FLAG FOR AN ABORT
9496 044642 106522                MFPD     (R2),          ;MMU ON
9497 044644 005726                TST      (SP),          ;DO A RELOCATION
9498 044646 022767 000001 136122 CMP      #1,FLAG       ;POP THE STACK
9499 044654 001401                BEQ      2#            ;DID AN ABORT OCCUR
9500 044656 104002                ERROR    +2           ;NO GO ON
9501
9502 044660 005067 136112      2#:    CLR      FLAG          ;MMU ERROR
9503 044664 000207                RTS      PC            ;YES GO TO ERROR
9504
9505 044666                ;CLEAR MMU ABORT FLAG
9506 044666                ;RETURN
9507
9508 044666 005037 177572      ;
MMR1 FUNCTIONAL TEST
9509 044672 005067 136100      CLR      #0177572     ;MMU OFF
9510 044676 005067 136104      CLR      FLAG         ;CLEAR MMU ABORT FLAG
9511 044702 004767 065436      CLR      SAVMR1       ;CLEAR STATUS REG SAVE AREA
9512 044706 012737 030000 177776 JSR      PC,MMU       ;INIT MMU
9513 044714 012704 100200      MOV      #030000,#0177776 ;INIT PSW
9514 044720 010401                MOV      #100200,R4    ;SETUP TEST LOCATIONS
9515 044722 012705 100101      MOV      R4,R1        ;
9516 044726 010502                MOV      #100101,R5    ;
9517 044730 012737 000020 172516 MOV      R5,R2        ;
9518 044736 012737 077402 172310 MOV      #20,#0172516   ;INIT MMR3
9519 044744 012703 006414      MOV      #077402,#0172310 ;SETUP KIPDR4 TO ABORT
9520 044750 012767 000001 136020 MOV      #06414,R3     ;SETUP EXPECTED DATA FOR MMR1
9521 044756 012737 000001 177572 MOV      #1,FLAG       ;SETUP FLAG FOR AN ABORT
9522 044764 010767 135772      MOV      #1,#0177572   ;TURN MMU ON
9523 044770 112425                MOV      R7,SLOC00    ;SAVE PC
9524 044772 004767 000206      MOVB    (R4),-(R5),    ;DO A RELOCATION
9525
9526 044776 012703 175011      JSR      PC,TS12     ;CHECK IF AN ABORT OCCURRED AND IF
9527 045002 012767 000001 135766 MOV      #175011,R3    ;YES IF MMR1 EQUALS EXPECTED DATA
9528 045010 012737 000001 177572 MOV      #1,FLAG       ;SETUP EXPECTED DATA FOR MMR1
9529 045016 010767 135740      MOV      #1,#0177572   ;SETUP FLAG FOR AN ABORT
9530 045022 112142                MOV      R7,SLOC00    ;TURN MMU ON
9531 045024 004767 000154      MOVB    (R1),-(R2),    ;SAVE PC
9532
9533 045030 012703 006771      JSR      PC,TS12     ;DO A RELOCATION
9534 045034 012767 000001 135734 MOV      #06771,R3     ;CHECK IF AN ABORT OCCURRED AND IF
9535 045042 012737 000001 177572 MOV      #1,FLAG       ;YES IF MMR1 EQUALS EXPECTED DATA
                                MOV      #1,#0177572   ;SETUP EXPECTED DATA FOR MMR1
                                ;SETUP FLAG FOR AN ABORT
                                ;TURN MMU ON

```



```

9536 045050 010767 135706      MOV      R7,SLOC00      ;SAVE PC
9537 045054 114125      MOVVB   -(R1),(R5)+    ;DO A RELOCATION
9538 045056 004767 000122      JSR     PC,TS12        ;CHECK IF AN ABORT OCCURRED AND IF
9539                                     ;YES IF MMR1 EQUALS EXPECTED DATA
9540 045062 012703 006411      MOV     #6411,R3      ;SETUP EXPECTED DATA FOR MMR1
9541 045066 012767 000001 135702  MOV     #1,FLAG       ;SETUP FLAG FOR AN ABORT
9542 045074 012737 000001 177572  MOV     #1,#177572    ;TURN MMU ON
9543 045102 010767 135654      MOV     R7,SLOC00    ;SAVE PC
9544 045106 112125      MOVVB   (R1),(R5)+    ;DO A RELOCATION
9545 045110 004767 000070      JSR     PC,TS12        ;CHECK IF AN ABORT OCCURRED AND IF
9546                                     ;YES IF MMR1 EQUALS EXPECTED DATA
9547 045114 012703 171025      MOV     #171025,R3   ;SETUP EXPECTED DATA FOR MMR1
9548 045120 012767 000001 135650  MOV     #1,FLAG       ;SETUP FLAG FOR AN ABORT
9549 045126 012737 000001 177572  MOV     #1,#177572    ;TURN MMU ON
9550 045134 010767 135622      MOV     R7,SLOC00    ;SAVE PC
9551 045140 012542      MOV     (R5),-(R2)    ;DO A RELOCATION
9552 045142 004767 000036      JSR     PC,TS12        ;CHECK IF AN ABORT OCCURRED AND IF
9553                                     ;YES IF MMR1 EQUALS EXPECTED DATA
9554 045146 012703 012762      MOV     #12762,R3   ;SETUP EXPECTED DATA FOR MMR1
9555 045152 012767 000001 135616  MOV     #1,FLAG       ;SETUP FLAG FOR AN ABORT
9556 045160 012737 000001 177572  MOV     #1,#177572    ;TURN MMU ON
9557 045166 010767 135570      MOV     R7,SLOC00    ;SAVE PC
9558 045172 014225      MOV     -(R2),(R5)+  ;DO A RELOCATION
9559 045174 004767 000004      JSR     PC,TS12        ;CHECK IF AN ABORT OCCURRED AND IF
9560                                     ;YES IF MMR1 EQUALS EXPECTED DATA
9561
9562 045200 000167 000046      JMP     T12FIN
9563
9564 ;ROUTINE TO CHECK IF AN ABORT OCCURRED AND IF MMR1 EQUALS EXPECTED DATA
9565 ;
9566 045204 022767 000000 135564  TS12:  CMP     #0,FLAG      ;DID AN ABORT OCCUR
9567 045212 001401          BEQ     1#            ;YES GO ON
9568 045214 104002          ERROR  +2           ;MMU ERROR
9569                                     ;NO GO TO ERROR
9570 045216 020367 135564  1#:    CMP     R3,SAVMR1   ;TEST MMR1 FOR EXPECTED DATA
9571 045222 001401          BEQ     2#            ;OK GO ON
9572 045224 104002          ERROR  +2           ;MMU ERROR
9573                                     ;NO GO TO ERROR
9574 045226 026767 135530 135554  2#:    CMP     SLOC00,SAVMR2 ;TEST MMR2 FOR EXPECTED DATA
9575 045234 001401          BEQ     3#            ;OK GO ON
9576 045236 104002          ERROR  +2           ;MMU ERROR
9577                                     ;NO GO TO ERROR
9578 045240 005067 135542  3#:    CLR     SAVMR1      ;CLEAR STATUS REG SAVE AREA
9579 045244 005067 135540          CLR     SAVMR2
9580 045250 000207          RTS     PC           ;RETURN
9581
9582 045252 000240      T12FIN: NOP
9583 045254      TSM13:
9584 ;
9585 ; ADDER RELOCATION TEST PART A
9586 ;*****
9587 045254 005037 177572      CLR     #177572      ;MMU OFF
9588 045260 005067 135512      CLR     FLAG         ;CLEAR MMU ABORT FLAG
9589 045264 005037 177776      CLR     #177776     ;INIT PSW
9590 045270 004767 065050      JSR     PC,MMU       ;INIT MMU
9591 045274 012737 000020 172516  MOV     #20,#172516  ;INIT MMR3

```

```

9592 045302 012703 045456      MOV      #PARAD1,R3      ;SETUP PARS WITH TEST VALUES
9593 045306 012701 045510      MOV      #PARVA1,R1      ;
9594 045312 012133      1#: MOV      (R1)+,B(R3)+      ;
9595 045314 021127 000333      CMP      (R1),#333      ;
9596 045320 001374      BNE      1#              ;
9597 045322 012703 045574      MOV      #PHY1,R3      ;SET POINTERS TO ADDER PART A
9598 045326 012701 045542      MOV      #VIR1,R1      ;TEST TABLES.
9599 045332 012702 045626      MOV      #MODE1,R2      ;
9600 045336 012237 177776      2#: MOV      (R2)+,B#177776  ;INIT PSW
9601 045342 013305      MOV      B(R3)+,R5      ;SAVE DATA AT PHYSICAL ADDRESS
9602 045344 012737 000001 177572  MOV      #1,B#177572    ;TURN MMU ON
9603 045352 006531      MFPI     B(R1)+        ;SAVE DATA AT RELOCATED VIRTUAL ADDRESS
9604 045354 012604      MOV      (SP)+,R4      ;
9605 045356 005037 177572      CLR      B#177572      ;TURN MMU OFF
9606 045362 020504      CMP      R5,R4        ;IS DATA EQUAL TO EXPECTED
9607 045364 001401      BEQ      3#           ;YES GO ON
9608 045366 104002      ERROR   +2           ;MMU ERROR
9609
9610 045370 021327 000111      3#: CMP      (R3),#111    ;NO IT IS AN ADDER ERROR
9611 045374 001360      BNE      2#           ;ARE WE READY TO TEST DATA SPACE
9612 045376 005203      INC      R3           ;NO GO TO 2#
9613 045400 005203      INC      R3           ;POINT TO DATA SPACE VALUES
9614 045402 005201      INC      R1           ;
9615 045404 005201      INC      R1           ;
9616 045406 005202      INC      R2           ;
9617 045410 005202      INC      R2           ;
9618 045412 012237 177776      MOV      (R2)+,B#177776 ;INIT PSW
9619 045416 013305      MOV      B(R3)+,R5      ;SAVE DATA AT PHYSICAL ADDRESS
9620 045420 012737 000027 172516  MOV      #27,B#172516   ;INIT MMR3
9621 045426 012737 000001 177572  MOV      #1,B#177572    ;TURN MMU ON
9622 045434 106531      MFPI     B(R1)+        ;SAVE DATA AT RELOCATED VIRTUAL ADDRESS
9623 045436 012604      MOV      (SP)+,R4      ;POP THE STACK
9624 045440 005037 177572      CLR      B#177572      ;TURN MMU OFF
9625 045444 020504      CMP      R5,R4        ;IS DATA EQUAL TO EXPECTED
9626 045446 001401      BEQ      4#           ;YES GO ON
9627 045450 104002      ERROR   +2           ;MMU ERROR
9628
9629 045452      4#:
9630 045452 000167 000202      JMP      T13FIN        ;NO IT IS AN ADDER ERROR
9631
9632      ;ADDER TEST PART A TABLES
9633
9634 045456 172240      PARAD1: .WORD 172240
9635 045460 177642      .WORD 177642
9636 045462 172252      .WORD 172252
9637 045464 177640      .WORD 177640
9638 045466 172242      .WORD 172242
9639 045470 172254      .WORD 172254
9640 045472 177652      .WORD 177652
9641 045474 177644      .WORD 177644
9642 045476 172246      .WORD 172246
9643 045500 177654      .WORD 177654
9644 045502 172250      .WORD 172250
9645 045504 177660      .WORD 177660
9646 045506 000333      .WORD 333
9647 045510 000000      PARVA1: .WORD 000000

```

9648	045512	000010	.WORD	000010
9649	045514	177777	.WORD	177777
9650	045516	177601	.WORD	177601
9651	045520	000010	.WORD	000010
9652	045522	000052	.WORD	000052
9653	045524	000070	.WORD	000070
9654	045526	000010	.WORD	000010
9655	045530	000010	.WORD	000010
9656	045532	000060	.WORD	000060
9657	045534	000000	.WORD	000000
9658	045536	000010	.WORD	000010
9659	045540	000333	.WORD	333
9660	045542	000000	VIR1: .WORD	000000
9661	045544	025000	.WORD	025000
9662	045546	135224	.WORD	135224
9663	045550	017700	.WORD	017700
9664	045552	033000	.WORD	033000
9665	045554	145252	.WORD	145252
9666	045556	121000	.WORD	121000
9667	045560	043000	.WORD	043000
9668	045562	075000	.WORD	075000
9669	045564	142000	.WORD	142000
9670	045566	117700	.WORD	117700
9671	045570	000111	.WORD	111
9672	045572	007000	.WORD	007000
9673	045574	000000	PHY1: .WORD	000000
9674	045576	006000	.WORD	006000
9675	045600	015124	.WORD	015124
9676	045602	000000	.WORD	000000
9677	045604	014000	.WORD	014000
9678	045606	012452	.WORD	012452
9679	045610	010000	.WORD	010000
9680	045612	004000	.WORD	004000
9681	045614	016000	.WORD	016000
9682	045616	010000	.WORD	010000
9683	045620	017700	.WORD	017700
9684	045622	000111	.WORD	111
9685	045624	010000	.WORD	010000
9686	045626	010000	MODE1: .WORD	010000
9687	045630	030000	.WORD	030000
9688	045632	010000	.WORD	010000
9689	045634	030000	.WORD	030000
9690	045636	010000	.WORD	010000
9691	045640	010000	.WORD	010000
9692	045642	030000	.WORD	030000
9693	045644	030000	.WORD	030000
9694	045646	010000	.WORD	010000
9695	045650	030000	.WORD	030000
9696	045652	010000	.WORD	010000
9697	045654	000111	.WORD	111
9698	045656	030000	.WORD	030000
9699				
9700	045660		T13FIN:	
9701	045660		TS1822:	
9702			:	TEST 22/18 BIT ADDRESS OPTION
9703			;	*****

```

9704 ;CHECK THE SOFTWARE SWITCH REGISTER TO DETERMINE IF THIS IS A 22 BIT OR AN
9705 ;18 BIT ADDRESS SYSTEM. BIT 08 IN THE SWR=1 INDICATES AN 18 BIT SYSTEM.
9706 ;IF WE'RE IN A 22 BIT SYSTEM WE CAN PERFORM SOME EXTRA TESTS.
9707 045660 032777 000400 133252 BIT #BIT08,BSWR ;IS BIT 08 SET?
9708 045666 001405 BEQ 100# ;BRANCH IF ITS NOT
9709 045670 062737 000001 001204 ADD #1,0#0#TESTN ;KEEP TEST NUMBERS IN ORDER
9710 ;ADD 1 FOR THE TESTS WE'RE SKIPPING
9711 045676 000167 001422 JMP T14FIN ;SKIP OVER THESE TESTS IF IT IS
9712
9713 ;IF THIS IS A 22 BIT SYSTEM CHECK THE 22/18 BIT ADDRESS OPTION
9714
9715 ;TO TEST 22 BIT ADDRESSING WE DO THE FOLLOWING:
9716 ; A. ENABLE 22 BIT ADDRESSING MODE
9717 ; B. CLEAR ADDRESS 0
9718 ; C. WRITE PHYSICAL ADDRESS 17000000 WITH ALL ONES
9719 ; D. CHECK ADDRESS 0
9720 ;IF ADDRESS 0 IS UNCHANGED (=0) OR A TIME OUT OCCURRED, IT INDICATES
9721 ;22 BIT MODE IS FUNCTIONING.
9722 ;IF ADDRESS 0 =177777 IT INDICATES THAT 22 BIT MODE IS NOT FUNCTIONING.
9723
9724 045702 013767 000004 135052 100#: MOV #04,SLOC00 ;SAVE VECTOR
9725 045710 013767 000006 135046 MOV #06,SLOC01 ;SAVE VECTOR
9726 045716 012737 045776 000004 MOV #11,0#4 ;SET VECTOR FOR NXM TRAP
9727 045724 012737 000340 000006 MOV #340,0#6 ;
9728 045732 012767 000020 124556 MOV #20,SR3 ;ENABLE 22 BIT MODE ADDRESSING
9729 045740 012767 170000 124406 MOV #170000,KIPAR6 ;SET KIPAR6 FOR 1920-1924KW ADDR RANGE
9730 045746 012767 000001 131616 MOV #1,SRO ;ENABLE MMU
9731 045754 005067 132020 CLR 0 ;CLEAR ADDR 0
9732 045760 012737 177777 140000 MOV #177777,0#140000 ;MOVE ALL ONES TO ADDR 17000000 VIA KIPAR6
9733 ;A TIME OUT ERROR OR
9734 045766 005767 132006 TST 0 ;ADDR 0 REMAINING CLEAR INDICATES
9735 ;THAT 22 BIT ADDRESS MODE IS WORKING AND
9736 ;THAT SOME FURTHER TESTS SHOULD BE PERFORMED
9737 045772 001405 BEQ 2# ;IF ADDR 0 =177777
9738 ;ERROR! 22 BIT ADDRESS MODE BAD
9739 045774 104002 ERROR +2 ;MMU ERROR
9740 045776 012706 001000 1#: MOV #STBOT,SP ;GOT HERE AS A RESULT OF NXM TRAP---
9741 ;CLEAN UP THE STACK
9742 046002 005037 177766 CLR #177766 ;CLEAR CPU ERROR REGISTER
9743 046006 012737 046046 000004 2#: MOV #31,0#4 ;SET UP VECTOR FOR NXM TRAP
9744 046014 042767 000020 124474 BIC #BIT04,SR3 ;SET 18 BIT ADDRESSING MODE IN SR3
9745 046022 012767 170000 124324 MOV #170000,KIPAR6 ;SET KIPAR6 SO THAT BITS 18-21 SHOULD
9746 ;BE ASSERTED IF 22 BIT ADR WAS ENABLED
9747 046030 012737 177777 140000 MOV #177777,0#140000 ;TRY TO WRITE ADDR 17000000 VIA KIPAR6
9748 ;ADDR 0 SHOULD = 177777. A TIME OUT
9749 046036 022737 177777 000000 CMP #177777,0#0 ;OR ADDR 0 = ZERO INDICATES AN ERROR
9750 046044 001403 BEQ 4# ;GO TO NEXT TEST IF ADDR 0=177777
9751 046046 005067 131520 3#: CLR SRO ;DISABLE MMU BEFORE ERROR.
9752 ;ERROR! 18 BIT ADDR OPTION IS N.G.
9753 046052 104002 ERROR +2 ;MMU ERROR
9754
9755 ;TEST ADDRESS BITS 18 THRU 21
9756
9757
9758 046054 052767 000020 124434 4#: BIS #BIT04,SR3 ;ENABLE 22 BIT ADDRESSING MODE
9759 046062 012767 046124 131714 MOV #51,4 ;SET UP FOR NXM TRAP
    
```

```

9760 046070 005067 131704          CLR      0          ;CLEAR ADDRESS 0
9761 046074 012767 010000 124252  MOV     #10000,KIPAR6 ;TEST ADDRESS BIT 18
9762 046102 012737 177777 140000  MOV     #177777,#140000 ;WRITE ALL ONES TO ADDR 1000000
9763 046110 005767 131664          TST     0          ;TEST ADDRESS 0. SHOULD = ZERO
9764 046114 001403          BEQ     5#         ;BRANCH IF ADDRESS 0=0
9765 046116 005067 131450          CLR     SRO       ;DISABLE MMU BEFORE ERROR
9766 046122 104002          ERROR   +2       ;MMU ERROR
9767
9768 046124 012737 046166 000004 5#:  MOV     #6#,B#4    ;ERROR! BIT 18 DID NOT ASSERT
9769 046132 005067 131642          CLR     0         ;SET UP FOR NXM TRAP
9770 046136 012767 020000 124210  MOV     #20000,KIPAR6 ;CLEAR ADDR 0
9771 046144 012737 177777 140000  MOV     #177777,#140000 ;TEST ADDRESS BIT 19
9772 046152 005767 131622          TST     0         ;WRITE ALL ONES TO ADDR 2000000
9773 046156 001403          BEQ     6#         ;TEST ADDR 0. SHOULD= ZERO
9774 046160 005067 131406          CLR     SRO       ;BRANCH IF ADDRESS 0=0
9775 046164 104002          ERROR   +2       ;DISABLE MMU BEFORE ERROR
9776
9777 046166 012737 046230 000004 6#:  MOV     #7#,B#4    ;MMU ERROR
9778 046174 005067 131600          CLR     0         ;ERROR! BIT 19 DID NOT ASSERT
9779 046200 012767 040000 124146  MOV     #40000,KIPAR6 ;SET UP FOR NXM TRAP
9780 046206 012737 177777 140000  MOV     #177777,#140000 ;CLEAR ADDR 0
9781 046214 005767 131560          TST     0         ;TEST ADDRESS BIT 20
9782 046220 001403          BEQ     7#         ;WRITE ALL ONES TO ADDR 4000000
9783 046222 005067 131344          CLR     SRO       ;TEST ADDR 0. SHOULD =0
9784 046226 104002          ERROR   +2       ;BRANCH IF ADDRESS 0 =0
9785
9786 046230 012737 046272 000004 7#:  MOV     #8#,B#4    ;DISABLE MMU BEFORE ERROR
9787 046236 005067 131536          CLR     0         ;MMU ERROR
9788 046242 012767 100000 124104  MOV     #100000,KIPAR6 ;ERROR! BIT 20 DID NOT ASSERT
9789 046250 012737 177777 140000  MOV     #177777,#140000 ;SET UP FOR NXM
9790 046256 005767 131516          TST     0         ;CLEAR ADDRESS 0
9791 046262 001403          BEQ     8#         ;TEST ADDRESS BIT 21
9792 046264 005067 131302          CLR     SRO       ;WRITE ALL ONES AT ADDR 10000000
9793 046270 104002          ERROR   +2       ;CHECK ADDRESS 0. SHOULD = 0
9794
9795 046272 005067 131274          CLR     SRO       ;BRANCH IF ADDR 0 = 0
9796 046276 005037 177766          CLR     #177766   ;DISABLE MMU BEFORE ERROR
9797 046302 012706 001000          MOV     #STBOT,R6 ;MMU ERROR
9798 046306 013737 002762 000004  MOV     #SLOC00,B#4 ;ERROR! ADDR BIT 21 DID NOT ASSERT
9799 046314 013737 002764 000006  MOV     #SLOC01,B#6 ;DISABLE MMU
9800
9801 046322          TSM14:          ;CLEAR CPU ERROR REGISTER
9802          ; ADDER RELOCATION TEST PART B
9803          ;*****
9804          ;(NEED 22 BITS OF MEMORY ADDRESSING)
9805 046322 005037 177572          CLR     #SRO      ;TURN OFF MMU.
9806 046326 005067 131434          CLR     CPEREG   ;CLEAR THE CPU ERROR REGISTER
9807 046332 013737 000004 002762  MOV     #4,#SLOC00 ;SAVE LOC 4 IN SLOC00.
9808 046340 013737 000006 002764  MOV     #6,#SLOC01 ;SAVE LOC 6 IN SLOC01.
9809 046346 012737 047036 000004  MOV     #NXMTRP,B#4 ;SET UP FOR TIMEOUT TRAP
9810 046354 012737 000340 000006  MOV     #340,B#6  ;SET UP FOR TIMEOUT TRAP
9811 046362 005037 172340          CLR     #KIPAR0  ;SET KER PAR0 FOR 1ST 4KW OF MEMORY.
9812 046366 012767 077406 123704  MOV     #77406,KIPDR0 ;SET KER PDR FOR 4KW R/W ACCESS.
9813 046374 012737 177500 172354  MOV     #177500,#KIPAR6 ;SET UP KERNEL PAGE ADDR REG 6
9814          ;FOR HIGHEST 4K WORDS OF NON-I/O
9815          ;FOR 2 MEG WORDS OF MEMORY.

```

9816	046402	012767	077406	123704	MOV	#77406,KIPDR6	;SET KER PDR6 FOR 4KW R/W ACCESS.
9817	046410	012737	000020	172516	MOV	#20,#SR3	;ENABLE 22 BIT ADDRESSING.
9818	046416	012737	000001	177572	MOV	#1,#SR0	;TURN ON THE MMU.
9819	046424	005737	157776		TST	#157776	;ATTEMPT TO ADDRESS LAST MEMORY ADDR.
9820							;*****WILL TRAP TO 4 IF 2 MEG WORDS OF MEMORY NOT AVAILABLE*****
9821	046430	013737	002762	000004	MOV	#SLOC00,#4	;RESTORE LOC 4
9822	046436	013737	002764	000006	MOV	#SLOC01,#6	;RESTORE LOC 6
9823	046444	005037	177572		CLR	#177572	;MMU OFF
9824	046450	005037	002776		CLR	#FLAG	;CLEAR MMU ABORT FLAG
9825	046454	004767	063664		JSR	PC,MMU	;INIT MMU
9826	046460	012737	010000	177776	MOV	#10000,#177776	;INIT PSW
9827	046466	012737	000020	172516	MOV	#20,#172516	;INIT MMR3
9828	046474	052737	001000	177746	BIS	#1000,#177746	;TURN CACHE TEST FEATURE ON
9829	046502	012704	047240		MOV	#PARVA3,R4	;SET POINTERS TO INIT TABLES
9830	046506	012701	047272		MOV	#VIR3,R1	
9831	046512	012437	172246		MOV	(R4)+,#172246	;INIT SIPAR3
9832	046516	012737	000001	177572	MOV	#1,#177572	;TURN MMU ON
9833	046524	012746	125252		MOV	#125252,-(SP)	;PUSH BACKGROUND DATA ON TO THE STACK
9834	046530	006671	000000		MTPD	#0(R1)	;WRITE DATA TO PHYSICAL ADDRESS
9835	046534	006531			MFPD	#(R1)+	;WRITE DATA AT PHYSICAL ADDRESS TO STACK
9836	046536	022726	125252		CMP	#125252,(SP)+	;IS DATA EQUAL TO EXPECTED
9837	046542	001403			BEQ	2#	;YES GO ON
9838	046544	005037	177572		CLR	#177572	;TURN MMU OFF
9839	046550	104002			ERROR	+2	;MMU ERROR
9840							;NOT EQUAL GO TO ERROR
9841	046552	005037	177572	2#:	CLR	#177572	;TURN MMU OFF
9842	046556	021427	000333		CMP	(R4),#333	;ARE WE DONE
9843	046562	001353			BNE	1#	;NO GO TO 1#
9844	046564	012704	047122		MOV	#PARVA2,R4	;SET POINTERS TO PAR INIT TABLES
9845	046570	012701	047070		MOV	#PARAD2,R1	
9846	046574	012431		3#:	MOV	(R4)+,#(R1)+	;INIT PARS
9847	046576	021127	000333		CMP	(R1),#333	;ARE WE DONE
9848	046602	001374			BNE	3#	;NO, GO TO 3#
9849	046604	012704	047206		MOV	#MODE2,R4	;SET POINTERS TO ADDER PART B TABLES
9850	046610	012701	047154		MOV	#VIR2,R1	
9851	046614	012702	047240		MOV	#PARVA3,R2	
9852	046620	012703	047272		MOV	#VIR3,R3	
9853	046624	004767	000076	4#:	JSR	PC,TS14	;WRITE DATA TO PHYSICAL ADDRESS AND THEN
9854							;CHECK IF DATA AT PHYSICAL ADDRESS IS
9855							;EQUAL TO EXPECTED AND IF NOT DETERMINE
9856							;IF IT IS AN ADDER ERROR OR A MEMORY ERROR
9857	046630	021127	000111		CMP	(R1),#111	;HAVE WE DONE ALL THE 22 BIT MODE I SPACE
9858							;CASES
9859	046634	001373			BNE	4#	;NO GO TO 4#
9860	046636	005201			INC	R1	;POINT TO 22 BIT MODE D SPACE CASE
9861	046640	005201			INC	R1	
9862	046642	005204			INC	R4	
9863	046644	005204			INC	R4	
9864	046646	012737	000027	172516	MOV	#27,#172516	;INIT MMR3
9865	046654	012437	177776		MOV	(R4)+,#177776	;INIT PSW
9866	046660	012746	052525		MOV	#52525,-(SP)	;PUSH DATA ONTO STACK
9867	046664	012737	000001	177572	MOV	#1,#177572	;TURN MMU ON
9868	046672	106631			MTPD	#(R1)+	;WRITE DATA TO PHYSICAL ADDRESS
9869	046674	005037	177572		CLR	#177572	;TURN MMU OFF
9870	046700	012737	000020	172516	MOV	#20,#172516	;INIT MMR3
9871	046706	004767	000040		JSR	PC,T14	;CHECK IF DATA AT PHYSICAL ADDRESS IS EQUAL

```

9872
9873
9874 046712 005037 172516 CLR      @172516
9875 046716 004767 000004 JSR      PC,TS14
9876
9877
9878
9879
9880 046722 000167 000376 JMP      T14FIN
9881
9882 ;ROUTINE TO WRITE DATA TO PHYSICAL ADDRESS AND TO CHECK IF DATA AT
9883 ;PHYSICAL ADDRESS IS EQUAL TO EXPECTED AND IF NOT DETERMINE IF IT IS
9884 ;AN ADDER ERROR OR A MEMORY ERROR
9885
9886 046726 012437 177776 TS14:  MOV      (R4)+,@177776 ;INIT PSW
9887 046732 012737 000001 177572 MOV      @1,@177572 ;TURN MMU ON
9888 046740 012746 052525 MOV      @52525,-(SP) ;WRITE DATA ONTO STACK
9889 046744 006631 MTPI     @R1+ ;WRITE DATA TO PHYSICAL ADDRESS VIA STACK
9890 046746 005037 177572 CLR      @177572 ;TURN MMU OFF
9891 046752 012737 010000 177776 T14:  MOV      @10000,@177776 ;INIT PSW
9892 046760 012237 172246 MOV      (R2)+,@172246 ;INIT SIPAR3
9893 046764 012737 000001 177572 MOV      @1,@177572 ;TURN MMU ON
9894 046772 006573 000000 MFPI     @0(R3) ;DO RELOCATION
9895 046776 022726 052525 CMP      @52525,(SP)+ ;IS DATA EQUAL TO EXPECTED
9896 047002 001410 BEQ      2 ;YES GO ON
9897 047004 006573 000000 MFPI     @0(R3) ;WHAT TYPE OF ERROR IS IT
9898 047010 022726 125252 CMP      @125252,(SP)+
9899 047014 001402 BEQ      1 ;
9900 047016 104002 ERROR    +2 ;MMU ERROR
9901 ;IT IS A MEMORY ERROR
9902 047020 000401 BR       2 ;
9903 047022 104002 1:  ERROR    +2 ;MMU ERROR
9904 ;IT IS AN ADDER ERROR
9905 047024 005037 177572 2:  CLR      @177572 ;TURN MMU OFF
9906 047030 005203 INC      R3 ;
9907 047032 005203 INC      R3 ;
9908 047034 000207 RTS      PC ;RETURN
9909
9910 ;NON-EXISTANT MEMORY TRAP ROUTINE
9911
9912 047036 005037 177572 NXMTRP: CLR     @SRO ;TURN OFF MMU.
9913 047042 012716 047324 MOV      @T14FIN,(SP) ;SET UP STACK WITH RETURN ADDR.
9914 047046 013737 002762 000004 MOV      @SLOC00,@4 ;RESTORE LOC 4
9915 047054 013737 002764 000006 MOV      @SLOC01,@6 ;RESTORE LOC 6
9916 047062 005037 177766 CLR      @177766 ;CLEAR TIME OUT INDICATION FROM
9917 ;CPU ERROR REGISTER.
9918 047066 000006 RTT ;RETURN FROM TRAP; GO TO NEXT TEST.
9919
9920 ;ADDER TEST PART B TABLES
9921
9922 047070 177646 PARAD2: .WORD 177646
9923 047072 177650 .WORD 177650
9924 047074 177652 .WORD 177652
9925 047076 172240 .WORD 172240
9926 047100 177640 .WORD 177640
9927 047102 177642 .WORD 177642

```

9928	047104	172244	.WORD	172244
9929	047106	177644	.WORD	177644
9930	047110	172252	.WORD	172252
9931	047112	172352	.WORD	172352
9932	047114	177662	.WORD	177662
9933	047116	172242	.WORD	172242
9934	047120	000333	.WORD	333
9935	047122	157700	PARVA2: .WORD	157700
9936	047124	137700	.WORD	137700
9937	047126	077700	.WORD	077700
9938	047130	176777	.WORD	176777
9939	047132	007600	.WORD	007600
9940	047134	167700	.WORD	167700
9941	047136	175700	.WORD	175700
9942	047140	177425	.WORD	177425
9943	047142	177220	.WORD	177220
9944	047144	173700	.WORD	173700
9945	047146	176700	.WORD	176700
9946	047150	077400	.WORD	077400
9947	047152	000333	.WORD	333
9948	047154	070000	VIR2: .WORD	070000
9949	047156	110000	.WORD	110000
9950	047160	130000	.WORD	130000
9951	047162	000000	.WORD	000000
9952	047164	000000	.WORD	000000
9953	047166	030000	.WORD	030000
9954	047170	050000	.WORD	050000
9955	047172	052524	.WORD	052524
9956	047174	136000	.WORD	136000
9957	047176	130000	.WORD	130000
9958	047200	000111	.WORD	111
9959	047202	030000	.WORD	030000
9960	047204	030000	.WORD	030000
9961	047206	030000	MODE2: .WORD	030000
9962	047210	030000	.WORD	030000
9963	047212	030000	.WORD	030000
9964	047214	010000	.WORD	010000
9965	047216	030000	.WORD	030000
9966	047220	030000	.WORD	030000
9967	047222	010000	.WORD	010000
9968	047224	030000	.WORD	030000
9969	047226	010000	.WORD	010000
9970	047230	000000	.WORD	000000
9971	047232	000111	.WORD	111
9972	047234	030000	.WORD	030000
9973	047236	010000	.WORD	010000
9974	047240	160000	PARVA3: .WORD	160000
9975	047242	140000	.WORD	140000
9976	047244	100000	.WORD	100000
9977	047246	176770	.WORD	176770
9978	047250	007600	.WORD	007600
9979	047252	170000	.WORD	170000
9980	047254	176000	.WORD	176000
9981	047256	177552	.WORD	177552
9982	047260	177400	.WORD	177400
9983	047262	174000	.WORD	174000


```

9984 047264 177000 .WORD 177000
9985 047266 007500 .WORD 007500
9986 047270 000333 .WORD 333
9987 047272 060000 VIR3: .WORD 060000
9988 047274 060000 .WORD 060000
9989 047276 060000 .WORD 060000
9990 047300 060700 .WORD 060700
9991 047302 060000 .WORD 060000
9992 047304 060000 .WORD 060000
9993 047306 060000 .WORD 060000
9994 047310 060024 .WORD 060024
9995 047312 060000 .WORD 060000
9996 047314 060000 .WORD 060000
9997 047316 060000 .WORD 060000
9998 047320 060000 .WORD 060000
9999 047322 000333 .WORD 333
10000
10001
10002
10003 047324 ;
10004 ; T14FIN:
10005 ; TEST NON-EXISTANT MEMORY TRAP
10006 ; *****
10007 ; WE ARE ASSUMING THAT THE NON-EXISTANT MEMORY TIME OUT
10008 ; FEATURE IS WORKING SINCE WE CAN'T GUARANTEE THAT
10009 ; THE SYSTEM BEING TESTED HAS A NON-EXISTANT MEMORY LOCATION.
10010 ; AT THIS TIME WE WILL ATTEMPT TO TEST THE NXM FUNCTION
10011 047324 004767 063014 JSR PC,MMU ;INIT THE MMU
10012 047330 012737 177400 172354 MOV #177400,#KIPAR6 ;SET KIPAR6 TO RELOCATE TO HIGHEST MEMORY
10013 047336 016767 130442 133416 MOV 4,SLOC00 ;SAVE VECTOR
10014 047344 016767 000026 130432 MOV 2,4 ;LOAD VEC WITH ADDR OF TRAP HANDLER
10015 047352 052767 000001 130212 BIS #BIT00,SRO ;TURN ON THE MMU
10016 047360 005067 130402 CLR CPEREG ;CLEAR THE CPU ERROR REGISTER
10017 047364 005067 130406 CLR PS ;CLEAR THE PSW
10018 047370 005737 157776 TST #157776 ;ACCESS PHYSICAL ADDR 17757776
10019 047374 000415 1: BR NXMFIN ;IF IT DOESN'T TRAP WE'LL ASSUME
10020 ; THAT THIS IS A 4 MEGABYTE SYSTEM
10021 ; AND GO TO THE NEXT TEST
10022 047376 022767 000040 130362 2: CMP #BIT05,CPEREG ;IS CPU ERROR REGISTER CORRECT?
10023 047404 001401 BEQ 3: ;
10024 047406 104002 ERROR +2 ;MMU ERROR
10025 047410 022726 047374 3: CMP #1,(SP)+ ;IS CONTENTS OF STACK CORRECT?
10026 047414 001401 BEQ 4: ;
10027 047416 104002 ERROR +2 ;MMU ERROR
10028 047420 022726 000000 4: CMP #0,(SP)+ ;IS CONTENTS OF STACK CORRECT?
10029 047424 001401 BEQ NXMFIN ;
10030 047426 104002 ERROR +2 ;MMU ERROR
10031 047430 005067 130136 NXMFIN: CLR SRO ;TURN OFF THE MMU
10032 047434 005067 130326 CLR CPEREG ;CLEAR THE CPU ERROR REGISTER
10033 047440 016767 133316 130336 MOV SLOC00,4 ;RESTORE THE VECTOR
10034
10035
10036 047446 ; TSM15:
10037 ; PAGE WRITTEN BIT TEST
10038 047446 005037 177572 CLR #177572 ;MMU OFF
10039 047452 005067 133320 CLR FLAG ;CLEAR MMU ABORT FLAG

```

B15

10040	047456	004767	062662		JSR	PC,MMU		;INIT MMU
10041	047462	005037	177776		CLR	@177776		;INIT PSW
10042	047466	012704	172300		MOV	@172300,R4		;SET POINTER TO KPDRS
10043	047472	004767	000114		JSR	PC,T15		;DO RELOCATIONS AND TEST KPDRS FOR
10044								;PAGE WRITTEN BIT BEING SET AND IF
10045								;NOT SET GO TO ERROR
10046	047476	004767	000160		JSR	PC,T15		;DO RELOCATIONS AND TEST KPDRS FOR
10047								;PAGE WRITTEN BIT BEING SET AND IF NOT
10048								;SET GO TO ERROR
10049	047502	012737	050000	177776	MOV	@50000,@177776		;INIT PSW
10050	047510	012704	172200		MOV	@172200,R4		;SET POINTER TO SPDRS
10051	047514	004767	000072		JSR	PC,T15		;DO RELOCATIONS AND TEST SPDRS FOR
10052								;PAGE WRITTEN BIT BEING SET AND IF NOT
10053								;SET GO TO ERROR
10054	047520	004767	000136		JSR	PC,T15		;DO RELOCATIONS AND TEST SPDRS FOR
10055								;PAGE WRITTEN BIT BEING SET AND IF NOT
10056								;SET GO TO ERROR
10057	047524	005037	177776		CLR	@177776		;INIT PSW TO A KNOWN STATE
10058	047530	012737	170000	177776	MOV	@170000,@177776		;INIT PSW
10059	047536	012704	177600		MOV	@177600,R4		;SET POINTER TO UPDRS
10060	047542	004767	000044		JSR	PC,T15		;DO RELOCATIONS AND TEST UPDRS FOR
10061								;PAGE WRITTEN BIT BEING SET AND IF
10062								;NOT SET GO TO ERROR
10063	047546	004767	000110		JSR	PC,T15		;DO RELOCATIONS AND TEST UPDRS FOR
10064								;PAGE WRITTEN BIT BEING SET AND IF NOT
10065								;SET GO TO ERROR
10066	047552	005037	177776		CLR	@177776		;INIT PSW TO A KNOWN STATE
10067	047556	012704	172300		MOV	@172300,R4		;SET POINTER TO KPDRS
10068	047562	004767	000152		JSR	PC,T15		;EXPLICITLY WRITE TO KPDRS AND TEST
10069								;FOR PAGE WRITTEN BIT BEING CLEARED
10070								;AND IF NOT CLEARED GO TO ERROR
10071	047566	012704	172200		MOV	@172200,R4		;SET POINTER TO SPDRS
10072	047572	004767	000142		JSR	PC,T15A		;EXPLICITLY WRITE TO SPDRS AND TEST
10073								;FOR PAGE WRITTEN BIT BEING CLEARED
10074								;AND IF NOT CLEARED GO TO ERROR
10075	047576	012704	177600		MOV	@177600,R4		;SET POINTER TO UPDRS
10076	047602	004767	000132		JSR	PC,T15A		;EXPLICITLY WRITE TO UPDRS AND TEST
10077								;FOR PAGE WRITTEN BIT BEING CLEARED
10078								;AND IF NOT CLEARED GO TO ERROR
10079								
10080	047606	000167	000154		JMP	T15FIN		
10081								
10082								;ROUTINE TO DO RELOCATIONS AND TEST IPDRS FOR PAGE WRITTEN BIT BEING
10083								;SET AND IF NOT SET REPORT AN ERROR
10084								
10085	047612	005001			T15:	CLR R1		;SET POINTER TO VIRTUAL ADDRESS
10086	047614	012737	000020	172516	MOV	@20,@172516		;INIT MMU
10087	047622	012737	000001	177572	10:	MOV @1,@177572		;TURN MMU ON
10088	047630	011111			MOV	(R1),(R1)		;DO A RELOCATION
10089	047632	005037	177572		CLR	@177572		;TURN MMU OFF
10090	047636	022427	077506		CMF	(R4),@77506		;IS DATA EQUAL TO EXPECTED
10091	047642	001401			BEQ	2		;OK GO ON
10092	047644	104002			ERROR	+2		;MMU ERROR
10093								;NO GO TO ERROR
10094	047646	062701	020000		21:	ADD @20000,R1		;POINT TO NEXT VIRTUAL ADDRESS
10095	047652	020127	160000		CMF	R1,@160000		;ARE WE DONE

```

10096 047656 001361          BNE 18          ;NO GO TO 18
10097 047660 000207          RTS  PC          ;RETURN
10098
10099          ;ROUTINE TO DO RELOCATIONS AND TEST DPDRS FOR PAGE WRITTEN BIT BEING SET
10100          ;AND IF NOT SET REPORT AN ERROR
10101
10102 047662 005001          T15: CLR  R1          ;SET POINTER TO VIRTUAL ADDRESS
10103 047664 062704 000002      ADD  #2,R4        ;POINT TO FIRST DPDR
10104 047670 012737 000027 172516  MOV  #27,#172516 ;INIT MMU3
10105 047676 012737 000001 177572 18:  MOV  #1,#177572  ;TURN MMU ON
10106 047704 011146          MOV  (R1),-(SP)  ;PUSH DATA ONTO THE STACK
10107 047706 106611          MTPD (R_)        ;DO A RELOCATION
10108 047710 005037 177572      CLR  #177572     ;TURN MMU OFF
10109 047714 022427 077506      CMP  (R4)+,#77506 ;IS DATA EQUAL TO EXPECTED
10110 047720 001401          BEQ  28          ;OK GO ON
10111 047722 104002          ERROR +2        ;MMU ERROR
10112
10113 047724 062701 020000      28:  ADD  #20000,R1   ;NO GO TO ERROR
10114 047730 020127 160000      CMP  R1,#160000  ;POINT TO NEXT VIRTUAL ADDRESS
10115 047734 001360          BNE  18          ;ARE WE DONE
10116 047736 000207          RTS  PC          ;NO GO TO 18
10117
10118          ;ROUTINE TO EXPLICITLY WRITE TO PDRS AND TEST PAGE WRITTEN BIT FOR BEING
10119          ;CLEARED AND IF NOT CLEARED REPORT AN ERROR
10120
10121 047740 005002          T15A: CLR  R2          ;CLEAR COUNTER
10122 047742 011414          18:  MOV  (R4),(R4)   ;DO AN EXPLICIT WRITE TO PDR
10123 047744 022427 077406      CMP  (R4)+,#77406 ;IS DATA EQUAL TO EXPECTED
10124 047750 001401          BEQ  28          ;OK GO ON
10125 047752 104002          ERROR +2        ;MMU ERROR
10126
10127 047754 005202          28:  INC  R2          ;NO GO TO ERROR
10128 047756 020227 000020      CMP  R2,#20      ;INCREMENT POINTER
10129 047762 001367          BNE  18          ;ARE WE DONE
10130 047764 000207          RTS  PC          ;NO GO TO 18
10131 047766
10132
10133 047766          T15FIN:
10134
10135 047766 005037 177572      TSM16: TEST CSM (CALL SUPERVISOR MODE)
10136 047772 005037 002776      CLR  #177572     ;MMU OFF
10137 047776 012704 050316      CLR  #0FLAG     ;CLEAR MMU ABORT FLAG
10138 050002 004767 062336      MOV  #TMM16E,R4 ;INIT R4
10139 050006 012737 000037 172516 JSR  PC,MMU      ;INIT MMU
10140 050014 005037 177776      MOV  #37,#172516 ;ENABLE CSM INSTRUCTION
10141 050020 013746 000010      CLR  #177776    ;SET PS TO KER MODE
10142 050024 013746 000014      MOV  #10,-(SP)  ;SAVE VECTORS
10143 050030 013746 000016      MOV  #14,-(SP)  ;
10144 050034 012737 050206 000010  MOV  #16,-(SP)  ;
10145 050042 012737 000137 000014  MOV  #TMM16B,#10 ;SETUP NEW VECTORS
10146 050050 012737 050326 000016  MOV  #137,#14   ;
10147 050056 007014          MOV  #TMM16A,#16 ;
10148 050060 104002          .WORD 7014      ; TEST INSTRUCTION
10149
10150 050062 012737 050236 000010 TSM16A: MOV  #TMM16C,#10 ;GO TO ERROR IF NOT TRAPPED
10151 050070 012737 000027 172516  MOV  #27,#172516 ;SETUP NEW VECTOR
;DISABLE CSM INSTRUCTION

```

```

10152 050076 012737 140000 177776      MOV      #140000,#177776      ;SET PS TO USER MODE
10153 050104 007014                .WORD    7014                ; TEST INSTRUCTION
10154 050106 104002                ERROR    +2                  ;MMU ERROR
10155                                ;GO TO ERROR IF NOT TRAPPED
10156 050110 012737 050266 000010 TSM16B: MOV      #TMM16D,#10      ;SETUP NEW VECTOR
10157 050116 012737 000027 172516      MOV      #27,#172516        ;DISABLE CSM INSTRUCTION
10158 050124 005037 177776      CLR      #177776            ;SET PS TO KER MODE
10159 050130 007014                .WORD    7014                ; TEST INSTRUCTION
10160 050132 104002                ERROR    +2                  ;MMU ERROR
10161                                ;GO TO ERROR IF NOT TRAPPED
10162 050134 012737 000037 172516 TSM16C: MOV      #37,#172516        ;ENABLE CSM INSTRUCTION
10163 050142 012737 040000 177776      MOV      #40000,#177776     ;SET PS TO SUP MODE
10164 050150 012706 000700                MOV      #700,R6            ;INIT SUP SP
10165 050154 012737 140000 177776      MUV     #140000,#177776     ;SET PS TO USER MODE
10166 050162 012706 000600                MOV      #600,R6            ;INIT USER SP
10167 050166 012737 000014 000010      MOV      #14,#10            ;SETUP NEW VECTOR
10168 050174 000277                SCC                                ;SET ALL CC BITS
10169 050176 007024                .WORD    7024                ; TEST INSTRUCTION
10170 050200 104002                TSM16D: ERROR    +2          ;MMU ERROR
10171                                ;GO TO ERROR IF NOT TRAPPED
10172 050202 000167 000504                JMP      TM16A
10173                                ;
10174                                ;
10175 050206 042737 007777 177776 TMM16B: BIC      #7777,#177776    ;CLEAR UNWANTED BITS
10176 050214 022737 000000 177776      CMP      #0,#177776         ;IS PS CORRECT
10177 050222 001401                BEQ      1#                  ;YES GO ON
10178 050224 104002                ERROR    +2                  ;MMU ERROR
10179                                ;NO GO TO ERROR
10180 050226 005726                1#:   TST      (SP)+         ;CLEAN UP STACK
10181 050230 005726                TST      (SP)+
10182 050232 000167 177624                JMP      TSM16A             ;
10183 050236 042737 007777 177776 TMM16C: BIC      #7777,#177776    ;CONTINUE TESTING
10184 050244 022737 030000 177776      CMP      #30000,#177776    ;CLEAR UNWANTED BITS
10185 050252 001401                BEQ      1#                  ;IS PS CORRECT
10186 050254 104002                ERROR    +2                  ;YES GO ON
10187                                ;MMU ERROR
10188 050256 005726                1#:   TST      (SP)+         ;NO GO TO ERROR
10189 050260 005726                TST      (SP)+             ;CLEAN UP STACK
10190 050262 000167 177622                JMP      TSM16B             ;
10191 050266 042737 007777 177776 TMM16D: BIC      #7777,#177776    ;CONTINUE TESTING
10192 050274 022737 000000 177776      CMP      #0,#177776         ;CLEAR UNWANTED BITS
10193 050302 001401                BEQ      1#                  ;IS PS CORRECT
10194 050304 104002                ERROR    +2                  ;YES GO ON
10195                                ;MMU ERROR
10196 050306 005726                1#:   TST      (SP)+         ;NO GO TO ERROR
10197 050310 005726                TST      (SP)+             ;CLEAN UP STACK
10198 050312 000167 177616                JMP      TSM16C             ;
10199 050316 156430                TMM16E: .WORD    156430      ;CONTINUE TESTING
10200 050320 104002                TMM16F: ERROR    +2          ; TEST LOCATION
10201                                ;MMU ERROR
10202 050322 000167 000364                JMP      TM16A             ;GO TO ERROR IF DIDN'T ABORT
10203 050326 022737 070017 177776 TMM16A: CMP      #70017,#177776    ;IS PS CORRECT
10204 050334 001401                BEQ      1#                  ;YES GO ON
10205 050336 104002                ERROR    +2                  ;MMU ERROR
10206                                ;NO GO TO ERROR
10207 050340 020627 000572                1#:   CMP      R6,#572      ;IS SP CORRECT

```

```

10208 050344 001401          BEQ      2#          ;YES GO ON
10209 050346 104002          ERROR    +2         ;MMU ERROR
10210                                ;NO GO TO ERROR
10211 050350 020427 050320  2# :    CMP      R4,#TMM16E+2    ;IS R4 CORRECT
10212 050354 001401          BEQ      3#          ;YES GO ON
10213 050356 104002          ERROR    +2         ;MMU ERROR
10214                                ;NO GO TO ERROR
10215 050360 023727 050316 156430 3# :    CMP      @TMM16E,@156430    ;IS TEST LOCATION OK
10216 050366 001401          BEQ      4#          ;YES GO ON
10217 050370 104002          ERROR    +2         ;MMU ERROR
10218                                ;NO GO TO ERROR
10219 050372 022627 156430  4# :    CMP      (SP)+,@156430    ;IS STACK CORRECT
10220 050376 001401          BEQ      5#          ;YES GO ON
10221 050400 104002          ERROR    +2         ;MMU ERROR
10222                                ;NO GO TO ERROR
10223 050402 022627 050200  5# :    CMP      (SP)+,@TSM16D    ;IS STACK CORRECT
10224 050406 001401          BEQ      6#          ;YES GO ON
10225 050410 104002          ERROR    +2         ;MMU ERROR
10226                                ;NO GO TO ERROR
10227 050412 022627 140000  6# :    CMP      (SP)+,@140000    ;IS STACK CORRECT
10228 050416 001401          BEQ      7#          ;YES GO ON
10229 050420 104002          ERROR    +2         ;MMU ERROR
10230                                ;NO GO TO ERROR
10231 050422 012706 000700  7# :    MOV      @700,R6          ;RESTORE SUP SP
10232 050426 012737 140000 177776  MOV      @140000,@177776    ;SET PS TO USER MODE
10233 050434 020627 000600  CMP      R6,@600          ;IS USER SP CORRECT
10234 050440 001401          BEQ      8#          ;YES GO ON
10235 050442 104002          ERROR    +2         ;MMU ERROR
10236                                ;NO GO TO ERROR
10237 050444 012767 077400 121526 8# :    MOV      @77400,SIPDR0    ;SETUP SIPDR0 TO ABORT
10238 050452 012737 050320 000016  MOV      @TMM16F,@16        ;SETUP VECTOR
10239 050460 012737 000001 002776  MOV      @1,@FLAG          ;SETUP FLAG FOR AN ABORT
10240 050466 012737 000001 177572  MOV      @1,@177572        ;TURN MMU ON
10241 050474 010701          MOV      R7,R1           ;SAVE OLD PC
10242 050476 007014          .WORD   7014            ; TEST INSTRUCTION
10243 050500 022737 000000 002776  CMP      @0,@FLAG          ;DID AN ABORT OCCUR
10244 050506 001401          BEQ      9#          ;YES GO ON
10245 050510 104002          ERROR    +2         ;MMU ERROR
10246                                ;NO GO TO ERROR
10247 050512 023701 003010  9# :    CMP      @SAVMR2,R1       ;IS MMR2 CORRECT
10248 050516 001401          BEQ     10#          ;YES GO ON
10249 050520 104002          ERROR    +2         ;MMU ERROR
10250                                ;NO GO TO ERROR
10251 050522 023727 003004 100041 10# :   CMP      @SAVMR0,@100041    ;IS MMR0 CORRECT
10252 050530 001401          BEQ     11#          ;YES GO ON
10253 050532 104002          ERROR    +2         ;MMU ERROR
10254                                ;NO GO TO ERROR
10255 050534 012737 000037 172516 11# :   MOV      @37,@172516        ;ENABLE CSM
10256 050542 012737 040000 177776  MOV      @40000,@177776    ;SET PSW TO SUP
10257 050550 012706 000700          MOV      @700,R6          ;SETUP SUP SP
10258 050554 012737 140000 177776  MOV      @140000,@177776   ;SET PSW TO USE
10259 050562 012706 000600          MOV      @600,R6          ;SETUP USE SP
10260 050566 012737 000014 000010  MOV      @14,@10          ;SETUP NEW VECTOR
10261 050574 012737 050616 000016  MOV      @TS16,@16        ;SETUP NEW VECTOR
10262 050602 000277          SCC                                ;SET ALL CC BITS
10263 050604 007027          .WORD   7027            ;TEST INSTRUCTION

```

```

10264 050606 045712          .WORD 45712
10265 050610 104002          TS16A: ERROR +2          ;MMU ERROR
10266                                     ;GO TO ERROR IF DIDN'T TRAP
10267 050612 000167 000074          JMP TM16A
10268 050616 022737 070017 177776 TS16: CMP #70017,B#177776          ;IS PSW CORRECT
10269 050624 001401          BEQ 200#          ;YES GO ON
10270 050626 104002          ERROR +2          ;MMU ERROR
10271                                     ;NO GO TO ERROR
10272 050630 020627 000572          200#: CMP R6,#572          ;IS SP CORRECT
10273 050634 001401          BEQ 201#          ;YES GO ON
10274 050636 104002          ERROR +2          ;MMU ERROR
10275                                     ;NO GO TO ERROR
10276 050640 022627 045712          201#: CMP (SP)+,#45712          ;IS STACK CORRECT
10277 050644 001401          BEQ 202#          ;YES GO ON
10278 050646 104002          ERROR +2          ;MMU ERROR
10279                                     ;NO GO TO ERROR
10280 050650 022627 050610          202#: CMP (SP)+,#TS16A          ;IS STACK CORRECT
10281 050654 001401          BEQ 203#          ;YES GO ON
10282 050656 104002          ERROR +2          ;MMU ERROR
10283                                     ;NO GO TO ERROR
10284 050660 022627 140000          203#: CMP (SP)+,#140000          ;IS STACK CORRECT
10285 050664 001401          BEQ 204#          ;YES GO ON
10286 050666 104002          ERROR +2          ;MMU ERROR
10287                                     ;NO GO TO ERROR
10288 050670 012706 000700          204#: MOV #700,R6          ;RESTORE SUP SP
10289 050674 012737 140000 177776 MOV #140000,B#177776          ;SET PSW TO USER MODE
10290 050702 020627 000600          CMP R6,#600          ;IS USER SP CORRECT
10291 050706 001401          BEQ TM16A          ;YES GO ON
10292 050710 104002          ERROR +2          ;MMU ERROR
10293                                     ;NO GO TO ERROR
10294 050712 005037 177776          TM16A: CLR B#177776          ;SET PS TO KER MODE
10295 050716 012637 000016          MOV (SP)+,B#16          ;RESTORE VECTORS
10296 050722 012637 000014          MOV (SP)+,B#14          ;
10297 050726 012637 000010          MOV (SP)+,B#10          ;
10298
10299
10300          ;*****
10301          .SBTTL FLOATING POINT TESTS
10302          ;*****
10303          ; BEGIN FLOATING POINT TESTING
10304          ;*****
10305 050732          ;*****
10306          MBT1:
10307
10308          ; FPP REGISTER BIT TESTS
10309          ;*****
10310          ;R5=FPP POINTER
10311          ;R1=TEMPORARY COUNTER
10312          ;R2=POINTER TO EXPECTED DATA
10313          ;R3=POINTER TO RECEIVED DATA
10314          ;R4=ODD/EVEN COUNTER
10314 050732 170011          SETD
10315 050734 005005          MBT2: CLR R5          ;SETUP FPP ACC POINTER
10316 050736 012702 003040          MOV #BTEXP,R2          ;POINT TO TEST DATA
10317 050742 012703 003050          MOV #BTRES,R3          ;POINT TO RECEIVED DATA
10318 050746 170400          MBT2A: CLRD ACO          ;SETUP FPP REGISTER VALUES
10319 050750 174012          STD ACO,(R2)          ;CLEAR EXPECTED VALUE

```

```

10320 050752 005004
10321 050754 170400
10322 050756 170401
10323 050760 170402
10324 050762 170403
10325 050764 170404
10326 050766 170405
10327
10328 050770 010501
10329 050772 070127 000014
10330 050776 062701 051004
10331 051002 000111
10332 051004 172467 132030
10333 051010 174067 132034
10334 051014 000167 000074
10335 051020 172567 132014
10336 051024 174167 132020
10337 051030 000167 000060
10338 051034 172667 132000
10339 051040 174267 132004
10340 051044 000167 000044
10341 051050 172767 131764
10342 051054 174367 131770
10343 051060 000167 000030
10344 051064 172467 131750
10345 051070 174004
10346 051072 172404
10347 051074 000167 177710
10348 051100 172467 131734
10349 051104 174005
10350 051106 172405
10351 051110 000167 177674
10352 051114 026767 131720 131726
10353 051122 001014
10354 051124 026767 131712 131720
10355 051132 001010
10356 051134 026767 131704 131712
10357 051142 001004
10358 051144 026767 131676 131704
10359 051152 001401
10360 051154 104003
10361
10362
10363 051156
10364 051156 005001
10365 051160 005705
10366 051162 001411
10367 051164 020527 000004
10368 051170 100006
10369 051172 174067 131652
10370 051176 004767 000216
10371 051202 001401
10372 051204 104003
10373
10374 051206 020527 000001
10375 051212 001406

BTGO: CLR R4
      CLRD ACO ;SETUP FPP REGISTER VALUES
      CLRD AC1
      CLRD AC2
      CLRD AC3
      CLRD AC4
      CLRD AC5

      MOV R5,R1 ;GET FPP AC NUMBER INTO R1
      MUL #14,R1 ;ALLOW 10 LOCATIONS FOR OPERATION
      ADD #MAC0,R1 ;SETUP JFP LOCATION
      JMP (R1)

MAC0: LDD BTEXP,ACO ;LOAD TEST DATA INTO TEST REGISTER
MAC0A: STD ACO,BTRES ;SAVE TEST RESULT
      JMP MACE ;GET OUT

MAC1: LDD BTEXP,AC1 ;LOAD TEST DATA INTO TEST REGISTER
      STD AC1,BTRES ;SAVE TEST RESULT
      JMP MACE ;GET OUT

MAC2: LDD BTEXP,AC2 ;LOAD TEST DATA INTO TEST REGISTER
      STD AC2,BTRES ;SAVE TEST RESULT
      JMP MACE ;GET OUT

MAC3: LDD BTEXP,AC3 ;LOAD TEST DATA INTO TEST REGISTER
      STD AC3,BTRES ;SAVE TEST RESULT
      JMP MACE ;GET OUT

MAC4: LDD BTEXP,ACO ;LOAD TEST DATA INTO TEST REGISTER
      STD ACO,AC4 ;SAVE TEST RESULT
      LDD AC4,ACO ;GET OUT
      JMP MAC0A

MAC5: LDD BTEXP,ACO ;LOAD TEST DATA INTO TEST XFER REGISTER
      STD ACO,AC5 ;LOAD TEST REGISTER
      LDD AC5,ACO ;STORE RESULT INTO XFER FPP REGISTER
      JMP MAC0A ;GET OUT

MACE: CMP BTEXP,BTRES ;BRANCH IF REGISTER ERROR
      BNE BTER
      CMP BTEXP+2,BTRES+2
      BNE BTER
      CMP BTEXP+4,BTRES+4
      BNE BTER
      CMP BTEXP+6,BTRES+6
      BEQ MBT8 ;GOOD RESULT
      BTER: ERROR +3 ;FPP ERROR
      ;FPP AC LOADED INCORRECTLY
      ;NOW VERIFY THE OTHER REGISTERS REMAINED ZERO

MBT8: CLR R1 ;CLEAR TEMPORARY COUNTER
      TST R5 ;SEE IF R0 UNDER TEST
      BEQ MBT8A ;BRANCH IF TESTING R0
      CMP R5,#4 ;SEE IF TESTING FPP REGISTER >R4
      BPL MBT8A ;SKIP R0 TESTING
      STD ACO,BTRES ;SAVE AC TEST RESULT
      JSR R7,BTST ;VERIFY THAT CONTENTS REMAINED ZERO
      BEQ MBT8A ;BRANCH IF EXPECTED RESULT
      ERROR +3 ;FPP ERROR
      ;BAD ACO

MBT8A: CMP R5,#1 ;SEE IF R1 UNDER TEST
      BEQ MBT8 ;BRANCH IF R1 UNDER TEST
    
```

10376	051214	174167	131630		STD	AC1,BTRES		;SAVE AC TEST RESULT
10377	051220	004767	000174		JSR	R7,BTTST		;VERIFY THAT CONTENTS REMAINED ZERO
10378	051224	001401			BEQ	MBT88		;BRANCH IF GOOD
10379	051226	104003			ERROR	+3		;FPP ERROR
10380								;BAD AC1
10381	051230	020527	000002	MBT88:	CMP	R5,#2		;SEE IF TESTING FPP REGISTER AC2
10382	051234	001406			BEQ	MBT8C		;BRANCH IF R2 UNDER TEST
10383	051236	174267	131606		STD	AC2,BTRES		;SAVE AC TEST RESULT
10384	051242	004767	000152		JSR	R7,BTTST		;VERIFY THAT CONTENTS REMAINED ZERO
10385	051246	001401			BEQ	MBT8C		;BRANCH IF GOOD
10386	051250	104003			ERROR	+3		;FPP ERROR
10387								;BAD AC2
10388	051252	020527	000003	MBT8C:	CMP	R5,#3		;SEE IF R3 UNDER TEST
10389	051256	001406			BEQ	MBT8D		;BRANCH IF R3 UNDER TEST
10390	051260	174367	131564		STD	AC3,BTRES		;SAVE AC TEST RESULT
10391	051264	004767	000130		JSR	R7,BTTST		;VERIFY THAT CONTENTS REMAINED ZERO
10392	051270	001401			BEQ	MBT8D		;BRANCH IF GOOD
10393	051272	104003			ERROR	+3		;FPP ERROR
10394								;BAD AC3
10395	051274	020527	000004	MBT8D:	CMP	R5,#4		;SEE IF R4 UNDER TEST
10396	051300	001407			BEQ	MBT8E		;BRANCH IF R4 UNDER TEST
10397	051302	172404			LDD	AC4,ACO		;MOVE REGISTER CONTENT
10398	051304	174067	131540		STD	AC0,BTRES		;SAVE AC TEST RESULT
10399	051310	004767	000104		JSR	R7,BTTST		;VERIFY THAT CONTENTS REMAINED ZERO
10400	051314	001401			BEQ	MBT8E		;BRANCH IF GOOD
10401	051316	104003			ERROR	+3		;FPP ERROR
10402								;BAD AC4
10403	051320	020527	000005	MBT8E:	CMP	R5,#5		;SEE IF R0 UNDER TEST
10404	051324	001407			BEQ	MBT8F		;BRANCH IF R0 UNDER TEST
10405	051326	172405			LDD	AC5,ACO		;MOVE REGISTER CONTENTS
10406	051330	174067	131514		STD	AC0,BTRES		;SAVE AC TEST RESULT
10407	051334	004767	000060		JSR	R7,BTTST		;VERIFY THAT CONTENTS REMAINED ZERO
10408	051340	001401			BEQ	MBT8F		;BRANCH IF GOOD
10409	051342	104003			ERROR	+3		;FPP ERROR
10410								;BAD AC5
10411	051344	005204		MBT8F:	INC	R4		;INCREMENT PATTERN COUNTER
10412	051346	000241			CLC			
10413	051350	042704	177776		BIC	#177776,R4		;TEST FOR ODD /EVEN
10414	051354	001401			BEQ	MBT8FG		;BRANCH IF EVEN
10415	051356	000261			SEC			;SET CARRY FOR TEST PATTERN SHIFT
10416	051360	006112		MBT8FG:	ROL	(R2)		;ROTATE 1.WD OF TEST PATTERN
10417	051362	006162	000002		ROL	2(R2)		;ROTATE 2 WORD OF TEST PATTERN
10418	051366	006162	000004		ROL	4(R2)		;ROTATE 3 WORD OF TEST PATTERN
10419	051372	006162	000006		ROL	6(R2)		;ROTATE 4 WORD OF TEST PATTERN
10420	051376	103402			BCS	MBT8I		;JUMP IF THROUGH WITH TEST PATTERN
10421	051400	000167	177350		JMP	BTGO		;CONTINUE WITH NEW TEST PATTERN
10422								
10423	051404	005205		MBT8I:	INC	R5		;GO TO NEXT REGISTER TEST
10424	051406	020527	000006		CMP	R5,#6		;SEE IF THROUGH TESTING
10425	051412	100016			BPL	MBT2A		;JUMP IF THROUGH
10426	051414	000167	177326		JMP	MBT2A		;CONTINUE TESTING WITH NEW PATTERN
10427								
10428								
10429	051420	005767	131424	;				
10430	051424	001010		BTTST:	TST	BTRES		;VERIFY CONTENTS AS ZERO
10431	051426	005767	131420		BNE	BTTSTE		;EXIT IF NOT ZERO
					TST	BTRES+2		;VERIFY CONTENTS AS ZERO

COKDAAO KDJ11-B CLUSTER MACY11 30(1046) 23-JAN-84 18:56 PAGE 190
 COKDAA.P11 23-JAN-84 18:55 FLOATING POINT TESTS

SEQ 0190

```

10432 051432 001005          BNE      BTSTE      ;EXIT IF NOT ZERO
10433 051434 005767 131414   TST      BTRES+4    ;VERIFY CONTENTS AS ZERO
10434 051440 001002          BNE      BTSTE      ;EXIT IF NOT ZERO
10435 051442 005767 131410   TST      BTRES+6    ;VERIFY CONTENTS AS ZERO
10436 051446 000207          BTTSTE: RTS      R7      ;GO BACK TO CALLING ROUTINE
10437
10438
10439
10440
10441 051450          MBTE:      ;
10442
10443
10444 051450          MFACU:    ;
10445
10446          ;          TEST UNIQUENESS OF FPP ACCUMULATORS
10447          ;*****
10448          ;THIS TEST LOADS UNIQUE PATTERNS INTO EACH ACCUMULATOR SIMULTANEOUSLY.
10449          ;R2=POINTER TO EXPECTED DATA
10450          ;R3=POINTER TO RECEIVED DATA
10451          ;
10452          ;
10453          ;
10454 051450 170011          MFA:      SETD
10455 051452 005000          CLR      R0          ;SETUP FPP ACC POINTER
10456 051454 005004          CLR      R4
10457 051456 012702 003040   MOV      #BTXP,R2    ;POINT TO TEST DATA
10458 051462 012703 003050   MOV      #BTRES,R3   ;POINT TO RECEIVED DATA
10459 051466 012767 000051 131344   MOV      #51,BTXP    ;SETUP EXPECTED DATA
10460 051474 012767 000052 131340   MOV      #52,BTXP+2  ;
10461 051502 012767 000053 131334   MOV      #53,BTXP+4  ;
10462 051510 012767 000054 131330   MOV      #54,BTXP+6  ;
10463 051516 172467 131316   LDD      BTXP,ACO    ;MOVE DATA TEMPORARILY
10464 051522 174005          STD      ACO,AC5     ;PUT DATA INTO TEST REGISTER
10465 051524 004567 000210   JSR      R5,SUBT     ;SUBTRACT TEN FROM EACH EXPECTED DATA
10466 051530 172467 131304   LDD      BTXP,ACO    ;MOVE DATA TEMPORARILY
10467 051534 174004          STD      ACO,AC4     ;MOVE DATA INTO TEST REGISTER
10468 051536 004567 000176   JSR      R5,SUBT     ;SUBTRACT 10 FROM TEST DATA WORDS
10469 051542 172767 131272   LDD      BTXP,AC3    ;STORE INTO TEST REGISTER
10470 051546 004567 000166   JSR      R5,SUBT     ;GET NEXT SET OF UNIQUE DATA WORDS
10471 051552 172667 131262   LDD      BTXP,AC2    ;STORE INTO TEST REGISTER
10472 051556 004567 000156   JSR      R5,SUBT     ;GET NEXT SET OF TEST DATAS
10473 051562 172567 131252   LDD      BTXP,AC1    ;LOAD TEST REGISTER
10474 051566 004567 000146   JSR      R5,SUBT     ;GET NEXT SET OF TEST WORDS
10475 051572 172467 131242   LDD      BTXP,ACO    ;LOAD FINAL TEST REGISTER
10476          ;          ;ALL REGISTER CONTAIN UNIQUE TEST WORDS
10477 051576 174067 131246   STD      ACO,BTRES   ;STORE ACO,RESULT
10478 051602 004567 000216   JSR      R5,BFA      ;CHECK RESULT
10479 051606 001401          BEQ      BFAC1       ;BRANCH IF GOOD
10480 051610 104003          ERROR    +3          ;FPP ERROR
10481          ;BAD ACO
10482 051612 004567 000154          BFAC1: JSR      R5,ADDT    ;UPDATE EXPECTED RESULT
10483 051616 174167 131226   STD      AC1,BTRES   ;STORE AC1 RESULT
10484 051622 004567 000176   JSR      R5,BFA      ;CHECK RESULT
10485 051626 001401          BEQ      BFAC2       ;BRANCH IF GOOD
10486 051630 104003          ERROR    +3          ;FPP ERROR
10487          ;BAD RESULT AC1

```

```

10488 051632 004567 000134      BFAC2: JSR      R5,ADDT      ;UPDATE EXPECTED RESULT
10489 051636 174267 131206      STD      AC2,BTRES      ;STORE AC2 RESULT
10490 051642 004567 000156      JSR      R5,BFA        ;CHECK RESULT
10491 051646 001401          BEQ      BFAC3         ;BRANCH IF GOOD
10492 051650 104003          ERROR    +3           ;FPP ERROR
10493                                ;BAD AC2 RESULT
10494 051652 004567 000114      BFAC3: JSR      R5,ADDT      ;UPDATE EXPECTED RESULT
10495 051656 174367 131166      STD      AC3,BTRES      ;SAVE TEST RESULT
10496 051662 004567 000136      JSR      R5,BFA        ;CHECK RESULT
10497 051666 001401          BEQ      BFAC4         ;BRANCH IF GOOD
10498 051670 104003          ERROR    +3           ;FPP ERROR
10499                                ;BAD AC3 RESULT
10500 051672 004567 000074      BFAC4: JSR      R5,ADDT      ;UPDATE EXPECTED RESULT
10501 051676 172704          LDD      AC4,AC3        ;SAVE TEMPORARY
10502 051700 174367 131144      STD      AC3,BTRES      ;STORE AC4 RESULT
10503 051704 004567 000114      JSR      R5,BFA        ;CHECK RESULT
10504 051710 001401          BEQ      BFAC5         ;BRANCH IF GOOD
10505 051712 104003          ERROR    +3           ;FPP ERROR
10506                                ;BAD AC4 RESULT
10507 051714 004567 000052      BFAC5: JSR      R5,ADDT      ;UPDATE EXPECTED RESULT
10508 051720 172605          LDD      AC5,AC2        ;SAVE TEMPORARY COPY
10509 051722 174267 131122      STD      AC2,BTRES      ;MOVE AC5 RESULT
10510 051726 004567 000072      JSR      R5,BFA        ;CHECK RESULT
10511 051732 001454          BEQ      BFAE          ;BRANCH IF GOOD
10512 051734 104003          ERROR    +3           ;FPP ERROR
10513                                ;BAD AC5 RESULT
10514 051736 000452          BR      BFAE          ;EXIT MODULE
10515
10516 051740 162767 000010 131072  SUBT:  SUB      @10,BTEXP      ;UPDATE EXPECTED CONTENTS
10517 051746 162767 000010 131066      SUB      @10,BTEXP+2    ;UPDATE EXPECTED CONTENTS
10518 051754 162767 000010 131062      SUB      @10,BTEXP+4    ;UPDATE EXPECTED CONTENTS
10519 051762 162767 000010 131056      SUB      @10,BTEXP+6    ;UPDATE EXPECTED CONTENTS
10520 051770 000205          RTS
10521 051772 062767 000010 131040  ADDT:  ADD      @10,BTEXP      ;UPDATE EXPECTED CONTENTS
10522 052000 062767 000010 131034      ADD      @10,BTEXP+2    ;UPDATE EXPECTED CONTENTS
10523 052006 062767 000010 131030      ADD      @10,BTEXP+4    ;UPDATE EXPECTED CONTENTS
10524 052014 062767 000010 131024      ADD      @10,BTEXP+6    ;UPDATE EXPECTED CONTENTS
10525 052022 000205          RTS
10526
10527 052024 026767 131010 131016  BFA:   CMP      BTEXP,BTRES    ;VERIFY CONTENTS
10528 052032 001013          BNE      BFB          ;EXIT IF NOT ZERO
10529 052034 026767 131002 131010      CMP      BTEXP+2,BTRES+2 ;VERIFY CONTENTS
10530 052042 001007          BNE      BFB          ;EXIT IF NOT ZERO
10531 052044 026767 130774 131002      CMP      BTEXP+4,BTRES+4 ;VERIFY CONTENTS
10532 052052 001003          BNE      BFB          ;EXIT IF NOT ZERO
10533 052054 026767 130766 130774      CMP      BTEXP+6,BTRES+6 ;VERIFY CONTENTS
10534 052062 000205          RTS          ;GO BACK TO CALLING ROUTINE
10535
10536
10537 052064          BFAE:
10538
10539
10540
10541 052064          TSFP1:
10542
10543 052064 005037 132646      ; TEST LDFPS AND STFPS MODE 0
; CLR      @TRPFLG      ;CLEAR TRAP FLAG

```



```

10600 052264 001401          BEQ      1#          ;YES GO ON
10601 052266 104003          ERROR    +3          ;FPP ERROR
10602                                     ;NO GO TO ERROR
10603 052270 170011          1#:    SETD                                     ;MAKE FD=1
10604 052272 170201          STFPS   R1          ;STORE FPS
10605 052274 020104          CMP     R1,R4      ;IS FD=1
10606 052276 001401          BEQ     2#          ;YES GO ON
10607 052300 104003          ERROR    +3          ;FPP ERROR
10608                                     ;NO GO TO ERROR
10609 052302 012704 000100  2#:    MOV     #100,R4 ;SETUP DATA TO BE LOADED
10610 052306 170104          LDFPS  R4          ;LOAD FPS
10611 052310 170002          SETI                                     ;MAKE FL=0
10612 052312 170201          STFPS   R1          ;STORE FPS
10613 052314 020127 000000  .        CMP     R1,#0     ;IS FL=0
10614 052320 001401          BEQ     3#          ;YES GO ON
10615 052322 104003          ERROR    +3          ;FPP ERROR
10616                                     ;NO GO TO ERROR
10617 052324 170012          3#:    SETL                                     ;MAKE FL=1
10618 052326 170201          STFPS   R1          ;STORE FPS
10619 052330 020104          CMP     R1,R4      ;IS FL=1
10620 052332 001401          BEQ     4#          ;YES GO ON
10621 052334 104003          ERROR    +3          ;FPP ERROR
10622                                     ;NO GO TO ERROR
10623 052336          4#:
10624                                     ;
10625 052336          ;TSFP4:
10626                                     ;
10627 052336 005037 132646          ; TEST ILLEGAL OP CODES AND STST
10628 052342 012705 170003          CLR     #TRPFLG    ;CLEAR TRAP FLAG
10629 052346 013746 000244          MOV     #170003,R5 ;INIT OP CODE
10630 052352 012737 052502 000244  MOV     #244,-(SP) ;SAVE FP VECTOR
10631 052360 013746 000004          MOV     #ILLOP1,#244 ;SETUP NEW VECTOR
10632 052364 012737 052552 000004  MOV     #4,-(SP)   ;SAVE TIME OUT VECTOR
10633 052372 013746 000010          MOV     #TIMEOU,#4 ;SETUP NEW VECTOR
10634 052376 012737 052556 000010  MOV     #10,-(SP) ;SAVE ILLEGAL VECTOR
10635 052404 005003          01:    MOV     #ILLOP2,#10 ;SETUP NEW VECTOR
10636 052406 170103          CLR     R3          ;
10637 052410 005002          LDFPS  R3          ;CLEAR FPS
10638 052412 010537 052416          CLR     R2          ;
10639 052416 000000          MOV     R5,#02     ;SETUP THE ILLEGAL INST
10640 052420 170000          02:    .WORD 0          ;
10641 052422 005202          03:    CFCC          ;MEMORY WORDS TO BE USED WITH
10642 052424 005202          INC     R2          ;EXECUTION OF ILLEGAL OP CODE
10643 052426 170201          INC     R2          ;
10644 052430 104003          STFPS  R1          ;SAVE FPS
10645          ERROR    +3          ;FPP ERROR
10646 052432 022705 170010          04:    MOV     #170010,R5 ;GO TO ERROR
10647 052436 001003          BNE    D5          ;COMPUTE NEXT OP CODE
10648 052440 012705 170013          MOV     #170013,R5 ;
10649 052444 000757          BR     D1          ;
10650 052446 022705 170077          05:    CMP     #170077,R5 ;
10651 052452 001001          BNE    D6          ;
10652 052454 000402          BR     D7          ;
10653 052456 005205          06:    INC     R5          ;
10654 052460 000751          BR     D1          ;
10655 052462 012637 000010          07:    MOV     (SP)+,#10 ;RESTORE VECTORS

```

```

10656 052466 012637 000004      MOV      (SP)+,0#4      ;
10657 052472 012637 000244      MOV      (SP)+,0#244   ;
10658
10659
10660 052476 000167 000060      ;      JMP      FIN4
10661
10662 052502 022716 052420      ; ILL0P1: CMP      #03,(SP)      ;DID TRAP OCCUR ON TEST INST
10663 052506 001401              BEQ      1#              ;YES GO ON
10664 052510 104003              ERROR    +3              ;FPP ERROR
10665                                ;NO GO TO ERROR
10666 052512 022626      1#:    CMP      (SP)+,(SP)+   ;CLEAN UP STACK
10667 052514 170201              STFPS   R1              ;STORE FPS
10668 052516 022701 100000      CMP      #100000,R1     ;IS FPS CORRECT
10669 052522 001401              BEQ      2#              ;YES GO ON
10670 052524 104003              ERROR    +3              ;FPP ERROR
10671                                ;NO GO TO ERROR
10672 052526 005004      2#:    CLR      R4              ;INT R4 TO A KNOWN STATE
10673 052530 170304              STST    R4              ;STORE FEC AT R4
10674                                ;IF THE DESTINATION MODE IS IMPROPERLY
10675                                ;DECODED AN ODD ADDRESS TRAP TO 4
10676                                ;SHOULD OCCUR
10677 052532 022704 000002      CMP      #2,R4          ;IS FEC CORRECT
10678 052536 001002              BNE     3#              ;NO GO TO ERROR
10679 052540 000167 177666      JMP      D4              ;YES GO ON
10680 052544 104003      3#:    ERROR    +3              ;FPP ERROR
10681                                ;GO TO ERROR
10682 052546 000167 177660      JMP      D4              ;THEN GO ON
10683
10684 052552 104003      ; TIMEOU: ERROR    +3              ;FPP ERROR
10685                                ;ERROR BECAUSE OF TRAP TO 4
10686 052554 000006              RTT                    ;RETURN
10687
10688 052556 104003      ; ILL0P2: ERROR    +3              ;FPP ERROR
10689                                ;ERROR BECAUSE OF TRAP TO 10
10690 052560 000006              RTT                    ;RETURN
10691 052562
10692
10693 052562      FIN4:
10694      ; TSFPS:
10695      ; TEST FID (INTERRUPT DISABLE BIT)
10696 052562 005037 132646      CLR      #TRPFLG        ;CLEAR TRAP FLAG
10697 052566 013746 000244      MOV      #244,-(SP)     ;SAVE FP VECTOR
10698 052572 012737 052646 000244      MOV      #ILL,#244     ;SETUP NEW VECTOR
10699 052600 012703 040000      MOV      #40000,R3     ;SETUP DATA TO BE LOADED
10700 052604 170103              LDFPS   R3              ;LOAD FPS, FID=1
10701 052610 170000              .WORD   170020         ;ILLEGAL FP INSTRUCTION
10702 052612 170201              CFCC
10703 052614 022701 140000      STFPS   R1              ;SEE IF ERROR WAS RECORDED IN FPS
10704 052620 001401              CMP      #140000,R1    ;
10705 052622 104003              BEQ      1#              ;YES GO ON
10706                                ;FPP ERROR
10707                                ;NO GO TO ERROR
10708 052624 170304      1#:    STST    R4              ;SEE IF FEC=2
10709 052626 022704 000002      CMP      #2,R4          ;
10710 052632 001401              BEQ      2#              ;YES GO ON
10711 052634 104003              ERROR    +3              ;FPP ERROR
                                ;NO GO TO ERROR

```

```

10712 052636 012637 000244      2#:  MOV      (SP)+,0#244          ;RESTORE VECTOR
10713
10714
10715 052642 000167 000004      ;      JMP      FIN5
10716
10717 052646 104003      ;ILL:  ERROR   +3          ;FPP ERROR
10718                                ;FID ERROR
10719 052650 000006      ;RTT                                ;RETURN
10720 052652
10721
10722 052652      FIN5:
10723                                ;TSFP6:
10724 052652 005037 132646      ;      TEST LDD, STD FSRC AND FDST MODE 1
10725 052656 005004      CLR      0#TRPFLG          ;CLEAR TRAP FLAG
10726 052660 170104      CLR      R4                ;SETUP TO LOAD DATA
10727 052662 170011      LDFPS   R4                ;CLEAR FPS
10728 052664 013746 000004      SETD    ;SET FD TO 1
10729 052670 012737 053022 000004      MOV      0#4,-(SP)         ;SAVE TIMEOUT VECTOR
10730 052676 012704 053012      MOV      #TSF6,0#4        ;SETUP NEW VECTOR
10731 052702 172414      MOV      #TS6DAT,R4       ;SETUP POINTER TO DATA
10732 052704 020427 053012      LDD     (R4),ACO          ; TEST INSTRUCTION
10733 052710 001401      CMP     R4,#TS6DAT        ;IS R4 CORRECT
10734 052712 104003      BEQ     1#                ;YES GO ON
10735                                ERROR   +3          ;FPP ERROR
10736 052714 012701 053002      1#:  MOV      #TS6DA,R1     ;NO GO TO ERROR
10737 052720 012703 000004      MOV      #4,R3            ;SETUP POINTER TO DATA
10738 052724 022421      2#:  CMP     (R4)+,(R1)+   ;INIT COUNTER
10739 052726 001401      BEQ     3#                ;WAS SOURCE DATA ALTERED
10740 052730 104003      ERROR   +3          ;NO GO ON
10741                                ;FPP ERROR
10742 052732 077304      3#:  SOB     R3,2#        ;YES GO TO ERROR
10743 052734 012704 003122      MOV     #TSTLOC,R4        ;ARE WE DONE
10744 052740 174014      STD     ACO,(R4)          ;SETUP POINTER FOR DATA
10745 052742 020427 003122      CMP     R4,#TSTLOC       ; TEST INSTRUCTION
10746 052746 001401      BEQ     4#                ;IS R4 CORRECT
10747 052750 104003      ERROR   +3          ;YES GO ON
10748                                ;FPP ERROR
10749 052752 012701 053002      4#:  MOV      #TS6DA,R1     ;NO GO TO ERROR
10750 052756 012703 000004      MOV      #4,R3            ;SETUP POINTER TO DATA
10751 052762 022421      5#:  CMP     (R4)+,(R1)+   ;INIT COUNTER
10752 052764 001401      BEQ     6#                ;IS DESTINATION DATA CORRECT
10753 052766 104003      ERROR   +3          ;YES GO ON
10754                                ;FPP ERROR
10755 052770 077304      6#:  SOB     R3,5#        ;NO GO TO ERROR
10756 052772 012637 000004      MOV     (SP)+,0#4        ;ARE WE DONE
10757                                ;RESTORE VECTOR
10758
10759 052776 000167 000024      ;      JMP      FIN6
10760
10761 053002 177777      ;TS6DA: .WORD 177777
10762 053004 000000      .WORD 000000
10763 053006 052525      .WORD 052525
10764 053010 125252      .WORD 125252
10765 053012 177777      TS6DAT: .WORD 177777
10766 053014 000000      .WORD 000000
10767 053016 052525      .WORD 052525

```

```

10768 053020 125252          .WORD 125252
10769
10770 053022 104003          ;TSF6:  ERROR  *3          ;FPP ERROR
10771                                     ;ODD ADDRESS TRAP
10772 053024 000006          RTT                                     ;RETURN
10773 053026
10774
10775 053026
10776
10777 053026 005037 132646          ;
10778 053032 012704 000200          ; TEST LDD, LDF FSRC MODE 0
10779 053036 170104          CLR  @TRPFLG          ;CLEAR TRAP FLAG
10780 053040 013746 000004          MOV  @200,R4          ;SETUP TO LOAD FPS
10781 053044 012737 053212 000004  LDFPS R4          ;LOAD FPS, FD=1
10782 053052 012704 053216          MOV  @4,-(SP)          ;SAVE TIMEOUT VECTOR
10783 053056 172414          MOV  @TSF7,@74          ;SETUP NEW VECTOR
10784 053060 012701 053226          MOV  @TS7D^1,R4          ;SETUP POINTER TO DATA
10785 053064 172511          LDD  (R4),AC0          ;CLEAR AC0
10786 053066 172401          MOV  @TS7DA2,R1          ;SETUP POINTER TO DATA
10787 053070 012704 003122          LDD  (R1),AC1          ;LOAD AC1 WITH DATA
10788 053074 174114          LDD  AC1,AC0          ; TEST INSTRUCTION
10789 053076 004767 000072          MOV  @TSTLOC,R4          ;
10790 053102 012704 003122          STD  AC1,(R4)          ;CHECK IF AC1 HAS BEEN ALTERED
10791 053106 012701 053226          JSR  PC,CHECK7          ;
10792 053112 174014          MOV  @TSTLOC,R4          ;SETUP POINTERS FOR DATA
10793 053114 004767 000054          MOV  @TS7DA2,R1          ;
10794 053120 012701 053216          STD  AC0,(R4)          ;CHECK IF AC0 RECEIVED CORRECT DATA
10795 053124 172511          JSR  PC,CHECK7          ;
10796 053126 170001          MOV  @TS7DA1,R1          ;SETUP POINTER TO DATA
10797 053130 172401          LDD  (R1),AC1          ;CLEAR AC1
10798 053132 170011          SETF AC1,AC0          ;SET FD=0
10799 053134 012704 003122          LDF AC1,AC0          ;TEST INSTRUCTION
10800 053140 174114          SETD @TSTLOC,R4          ;SET FD=1
10801 053142 004767 000026          STD  AC1,(R4)          ;SETUP POINTER TO DATA
10802 053146 012704 053236          JSR  PC,CHECK7          ;CHECK IF AC1 HAS BEEN ALTERED
10803 053152 012701 003122          MOV  @TS7DA4,R4          ;
10804 053156 174011          MOV  @TSTLOC,R1          ;SETUP POINTERS FOR DATA
10805 053160 004767 000010          STD  AC0,(R1)          ;
10806 053164 012637 000004          JSR  PC,CHECK7          ;CHECK IF AC0 HAS CORRECT DATA
10807
10808
10809 053170 000167 000052          JMP  FIN7          ;
10810
10811 053174 012703 000004          ;
10812 053200 022421          ;CHECK7: MOV  @4,R3          ;INIT COUNTER
10813 053202 001401          ;CHEK7: CMP  (R4),@(R1)    ;IS DATA OK
10814 053204 104003          BEQ  CHK7          ;YES GO ON
10815          ERROR  *3          ;FPP ERROR
10816 053206 077304          ;NO GO TO ERROR
10817 053210 000207          ;CHK7: SOB  R3,CHEK7      ;ARE WE DONE
10818          RTS  PC          ;YES RETURN
10819 053212 104003          ;
10820 053214 000006          ;TSF7:  ERROR  *3          ;FPP ERROR
10821          RTT          ;ODD ADDRESS TRAP
10822          ;RETURN
10823 053216 000000          ;TS7DA1: .WORD 0

```

10824	053220	000000			.WORD	0	
10825	053222	000000			.WORD	0	
10826	053224	000000			.WORD	0	
10827	053226	037641			TS7DA2: .WORD	37641	
10828	053230	065121			.WORD	65121	
10829	053232	037373			.WORD	37373	
10830	053234	022265			.WORD	22265	
10831	053236	000000			TS7DA4: .WORD	0	
10832	053240	000000			.WORD	0	
10833	053242	037373			.WORD	37373	
10834	053244	022265			.WORD	22265	
10835	053246				FIN7:		
10836					;		
10837	053246				TSFP10:		
10838					;		
10839	053246	005037	132646		TEST STD, STF FDST MODE 0		
10840	053252	012704	000200		CLR	#TRPFLG	;CLEAR TRAP FLAG
10841	053256	170104			MOV	#200,R4	;SETUP TO LOAD FPS
10842	053260	013746	000004		LDFPS	R4	;LOAD FPS, FD=1
10843	053264	012737	053432	000004	MOV	#4, -(SP)	;SAVE TIMEOUT VECTOR
10844	053272	012704	053436		MOV	#TSF10,#4	;SETUP NEW VECTOR
10845	053276	172414			MOV	#TS1001,R4	;SETUP POINTER TO DATA
10846	053300	012701	053446		LDD	(R4),AC0	;CLEAR AC0
10847	053304	172511			MOV	#TS1002,R1	;SETUP POINTER TO DATA
10848	053306	174100			LDD	(R1),AC1	;LOAD AC1 WITH DATA
10849	053310	012704	003122		STD	AC1,AC0	; TEST INSTRUCTION
10850	053314	174114			MOV	#TSTLOC,R4	;
10851	053316	004767	000072		STD	AC1,(R4)	;CHECK IF AC1 HAS BEEN ALTERED
10852	053322	012704	003122		JSR	PC,CHEC10	;
10853	053326	012701	053446		MOV	#TSTLOC,R4	;SETUP POINTERS FOR DATA
10854	053332	174014			MOV	#TS1002,R1	;
10855	053334	004767	000054		STD	AC0,(R4)	;CHECK IF AC0 RECEIVED CORRECT DATA
10856	053340	012701	053436		JSR	PC,CHEC10	;
10857	053344	172511			MOV	#TS1001,R1	;SETUP POINTER TO DATA
10858	053346	170001			LDD	(R1),AC1	;CLEAR AC1
10859	053350	174100			SETF		;SET FD=0
10860	053352	170011			STF	AC1,AC0	; TEST INSTRUCTION
10861	053354	012704	003122		SETD		;SET FD=1
10862	053360	174114			MOV	#TSTLOC,R4	;SETUP POINTER TO DATA
10863	053362	004767	000026		STD	AC1,(R4)	;CHECK IF AC1 HAS BEEN ALTERED
10864	053366	012704	053456		JSR	PC,CHEC10	;
10865	053372	012701	003122		MOV	#TS1004,R4	;SETUP POINTERS FOR DATA
10866	053376	174011			MOV	#TSTLOC,R1	;
10867	053400	004767	000010		STD	AC0,(R1)	;CHECK IF AC0 HAS CORRECT DATA
10868	053404	012637	000004		JSR	PC,CHEC10	;
10869					MOV	(SP),#4	;RESTORE VECTOR
10870					;		
10871	053410	000167	000052		JMP	FIN10	
10872					;		
10873	053414	012703	000004		CHEC10: MOV	#4,R3	;INIT COUNTER
10874	053420	022421			CH10: CMP	(R4),,(R1),	;IS DATA OK
10875	053422	001401			BEG	CHK10	;YES GO ON
10876	053424	104003			ERROR	+3	;FPP ERROR
10877							;NO GO TO ERROR
10878	053426	077304			CHK10: SOB	R3,CH10	;ARE WE DONE
10879	053430	000207			RTS	PC	;YES RETURN

D16

```

10880
10881 053432 104003      ;TSF10:  ERROR   .3           ;FPP ERROR
10882                                     ;ODD ADDRESS TRAP
10883 053434 000006      RTT                                     ;
10884
10885 053436 000000      ;TS1001: .WORD   0
10886 053440 000000      .WORD   0
10887 053442 000000      .WORD   0
10888 053444 000000      .WORD   0
10889 053446 177777      TS1002: .WORD  177777
10890 053450 111236      .WORD  111236
10891 053452 100045      .WORD  100045
10892 053454 003651      .WORD   3651
10893 053456 000000      TS1004: .WORD   0
10894 053460 000000      .WORD   0
10895 053462 100045      .WORD  100045
10896 053464 003651      .WORD   3651
10897 053466
10898
10899 053466
10900
10901 053466 005037 132646 ;
10902 053472 012704 000200 ;   TEST FDST SINGLE OPERAND MODE 0
10903 053476 170104      CLR     @TRPFLG           ;CLEAR TRAP FLAG
10904 053500 012704 053552 ;   MOV     @200,R4         ;SETUP TO LOAD FPS
10905 053504 172414      LDFPS  R4                ;SET FD=1
10906 053506 170400      MOV     @TS11D1,R4       ;SETUP POINTER TO DATA
10907 053510 170203      LDD    (R4),AC0         ;LOAD ALL ONES TO ACO
10908 053512 012704 003122 ;   CLRD   AC0            ; TEST INSTRUCTION
10909 053516 174014      STFPS  R3                ;GET FPS
10910 053520 012701 000004 ;   MOV     @TSTLOC,R4     ;
10911 053524 022427 000000 ;   STD    AC0,(R4)       ;CHECK ACO FOR ALL ZEROES
10912 053530 001401      MOV     @4,R1           ;INIT COUNTER
10913 053532 104003      11:   CMP     (R4),.00     ;
10914                                     BEQ    21                ;OK GO ON
10915                                     ERROR  .3               ;FPP ERROR
10916                                     ;NO GO TO ERROR
10917 053534 077105      21:   SOB    R1,11       ;ARE WE DONE
10918 053536 020327 000204 ;   CMP     R3,@204       ;CHECK FPS
10919 053542 001401      BEQ    31                ;OK GO ON
10920 053544 104003      ERROR  .3               ;FPP ERROR
10921                                     ;NO GO TO ERROR
10922 053546
10923                                     31:
10924                                     ;
10925 053552 177777      ;   JMP     FIN11
10926 053554 177777      ;TS1101: .WORD  177777
10927 053556 177777      .WORD  177777
10928 053560 177777      .WORD  177777
10929 053562 177777      .WORD  177777
10930
10931 FIN11:
10932                                     ;
10933 053562 005037 132646 ;TSFP12: TEST FDST SOP MODE 0 WITH ILLEGAL AC7
10934 053566 012703 040200 ;   CLR     @TRPFLG       ;CLEAR TRAP FLAG
10935 053572 170103      MOV     @40200,R3       ;SETUP TO LOAD FPS
10936 053574 170407      LDFPS  R3                ;SET FID=1, AND FD=1
10937                                     CLRD   AC7              ; TEST INSTRUCTION
    
```

10936	053576	170204			STFPS	R4			;GET FPS
10937	053600	170305			STST	R5			;GET FEC
10938	053602	022704	140200		CMP	#140200,R4			;IS FPS CORRECT
10939	053606	001401			BEQ	1#			;YES GO ON
10940	053610	104003			ERROR	+3			;FPP ERROR
10941									;NO GO TO ERROR
10942	053612	022705	000002	1#:	CMP	#2,R5			;IS FEC CORRECT
10943	053616	001401			BEQ	2#			;YES GO ON
10944	053620	104003			ERROR	+3			;FPP ERROR
10945									;NO GO TO ERROR
10946	053622			2#:					
10947									
10948	053622								
10949									
10950	053622	013746	000004						
10951	053626	012737	053742	06J004	TEST FDST SOP MODE 1				
10952	053634	005037	132646		MOV	#4,-(SP)			;SAVE TIMEOUT VECTOR
10953	053640	012702	000200		MOV	#TSF13,#4			;SETUP NEW VECTOR
10954	053644	170102			CLR	#TRPFLG			;CLEAR TRAP FLAG
10955	053646	012705	000004		MOV	#200,R2			;SETUP TO LOAD FPS
10956	053652	012704	003122		LDF	R2			;SET FD=1
10957	053656	012724	177777		MOV	#4,R5			;INIT COUNTER
10958	053662	077503			MOV	#TSTLOC,R4			;SETUP POINTER TO TEST LOCATION
10959	053664	012702	003122	100#:	MOV	#177777,(R4)+			;MOVE ALL ONES TO TEST LOCATION
10960	053670	170412			SOB	R5,100#			;ARE WE DONE
10961	053672	170203			MOV	#TSTLOC,R2			;SETUP POINTER TO DATA
10962	053674	020227	003122		CLRD	(R2)			; TEST INSTRUCTION
10963	053700	001401			STFPS	R3			;GET FPS
10964	053702	104003			CMP	R2,#TSTLOC			;WAS R2 ALTERED
10965					BEQ	1#			;NO GO ON
10966	053704	012701	000004	1#:	ERROR	+3			;FPP ERROR
10967	053710	022227	000000	2#:					;YES GO TO ERROR
10968	053714	001401			MOV	#4,R1			;INIT COUNTER
10969	053716	104003			CMP	(R2)+,#0			;CHECK LOCATION FOR 0
10970					BEQ	3#			;OK GO ON
10971	053720	077105			ERROR	+3			;FPP ERROR
10972	053722	020327	000204	3#:					;NO GO TO ERROR
10973	053726	001401			SOB	R1,2#			;ARE WE DONE
10974	053730	104003			CMP	R3,#204			;CHECK FPS
10975					BEQ	4#			;OK GO ON
10976	053732	012637	000004	4#:	ERROR	+3			;FPP ERROR
10977					MOV	(SP)+,#4			;NO GO TO ERROR
10978									;RESTORE VECTOR
10979	053736	000167	000004						
10980					JMP	FIN13			
10981	053742	104003							
10982									
10983	053744	000006			ERROR	+3			;FPP ERROR
10984					RTT				;ODD ADDRESS TRAP
10985	053746								;RETURN
10986									
10987	053746								
10988									
10989	053746	013746	000004		TEST FDST SOP MODE 2				
10990	053752	012737	054072	000004	MOV	#4,-(SP)			;SAVE TIMEOUT VECTOR
10991	053760	005037	132646		MOV	#TSF14,#4			;SETUP NEW VECTOR
					CLR	#TRPFLG			;CLEAR TRAP FLAG

```

10992 053764 012702 000200      MOV      #200,R2          ; SETUP TO LOAD FPS
10993 053770 170102             LDFPS   R2              ; SET FD=1
10994 053772 012705 000004      MOV      #4,R5          ; INIT COUNTER
10995 053776 012704 003122      MOV      @TSTLOC,R4     ; SETUP POINTER TO TEST LOCATION
10996 054002 012724 177777      100$:   MOV      @177777,(R4)+ ; MOVE ALL ONES TO TEST LOCATION
10997 054006 077503             SOB     R5,100$        ; ARE WE DONE
10998 054010 012702 003122      MOV      @TSTLOC,R2     ; SETUP POINTER TO DATA
10999 054014 170422             CLRD   (R2)+           ; TEST INSTRUCTION
11000 054016 170203             STFPS  R3              ; GET FPS
11001 054020 020227 003132      CMP     R2,@TSTLOC+10   ; IS R2 CORRECT
11002 054024 001401             BEQ    1$              ; YES GO ON
11003 054026 104003             ERROR  +3              ; FPP ERROR
11004                                     ; NO GO TO ERROR
11005 054030 012702 003122      1$:    MOV      @TSTLOC,R2     ; SETUP POINTER TO DATA
11006 054034 012701 000004      MOV     R4,R1          ; INIT COUNTER
11007 054040 022227 000000      2$:    CMP     (R2)+, #0    ; CHECK LOCATION FOR 0
11008 054044 001401             BEQ    3$              ; YES GO ON
11009 054046 104003             ERROR  +3              ; FPP ERROR
11010                                     ; NO GO TO ERROR
11011 054050 077105             3$:    SOB     R1,2$        ; ARE WE DONE
11012 054052 020327 000204      CMP     R3,#204        ; CHECK FPS
11013 054056 001401             BEQ    4$              ; OK GO ON
11014 054060 104003             ERROR  +3              ; FPP ERROR
11015                                     ; NO GO TO ERROR
11016 054062 012637 000004      4$:    MOV     (SP)+, @4    ; RESTORE VECTOR
11017                                     ;
11018                                     ;
11019 054066 000167 000004      ;      JMP     FIN14
11020                                     ;
11021 054072 104003             ; TSF14: ERROR +3      ; FPP ERROR
11022                                     ;                                ; 000 ADDRESS TRAP
11023 054074 000006             ;      RTT                                ; RETURN
11024                                     ;
11025 054076 000240             ; FIN14: NOP
11026                                     ;
11027                                     ;
11028                                     ;
11029                                     ; -----
11030                                     ; TEST  FDST SOP MODE 3
11031                                     ;
11032 054100             ; TSFP15:
11033                                     ;
11034 054100 013746 000004      ;      MOV     @4,-(SP)   ; SAVE TIMEOUT VECTOR
11035 054104 012737 054260 000004 ;      MOV     @TSF15,@4  ; SETUP NEW VECTOR
11036 054112 005037 132646      ;      CLR     @TRPFLG   ; CLEAR TRAP FLAG
11037 054116 012702 000200      ;      MOV     @200,R2   ; SETUP TO LOAD FPS
11038 054122 170102             ;      LDFPS  R2        ; SET FD=1
11039 054124 012705 000011      ;      MOV     #9,R5     ; INIT COUNTER
11040 054130 012704 003122      ;      MOV     @TSTLOC,R4 ; SETUP POINTER TO TEST LOCATION
11041 054134 012724 177777      100$:   MOV     @177777,(R4)+ ; INIT TEST LOCATION
11042 054140 077503             ;      SOB     R5,100$   ; ARE WE DONE
11043 054142 012737 003134 003122 ;      MOV     @TSTLOC+12,@TSTLOC ; INIT TEST LOCATION
11044 054150 012702 003122      ;      MOV     @TSTLOC,R2 ; SETUP POINTER TO DATA
11045 054154 170432             ;      CLRD   @R2+       ; TEST INSTRUCTION
11046 054156 170203             ;      STFPS  R3        ; GET FPS
11047 054160 020227 003124      ;      CMP     R2,@TSTLOC+2 ; IS R2 CORRECT
    
```

```

11048 054164 001401          BEQ      1#           ;YES GO ON
11049 054166 104003          ERROR    +3           ;FPP ERROR
11050                                ;NO GO TO ERROR
11051 054170 012702 003122  1#:      MOV      #TSTLOC,R2           ;SETUP POINTER TO DATA
11052 054174 022227 003134          CMP      (R2)+,#TSTLOC+12       ;IS DATA CORRECT
11053 054200 001401          BEQ      2#           ;YES GO ON
11054 054202 104003          ERROR    +3           ;FPP ERROR
11055                                ;NO GO TO ERROR
11056 054204 012701 000004  2#:      MOV      #4,R1           ;INIT COUNTER
11057 054210 022227 177777  3#:      CMP      (R2)+,#177777       ;IS LOCATION ALL ONES
11058 054214 001401          BEQ      4#           ;YES GO ON
11059 054216 104003          ERROR    +3           ;FPP ERROR
11060                                ;NO GO TO ERROR
11061 054220 077105  4#:      SOB      R1,3#           ;ARE WE DONE
11062 054222 012701 000004          MOV      #4,R1           ;INIT COUNTER
11063 054226 022227 000000  5#:      CMP      (R2)+,#0           ;IS LOCATION 0
11064 054232 001401          BEQ      6#           ;YES GO ON
11065 054234 104003          ERROR    +3           ;FPP ERROR
11066                                ;NO GO TO ERROR
11067 054236 077105  6#:      SOB      R1,5#           ;ARE WE DONE
11068 054240 020327 000204          CMP      R3,#204           ;CHECK FPS
11069 054244 001401          BEQ      7#           ;OK GO ON
11070 054246 104003          ERROR    +3           ;FPP ERROR
11071                                ;NO GO TO ERROR
11072 054250 012637 000004  7#:      MOV      (SP)+,#B#4         ;RESTORE VECTOR
11073
11074                                ;
11075 054254 000167 000004          JMP      FIN15
11076                                ;
11077 054260 104003  TSF15:  ERROR    +3           ;FPP ERROR
11078                                ;ODD ADDRESS TRAP
11079 054262 000006          RTT
11080                                ;RETURN
11081 054264 000240  FIN15:  NOP
11082                                ;
11083                                ;
11084                                ;-----
11085                                ;TEST  FDST SOP MODE 4
11086                                ;
11087                                ;
11088 054266  TSFP16:
11089                                ;
11090 054266 013746 000004          MOV      B#4,-(SP)           ;SAVE TIMEOUT VECTOR
11091 054272 012737 054424 000004  MOV      #TSF16,B#4         ;SETUP NEW VECTOR
11092 054300 005037 132646          CLR      B#TRPFLG           ;CLEAR TRAP FLAG
11093 054304 012702 000200          MOV      #200,R2           ;SETUP TO LOAD FPS
11094 054310 170102          LDFPS   R2                 ;SET FD=1
11095 054312 012705 000010          MOV      #8,R5             ;INIT COUNTER
11096 054316 012704 003122 100#:  MOV      #TSTLOC,R4         ;SETUP POINTER TO TEST LOCATION
11097 054322 012724 177777          MOV      #177777,(R4)+     ;INIT TEST LOCATION
11098 054326 077503          SOB      R5,100#           ;ARE WE DONE
11099 054330 012702 003132          MOV      #TSTLOC+10,R2     ;SETUP POINTER TO DATA
11100 054334 170442          CLRD    -(R2)              ;TEST INSTRUCTION
11101 054336 170203          STFPS   R3                 ;GET FPS
11102 054340 020227 003122          CMP      R2,#TSTLOC         ;IS R2 CORRECT
11103 054344 001401          BEQ      1#           ;YES GO ON

```

```

11104 054346 104003          ERROR      +3          ;FPP ERROR
11105                                     ;NO GO TO ERROR
11106 054350 012701 000004    1$:      MOV      #4,R1          ;INIT COUNTER
11107 054354 022227 000000    2$:      CMP      (R2)+, #0        ;IS LOCATION C
11108 054360 001401          BEQ      3$          ;YES GO ON
11109 054362 104003          ERROR      +3          ;FPP ERROR
11110                                     ;NO GO TO ERROR
11111 054364 077105          3$:      SOB      R1,2$          ;ARE WE DONE
11112 054366 012701 000004    MOV      #4,R1          ;INIT COUNTER
11113 054372 022227 177777    4$:      CMP      (R2)+, #177777    ;IS LOCATION UNCHANGED
11114 054376 001401          BEQ      5$          ;YES GO ON
11115 054400 104003          ERROR      +3          ;FPP ERROR
11116                                     ;NO GO TO ERROR
11117 054402 077105          5$:      SOB      R1,4$          ;ARE WE DONE
11118 054404 020327 000204    CMP      R3,#204        ;CHECK FPS
11119 054410 001401          BEQ      6$          ;OK GO ON
11120 054412 104003          ERROR      +3          ;FPP ERROR
11121                                     ;NO GO TO ERROR
11122 054414 012637 000004    6$:      MOV      (SP)+, #0$4      ;RESTORE VECTOR
11123                                     ;
11124                                     ;
11125 054420 000167 000004    ;          JMP      FIN16
11126                                     ;
11127 054424 104003          TSF16:  ERROR      +3          ;FPP ERROR
11128                                     ;          ;ODD ADDRESS TRAP
11129 054426 000006          RTT                                     ;RETURN
11130                                     ;
11131 054430 000240          ;FIN16:  NOP
11132                                     ;
11133                                     ;
11134                                     ;
11135                                     ;-----
11136                                     ;TEST  FDST SOP MODE 5
11137                                     ;
11138 054432          ;TSFP17:
11139                                     ;
11140 054432 013746 000004    ;          MOV      #0$, -(SP)      ;SAVE TIMEOUT VECTOR
11141 054436 012737 054606 000004    MOV      #TSF17, #0$4    ;SETUP NEW VECTOR
11142 054444 005037 132646    CLR      #TRPFLG        ;CLEAR TRAP FLAG
11143 054450 012702 000200    MOV      #200, R2       ;SETUP TO LOAD FPS
11144 054454 170102          LDFPS   R2              ;SET FD=1
11145 054456 012705 000011    MOV      #9, R5         ;INIT COUNTER
11146 054462 012704 003122    MOV      #TSTLOC, R4    ;SETUP POINTER TO TEST LOCATION
11147 054466 012724 177777    100$:  MOV      #177777, (R4)+ ;INIT TEST LOCATION
11148 054472 077503          SOB      R5, 100$       ;ARE WE DONE
11149 054474 012737 003134 003122    MOV      #TSTLOC+12, #TSTLOC ;INIT TEST LOCATION
11150 054502 012702 003124    MOV      #TSTLOC+2, R2  ;SETUP POINTER TO DATA
11151 054506 170452          CLRD   #-(R2)          ; TEST INSTRUCTION
11152 054510 170203          STFPS  R3              ;GET FPS
11153 054512 020227 003122    CMP      R2, #TSTLOC    ;IS R2 CORRECT
11154 054516 001401          BEQ     1$             ;YES GO ON
11155 054520 104003          ERROR   +3            ;FPP ERROR
11156                                     ;NO GO TO ERROR
11157 054522 022227 003134    1$:      CMP      (R2)+, #TSTLOC+12 ;IS DATA CORRECT
11158 054526 001401          BEQ     2$             ;YES GO ON
11159 054530 104003          ERROR   +3            ;FPP ERROR

```

```

11160
11161 054532 012701 000004      2#:  MOV    #4,R1          ;NO GO TO ERROR
11162 054536 022227 177777      3#:  CMP    (R2)+,#177777 ;INIT COUNTER
11163 054542 001401              BEQ    4#                ;IS LOCATION ALL ONES
11164 054544 104003              ERROR  +3               ;YES GO ON
11165
11166 054546 077105              4#:  SOB    R1,3#        ;FPP ERROR
11167 054550 012701 000004      MOV    #4,R1          ;NO GO TO ERROR
11168 054554 022227 000000      5#:  CMP    (R2)+,#0     ;ARE WE DONE
11169 054560 001401              BEQ    6#                ;INIT COUNTER
11170 054562 104003              ERROR  +3               ;IS LOCATION 0
11171
11172 054564 077105              6#:  SOB    R1,5#        ;YES GO ON
11173 054566 020327 000204      CMP    R3,#204        ;FPP ERROR
11174 054572 001401              BEQ    7#                ;NO GO TO ERROR
11175 054574 104003              ERROR  +3               ;ARE WE DONE
11176
11177 054576 012637 000004      7#:  MOV    (SP)+,#0#    ;CHECK FPS
11178
11179
11180 054602 000167 000004      ;      JMP    FIN17         ;OK GO ON
11181
11182 054606 104003      TSF17: ERROR +3          ;FPP ERROR
11183
11184 054610 000006      ;      RTT                ;ODD ADDRESS TRAP
11185
11186 054612 000240      ;      FIN17: NOP         ;RETURN
11187
11188
11189
11190
11191
11192
11193 054614
11194
11195 054614 005037 132646      ;      ;
11196 054620 013746 000004      ;      ;
11197 054624 012737 054760 000004      ;      ;
11198 054632 012702 000200      ;      ;
11199 054636 170102              ;      ;
11200 054640 012705 000010      ;      ;
11201 054644 012704 003122      ;      ;
11202 054650 012724 177777      100#: MOV    #177777,(R4)+ ;TEST FDST SOP MODE 6
11203 054654 077503              SOB    R5,100#        ;
11204 054656 012702 003123      MOV    #TSTLOC+1,R2   ;
11205 054662 170462 000007      CLRD  7(R2)           ;SETUP POINTER TO DATA
11206 054666 170203              STFPS R3              ;TEST INSTRUCTION
11207 054670 020227 003123      CMP    R2,#TSTLOC+1   ;GET FPS
11208 054674 001401              BEQ    1#                ;IS R2 CORRECT
11209 054676 104003              ERROR  +3               ;YES GO ON
11210
11211 054700 012702 003122      1#:  MOV    #TSTLOC,R2   ;FPP ERROR
11212 054704 012701 000004      MOV    #4,R1          ;NO GO TO ERROR
11213 054710 022227 177777      2#:  CMP    (R2)+,#177777 ;SETUP POINTER TO DATA
11214 054714 001401              BEQ    3#                ;INIT COUNTER
11215 054716 104003              ERROR  +3               ;IS DATA CORRECT
                          ;YES GO ON
                          ;FPP ERROR

```

```

11216
11217 054720 077105          3: SOB R1,2:          ;NO GO TO ERROR
11218 054722 012701 000004  MOV #4,R1          ;ARE WE DONE
11219 054726 022227 000000  4: CMP (R2)+, #0    ;INIT COUNTER
11220 054732 001401          BEQ 5:             ;IS DATA CORRECT
11221 054734 104003          ERROR +3          ;YES GO ON
11222
11223 054736 077105          5: SOB R1,4:          ;FPP ERROR
11224 054740 020327 000204  CMP R3,#204        ;NO GO TO ERROR
11225 054744 001401          BEQ 6:             ;ARE WE DONE
11226 054746 104003          ERROR +3          ;IS FPS CORRECT
11227
11228 054750 012637 000004  6: MOV (SP)+, #4    ;YES GO ON
11229
11230
11231 054754 000167 000004  ; JMP FIN20        ;FPP ERROR
11232
11233 054760 104003          ;TSF20: ERROR +3  ;NO GO TO ERROR
11234
11235 054762 000006          RTT                ;ODD ADDRESS TRAP
11236
11237 054764 000240          ;FIN20: NOP        ;RETURN
11238
11239
11240
11241
11242
11243
11244 054766          ;-----
11245          ;TEST FDST SOP MODE 7
11246 054766 005037 132646          ;TSFP21:
11247 054772 013746 000004          ;
11248 054776 012737 055150 000004  CLR #TRPFLG        ;CLEAR TRAP FLAG
11249 055004 012702 000200          MOV #4,-(SP)       ;SAVE TIMEOUT VECTOR
11250 055010 170102          MOV #TSF21,#4     ;SETUP NEW VECTOR
11251 055012 012705 000010          MOV #200,R2        ;SETUP TO LOAD FPS
11252 055016 012704 003122          LDFPS R2           ;SET FD=1
11253 055022 012724 177777          MOV #8,R5          ;INIT COUNTER
11254 055026 077503          MOV #TSTLOC,R4    ;SETUP POINTER TO TEST LOCATION
11255 055030 012737 003122 003132  100: MOV #177777,(R4)+ ;INIT TEST LOCATION
11256 055036 012702 003125          SOB R5,100:        ;ARE WE DONE
11257 055042 170472 000005          MOV #TSTLOC,#TSTLOC+10 ;INIT TEST LOCATION
11258 055046 170203          MOV #TSTLOC+3,R2  ;SETUP POINTER TO DATA
11259 055050 020227 003125          CLRD #5(R2)       ;TEST INSTRUCTION
11260 055054 001401          STFPS R3          ;GET FPS
11261 055056 104003          CMP R2,#TSTLOC+3  ;IS R2 CORRECT
11262
11263 055060 012702 003122          BEQ 1:             ;YES GO ON
11264 055064 012701 000004          ERROR +3          ;FPP ERROR
11265 055070 022227 000000          1: MOV #TSTLOC,R2    ;NO GO TO ERROR
11266 055074 001401          MOV #4,R1          ;SETUP POINTER TO DATA
11267 055076 104003          2: CMP (R2)+, #0    ;INIT COUNTER
11268
11269 055100 077105          3: SOB R1,2:          ;ARE WE DONE
11270 055102 022227 003122          CMP (R2)+, #TSTLOC ;IS DATA CORRECT
11271 055106 001401          BEQ 4:             ;YES GO ON

```

```

11272 055110 104003          ERROR      +3          ;FPP ERROR
11273                                     ;NO GO TO ERROR
11274 055112 012701 000003   4$:      MOV      #3,R1          ;INIT COUNTER
11275 055116 022227 177777   5$:      CMP      (R2)+,#177777    ;IS DATA CORRECT
11276 055122 001401          BEQ      6$          ;YES GO ON
11277 055124 104003          ERROR      +3          ;FPP ERROR
11278                                     ;NO GO TO ERROR
11279 055126 077105          SOB      R1,5$       ;ARE WE DONE
11280 055130 020327 000204   6$:      CMP      R3,#204        ;CHECK FPS
11281 055134 001401          BEQ      7$          ;OK GO ON
11282 055136 104003          ERROR      +3          ;FPP ERROR
11283                                     ;NO GO TO ERROR
11284 055140 012637 000004   7$:      MOV      (SP)+,#04      ;RESTORE VECTOR
11285                                     ;
11286                                     ;
11287 055144 000167 000004          JMP      FIN21
11288                                     ;
11289 055150 104003          TSF21:  ERROR      +3          ;FPP ERROR
11290                                     ;ODD ADDRESS TRAP
11291 055152 000006          RTT
11292                                     ;RETURN
11293 055154 000240          FIN21:  NOP
11294                                     ;
11295                                     ;
11296                                     ;-----
11297                                     ;TEST  FDST SOP MODE 3 GR7
11298                                     ;
11299                                     ;
11300 055156          TSFP22:
11301                                     ;
11302 055156 005037 132646          CLR      @TRPFLG      ;CLEAR TRAP FLAG
11303 055162 013746 000004          MOV      @4,-(SP)    ;SAVE TIME OUT VECTOR
11304 055166 012737 055314 000004   000004   MOV      @TSF22,@4   ;SETUP NEW VECTOR
11305 055174 012702 000200          MOV      #200,R2    ;SETUP TO LOAD FPS
11306 055200 170102          LDFPS   R2          ;SET FD=1
11307 055202 012705 000010          MOV      #8,R5      ;INIT COUNTER
11308 055206 012704 003122          MOV      @TSTLOC,R4 ;SETUP POINTER TO TEST LOCATION
11309 055212 012724 177777   100$:  MOV      @177777,(R4)+ ;INIT TEST LOCATION
11310 055216 077503          SOB      R5,100$    ;ARE WE DONE
11311 055220 012737 003132 003122   003122   MOV      @TSTLOC+10,@TSTLOC ;INIT TEST LOCATION
11312 055226 170437 003122          CLRD    @TSTLOC     ; TEST INSTRUCTION
11313 055232 170203          STFPS   R3          ;GET FPS
11314 055234 012702 003122          MOV      @TSTLOC,R2 ;SETUP POINTER TO DATA
11315 055240 012701 000004          MOV      #4,R1      ;INIT COUNTER
11316 055244 022227 000000   1$:      CMP      (R2)+,#0    ;IS DATA CORRECT
11317 055250 001401          BEQ      2$          ;YES GO ON
11318 055252 104003          ERROR      +3          ;FPP ERROR
11319                                     ;NO GO TO ERROR
11320 055254 077105          SOB      R1,1$      ;ARE WE DONE
11321 055256 012701 000004          MOV      #4,R1      ;INIT COUNTER
11322 055262 022227 177777   3$:      CMP      (R2)+,#177777 ;IS DATA CORRECT
11323 055266 001401          BEQ      4$          ;YES GO ON
11324 055270 104003          ERROR      +3          ;FPP ERROR
11325                                     ;NO GO TO ERROR
11326 055272 077105          SOB      R1,3$      ;ARE WE DONE
11327 055274 020327 000204          CMP      R3,#204    ;CHECK FPS

```



```

11384 ;
11385 ;
11386 055442 ;TSFP24:
11387 ;
11388 055442 005037 132646 CLR @TRPFLG ;CLEAR TRAP FLAG
11389 055446 013746 000004 MOV @4,-(SP) ;SAVE TIMEOUT VECTOR
11390 055452 012737 055610 000004 MOV @TSF24,@4 ;SETUP NEW VECTOR
11391 055460 012702 000200 MOV @200,R2 ;SETUP TO LOAD FPS
11392 055464 170102 LDFPS R2 ;SET FD=1
11393 055466 012705 000010 MOV @8,R5 ;INIT COUNTER
11394 055472 012704 003122 MOV @TSTLOC,R4 ;SETUP TEST LOCATION POINTER
11395 055476 012724 177777 100$: MOV @177777,(R4)+ ;INIT TEST LOCATION
11396 055502 077503 SOB R5,100$ ;ARE WE DONE
11397 055504 012737 003122 003132 MOV @TSTLOC,@TSTLOC+10 ;INIT TEST LOCATION
11398 055512 170477 125414 CLRD @TSTLOC+10 ; TEST INSTRUCTION
11399 055516 170203 STFPS R3 ;GET FPS
11400 055520 012702 003122 MOV @TSTLOC,R2 ;SETUP POINTER TO DATA
11401 055524 012701 000004 MOV @4,R1 ;INIT COUNTER
11402 055530 022227 000000 1$: CMP (R2)+,@0 ;IS DATA CORRECT
11403 055534 001401 BEQ 2$ ;YES GO ON
11404 055536 104003 ERROR +3 ;FPP ERROR
11405 ;NO GO TO ERROR
11406 055540 077105 2$: SOB R1,1$ ;ARE WE DONE
11407 055542 022227 003122 CMP (R2)+,@TSTLOC ;IS DATA CORRECT
11408 055546 001401 BEQ 3$ ;YES GO ON
11409 055550 104003 ERROR +3 ;FPP ERROR
11410 ;NO GO TO ERROR
11411 055552 012701 000003 3$: MOV @3,R1 ;INIT COUNTER
11412 055556 022227 177777 4$: CMP (R2)+,@177777 ;IS DATA CORRECT
11413 055562 001401 BEQ 5$ ;YES GO ON
11414 055564 104003 ERFOR +3 ;FPP ERROR
11415 ;NO GO TO ERROR
11416 055566 077105 5$: SOB R1,4$ ;ARE WE DONE
11417 055570 020327 0C0204 CMP R3,@204 ;CHECK FPS
11418 055574 001401 BEQ 6$ ;OK GO ON
11419 055576 104003 ERROR +3 ;FPP ERROR
11420 ;NO GO TO ERROR
11421 055600 012637 000004 6$: MOV (SP)+,@4 ;RESTORE VECTOR
11422 ;
11423 ;
11424 055604 000167 000004 JMP FIN24
11425 ;
11426 055610 104003 ;TSF24: ERROR +3 ;FPP ERROR
11427 ; ;ODD ADDRESS TRAP
11428 055612 000006 RTT ;
11429 ;
11430 055614 000240 ;FIN24: NOP
11431 ;
11432 ;
11433 ;-----
11434 ;TEST CLRF
11435 ;
11436 ;
11437 055616 ;TSFP25:
11438 ;
11439 055616 005037 132646 CLR @TRPFLG ;CLEAR TRAP FLAG

```

11440	055622	005002		CLR	R2		; SETUP TO LOAD FPS
11441	055624	170102		LDFPS	R2		; SET FD=0
11442	055626	012705	000004	MOV	#4,R5		; INIT COUNTER
11443	055632	012704	003122	MOV	#TSTLOC,R4		; SETUP POINTER TO TEST LOCATION
11444	055636	012724	177777	100\$: MOV	#177777,(R4).		; INIT TEST LOCATION
11445	055642	077503		SOB	R5,100\$; ARE WE DONE
11446	055644	012702	003122	MOV	#TSTLOC,R2		; SETUP POINTER TO DATA
11447	055650	170422		CLRF	(R2).		; TEST INSTRUCTION
11448	055652	170203		STFPS	R3		; GET FPS
11449	055654	020227	003126	CMP	R2,#TSTLOC*4		; IS R2 CORRECT
11450	055660	001401		BEQ	1\$; YES GO ON
11451	055662	104003		ERROR	*3		; FPP ERROR
11452							; NO GO TO ERROR
11453	055664	012702	003122	1\$: MOV	#TSTLOC,R2		; SETUP POINTER TO DATA
11454	055670	012701	000002	MOV	#2,R1		; INIT COUNTER
11455	055674	022227	000000	2\$: CMP	(R2)*. #0		; IS DATA CORRECT
11456	055700	001401		BEQ	3\$; YES GO ON
11457	055702	104003		ERROR	*3		; FPP ERROR
11458							; NO GO TO ERROR
11459	055704	077105		3\$: SOB	R1,2\$; ARE WE DONE
11460	055706	012701	000002	MOV	#2,R1		; INIT COUNTER
11461	055712	022227	177777	4\$: CMP	(R2)*. #177777		; IS DATA CORRECT
11462	055716	001401		BEQ	5\$; YES GO ON
11463	055720	104003		ERROR	*3		; FPP ERROR
11464							; NO GO TO ERROR
11465	055722	077105		5\$: SOB	R1,4\$; ARE WE DONE
11466	055724	020327	000004	CMP	R3,#4		; CHECK FPS
11467	055730	001401		BEQ	6\$; OK GO ON
11468	055732	104003		ERROR	*3		; FPP ERROR
11469							; NO GO TO ERROR
11470	055734			6\$:			
11471				:			
11472				:			
11473				:			
11474				-----			
11475				; TEST TSTF AND TSTD			
11476				:			
11477	055734			TSFP26:			
11478				:			
11479	055734	005037	132646	CLR	#TRPFLG		; CLEAR TRAP FLAG
11480	055740	005004		CLR	R4		; SETUP TO LOAD FPS
11481	055742	170104		LDFPS	R4		; SET FD=0
11482	055744	170567	000244	TSTF	TS2600		; TEST INSTRUCTION
11483	055750	170203		STFPS	R3		; GET FPS
11484	055752	020327	000004	CMP	R3,#4		; CHECK FPS
11485	055756	001401		BEQ	1\$; OK GO ON
11486	055760	104003		ERROR	*3		; FPP ERROR
11487							; NO GO TO ERROR
11488	055762	012704	056214	1\$: MOV	#TS2600,R4		; SETUP POINTERS TO DATA
11489	055766	012702	056244	MOV	#TS2603,R2		
11490	055772	004767	000200	JSR	PC,CHEC26		; CHECK IF DATA IS CORRECT
11491	055776	170537	056224	TSTF	#TS2601		; TEST INSTRUCTION
11492	056002	170203		STFPS	R3		; GET FPS
11493	056004	020327	000010	CMP	R3,#10		; CHECK FPS
11494	056010	001401		BEQ	2\$; OK GO ON
11495	056012	104003		ERROR	*3		; FPP ERROR

11496									
11497	056014	012704	056224	21:	MOV	#TS26D1,R4			;NO GO TO ERROR
11498	056020	012702	056254		MOV	#TS26D4,R2			; SETUP POINTERS TO DATA
11499	056024	004767	000146		JSR	PC,CHEC26			; CHECK IF DATA IS CORRECT
11500	056030	170567	000200		TSTF	TS26D2			; TEST INSTRUCTION
11501	056034	170203			STFPS	R3			; GET FPS
11502	056036	020327	000000		CMP	R3,#0			; CHECK FPS
11503	056042	001401			BEQ	31			; OK GO ON
11504	056044	104003			ERROR	*3			; FPP ERROR
11505									; NO GO TO ERROR
11506	056046	012704	056234	31:	MOV	#TS26D2,R4			; SETUP POINTERS TO DATA
11507	056052	012702	056264		MOV	#TS26D5,R2			; CHECK IF DATA IS CORRECT
11508	056056	004767	000114		JSR	PC,CHEC26			; SETUP TO LOAD FPS
11509	056062	012704	000200		MOV	#200,R4			; SET FD=1
11510	056066	170104			LDFPS	R4			; TEST INSTRUCTION
11511	056070	170537	056214		TSTD	@TS26D0			; GET FPS
11512	056074	170203			STFPS	R3			; CHECK FPS
11513	056076	020327	000204		CMP	R3,#204			; OK GO ON
11514	056102	001401			BEQ	41			; FPP ERROR
11515	056104	104003			ERROR	*3			; NO GO TO ERROR
11516									; SETUP POINTERS TO DATA
11517	056106	012704	056214	41:	MOV	#TS26D0,R4			; CHECK IF DATA IS CORRECT
11518	056112	012702	056244		MOV	#TS26D3,R2			; TEST INSTRUCTION
11519	056116	004767	000054		JSR	PC,CHEC26			; GET FPS
11520	056122	170567	000076		TSTD	TS26D1			; CHECK FPS
11521	056126	170203			STFPS	R3			; OK GO ON
11522	056130	020327	000210		CMP	R3,#210			; FPP ERROR
11523	056134	001401			BEQ	51			; NO GO TO ERROR
11524	056136	104003			ERROR	*3			; SETUP POINTERS TO DATA
11525									; CHECK IF DATA IS CORRECT
11526	056140	012704	056224	51:	MOV	#TS26D1,R4			; TEST INSTRUCTION
11527	056144	012702	056254		MOV	#TS26D4,R2			; GET FPS
11528	056150	004767	000022		JSR	PC,CHEC26			; CHECK FPS
11529	056154	170567	000054		TSTD	TS26D2			; OK GO ON
11530	056160	170203			STFPS	R3			; FPP ERROR
11531	056162	020327	000200		CMP	R3,#200			; NO GO TO ERROR
11532	056166	001401			BEQ	61			; SETUP POINTERS TO DATA
11533	056170	104003			ERROR	*3			; CHECK IF DATA IS CORRECT
11534									; TEST INSTRUCTION
11535	056172			61:					; GET FPS
11536									; CHECK FPS
11537	056172	000167	000076		JMP	FIN26			; OK GO ON
11538									; FPP ERROR
11539	056176	012701	000004						; NO GO TO ERROR
11540	056202	022422							; SETUP POINTERS TO DATA
11541	056204	001401							; CHECK IF DATA IS CORRECT
11542	056206	104003							; TEST INSTRUCTION
11543									; GET FPS
11544	056210	077104							; CHECK FPS
11545	056212	000207							; OK GO ON
11546									; FPP ERROR
11547	056214	000177							; NO GO TO ERROR
11548	056216	177777							; ARE WE DONE
11549	056220	177777							; RETURN
11550	056222	177777							
11551	056224	177777							

```

;
; TS26D0: .WORD 177
;          .WORD 177777
;          .WORD 177777
;          .WORD 177777
;          .WORD 177777
; TS26D1: .WORD 177777

```

11552	056226	000000		.WORD	0	
11553	056230	000000		.WORD	0	
11554	056232	000000		.WORD	0	
11555	056234	077777		TS26D2: .WORD	77777	
11556	056236	000000		.WORD	0	
11557	056240	000000		.WORD	0	
11558	056242	000000		.WORD	0	
11559	056244	000177		TS26D3: .WORD	177	
11560	056246	177777		.WORD	177777	
11561	056250	177777		.WORD	177777	
11562	056252	177777		.WORD	177777	
11563	056254	177777		TS26D4: .WORD	177777	
11564	056256	000000		.WORD	0	
11565	056260	000000		.WORD	0	
11566	056262	000000		.WORD	0	
11567	056264	077777		TS26D5: .WORD	77777	
11568	056266	000000		.WORD	0	
11569	056270	000000		.WORD	0	
11570	056272	000000		.WORD	0	
11571	056274	000240		FIN26: NOP		
11572						
11573						
11574						
11575						
11576						
11577						
11578	056276			TSFP27:		
11579						
11580	056276	005037	132646	CLR	0TRPFLG	;CLEAR TRAP FLAG
11581	056302	005005		CLR	R5	;SETUP TO LOAD FPS
11582	056304	170105		LDFPS	R5	;SET FD=0
11583	056306	012701	000014	MOV	#12.,R1	;INIT COUNTER
11584	056312	012704	003122	MOV	#TSTLOC,R4	;SETUP POINTER TO TEST LOCATION
11585	056316	012703	056522	MOV	#TS27D0,R3	;SETUP POINTER TO TEST VALUE
11586	056322	012324		1001: MOV	(R3)+,(R4)+	;INIT TEST LOCATION
11587	056324	077102		SOB	R1,1001	;ARE WE DONE
11588	056326	012705	003122	MOV	#TSTLOC,R5	;SETUP POINTER TO DATA
11589	056332	170615		ABSF	(R5)	; TEST INSTRUCTION
11590	056334	170203		STFPS	R3	;GET FPS
11591	056336	020527	003122	CMP	R5,#TSTLOC	;IS R5 CORRECT
11592	056342	001401		BEQ	11	;YES GO ON
11593	056344	104003		ERROR	+3	;FPP ERROR
11594						;NO GO TO ERROR
11595	056346	012702	056552	11: MOV	#TS27D3,R2	;SETUP POINTER TO DATA
11596	056352	004767	000126	JSR	PC,CHEC27	;CHECK IF DATA IS CORRECT
11597	056356	020327	000000	CMP	R3,#0	;CHECK FPS
11598	056362	001401		BEQ	21	;OK GO ON
11599	056364	104003		ERROR	+3	;FPP ERROR
11600						;NO GO TO ERROR
11601	056366	012705	003132	21: MOV	#TSTLOC+10,R5	;SETUP POINTER TO DATA
11602	056372	170625		ABSF	(R5)+	; TEST INSTRUCTION
11603	056374	170203		STFPS	R3	;GET FPS
11604	056376	020527	003136	CMP	R5,#TSTLOC+14	;IS R5 CORRECT
11605	056402	001401		BEQ	31	;YES GO ON
11606	056404	104003		ERROR	+3	;FPP ERROR
11607						;NO GO TO ERROR

```

11608 056406 012705 003132      3#:  MOV    #TSTLOC+10,R5          ;SETUP POINTER TO DATA
11609 056412 012702 056562      MOV    #TS27D4,R2              ;
11610 056416 004767 000062      JSR    PC,CHEC27              ;CHECK IF DATA IS CORRECT
11611 056422 020327 000000      CMP    R3,#0                  ;CHECK FPS
11612 056426 001401              BEQ    4#                      ;OK GO ON
11613 056430 104003              ERROR  +3                    ;FPP ERROR
11614                               ;NO GO TO ERROR
11615 056432 012705 003122      4#:  MOV    #TSTLOC,R5          ;SETUP POINTER TO DATA
11616 056436 170665 000020      ABSF   20(R5)                 ; TEST INSTRUCTION
11617 056442 170203              STFPS  R3                      ;GET FPS
11618 056444 020527 003122      CMP    R5,#TSTLOC            ;IS R5 CORRECT
11619 056450 001401              BEQ    5#                      ;YES GO ON
11620 056452 104003              ERROR  +3                    ;FPP ERROR
11621                               ;NO GO TO ERROR
11622 056454 012705 003142      5#:  MOV    #TSTLOC+20,R5      ;SETUP POINTERS TO DATA
11623 056460 012702 056572      MOV    #TS27D5,R2              ;
11624 056464 004767 000014      JSR    PC,CHEC27              ;CHECK IF DATA IS CORRECT
11625 056470 020327 000004      CMP    R3,#4                  ;CHECK FPS
11626 056474 001401              BEQ    6#                      ;OK GO ON
11627 056476 104003              ERROR  +3                    ;FPP ERROR
11628                               ;NO GO TO ERROR
11629 056500
11630
11631 056500 000167 000076      ;
11632                               ;
11633 056504 012701 000004      ;CHEC27: MOV    #4,R1          ;INIT COUNTER
11634 056510 022522              1#:  CMP    (R5),,(R2)+        ;IS DATA CORRECT
11635 056512 001401              BEQ    2#                      ;YES GO ON
11636 056514 104003              ERROR  +3                    ;FPP ERROR
11637                               ;NO GO TO ERROR
11638 056516 077104              2#:  SOB   R1,1#              ;ARE WE DONE
11639 056520 000207              RTS    PC                      ;RETURN
11640
11641 056522 177777      ;
11642 056524 177777      TS27D0: .WORD 177777
11643 056526 177777      .WORD 177777
11644 056530 177777      .WORD 177777
11645 056532 000377      TS27D1: .WORD 377
11646 056534 175436      .WORD 175436
11647 056536 136477      .WORD 136477
11648 056540 000001      .WORD 1
11649 056542 000177      TS27D2: .WORD 177
11650 056544 175436      .WORD 175436
11651 056546 136477      .WORD 136477
11652 056550 000001      .WORD 1
11653 056552 077777      TS27D3: .WORD 77777
11654 056554 177777      .WORD 177777
11655 056556 177777      .WORD 177777
11656 056560 177777      .WORD 177777
11657 056562 000377      TS27D4: .WORD 377
11658 056564 175436      .WORD 175436
11659 056566 136477      .WORD 136477
11660 056570 000001      .WORD 1
11661 056572 000000      TS27D5: .WORD 0
11662 056574 000000      .WORD 0
11663 056576 136477      .WORD 136477

```

11664	056600	000001						
11665	056602	000240		FIN27:	NOP			
11666				:				
11667				:				
11668				:				
11669				-----				
11670				:	TEST	ABSD		
11671				:				
11672	056604			:	TSFP30:			
11673				:				
11674	056604	005037	132646		CLR	#TRPFLG		;CLEAR TRAP FLAG
11675	056610	012705	000200		MOV	#200,R5		;SETUP TO LOAD FPS
11676	056614	170105			LDFPS	R5		;SET FD=1
11677	056616	012701	000014		MOV	#12.,R1		;INIT COUNTER
11678	056622	012704	003122		MOV	#TSTLOC,R4		;SETUP POINTER TO TEST LOCATION
11679	056626	012703	057032		MOV	#TS3000,R3		;SETUP POINTER TO TEST VALUE
11680	056632	012324		100#:	MOV	(R3), (R4)		;INIT TEST LOCATION
11681	056634	077102			SOB	R1,100#		;ARE WE DONE
11682	056636	012705	003122		MOV	#TSTLOC,R5		;SETUP POINTER TO DATA
11683	056642	170615			ABSD	(R5)		; TEST INSTRUCTION
11684	056644	170203			STFPS	R3		;GET FPS
11685	056646	020527	003122		CMP	R5,#TSTLOC		;IS R5 CORRECT
11686	056652	001401			BEQ	1#		;YES GO ON
11687	056654	104003			ERROR	+3		;FPP ERROR
11688								;NO GO TO ERROR
11689	056656	012702	057062	1#:	MOV	#TS3003,R2		;SETUP POINTER TO DATA
11690	056662	004767	000126		JSR	PC,CHEC30		;CHECK IF DATA IS CORRECT
11691	056666	020327	000200		CMP	R3,#200		;CHECK FPS
11692	056672	001401			BEQ	2#		;OK GO ON
11693	056674	104003			ERROR	+3		;FPP ERROR
11694								;NO GO TO ERROR
11695	056676	012705	003132	2#:	MOV	#TSTLOC+10,R5		;SETUP POINTER TO DATA
11696	056702	170625			ABSD	(R5)		; TEST INSTRUCTION
11697	056704	170203			STFPS	R3		;GET FPS
11698	056706	020527	003142		CMP	R5,#TSTLOC+20		;IS R5 CORRECT
11699	056712	001401			BEQ	3#		;YES GO ON
11700	056714	104003			ERROR	+3		;FPP ERROR
11701								;NO GO TO ERROR
11702	056716	012705	003132	3#:	MOV	#TSTLOC+10,R5		;SETUP POINTERS TO DATA
11703	056722	012702	057072		MOV	#TS3004,R2		
11704	056726	004767	000062		JSR	PC,CHEC30		;CHECK IF DATA IS CORRECT
11705	056732	020327	000200		CMP	R3,#200		;CHECK FPS
11706	056736	001401			BEQ	4#		;OK GO ON
11707	056740	104003			ERROR	+3		;FPP ERROR
11708								;NO GO TO ERROR
11709	056742	012705	003122	4#:	MOV	#TSTLOC,R5		;SETUP POINTER TO DATA
11710	056746	170665	000020		ABSD	20(R5)		; TEST INSTRUCTION
11711	056752	170203			STFPS	R3		;GET FPS
11712	056754	020527	003122		CMP	R5,#TSTLOC		;IS R5 CORRECT
11713	056760	001401			BEQ	5#		;YES GO ON
11714	056762	104003			ERROR	+3		;FPP ERROR
11715								;NO GO TO ERROR
11716	056764	012705	003142	5#:	MOV	#TSTLOC+20,R5		;SETUP POINTERS TO DATA
11717	056770	012702	057102		MOV	#TS3005,R2		
11718	056774	004767	000014		JSR	PC,CHEC30		;CHECK IF DATA IS CORRECT
11719	057000	020327	000204		CMP	R3,#204		;CHECK FPS

```

11720 057004 001401          BEQ      6#          ;OK GO ON
11721 057006 104003          ERROR    *3          ;FPP ERROR
11722                                     ;NO GO TO ERROR
11723 057010          6#:
11724                                     ;
11725 057010 000167 000076          JMP      FIN30
11726                                     ;
11727 057014 012701 000004          CHEC30: MOV    #4,R1          ;INIT COUNTER
11728 057020 022522          1#:    CMP    (R5)*,(R2)*      ;IS DATA CORRECT
11729 057022 001401          BEQ      2#          ;YES GO ON
11730 057024 104003          ERROR    *3          ;FPP ERROR
11731                                     ;NO GO TO ERROR
11732 057026 077104          2#:    SOB    R1,1#          ;ARE WE DONE
11733 057030 000207          RTS     PC            ;RETURN
11734                                     ;
11735 057032 177777          TS3000: .WORD 177777
11736 057034 177777          .WORD 177777
11737 057036 177777          .WORD 177777
11738 057040 177777          .WORD 177777
11739 057042 000377          TS3001: .WORD 377
11740 057044 175436          .WORD 175436
11741 057046 136477          .WORD 136477
11742 057050 000001          .WORD 1
11743 057052 000177          TS3002: .WORD 177
11744 057054 175436          .WORD 175436
11745 057056 136477          .WORD 136477
11746 057060 000001          .WORD 1
11747 057062 077777          TS3003: .WORD 77777
11748 057064 177777          .WORD 177777
11749 057066 177777          .WORD 177777
11750 057070 177777          .WORD 177777
11751 057072 000377          TS3004: .WORD 377
11752 057074 175436          .WORD 175436
11753 057076 136477          .WORD 136477
11754 057100 000001          .WORD 1
11755 057102 000000          TS3005: .WORD 0
11756 057104 000000          .WORD 0
11757 057106 000000          .WORD 0
11758 057110 000000          .WORD 0
11759 057112 000240          FIN30:  NOP
11760                                     ;
11761                                     ;
11762                                     ;-----
11763                                     ;TEST  FDST SOP MODE 2 GR7
11764                                     ;
11765                                     ;
11766 057114          TSFP31:
11767                                     ;
11768 057114 005037 132646          CLR     @TRPFLG          ;CLEAR TRAP FLAG
11769 057120 013746 000004          MOV     @#4,-(SP)        ;SAVE TIMEOUT VECTOR
11770 057124 012737 057226 000004          MOV     @TSF31,@#4       ;SETUP NEW VECTOR
11771 057132 012702 000200          MOV     @200,R2         ;SETUP TO LOAD FPS
11772 057136 170102          LDFPS  R2               ;SET FD=1
11773 057140 170527 000005          TSD31: TSTD  #5          ; TEST INSTRUCTION
11774 057144 000240          NOP
11775 057146 000240          NOP

```


11776	057150	000240			NOP				
11777	057152	170203			STFPS	R3			;GET FPS
11778	057154	020327	000204		CMP	R3,#0204			;CHECK FPS
11779	057160	001401			BEQ	1#			;OK GO ON
11780	057162	104003			ERROR	+3			;FPP ERROR
11781									;NO GO TO ERROR
11782	057164	012702	057142	1#:	MOV	#TSD31+2,R2			;SETUP POINTER TO DATA
11783	057170	022227	000005		CMP	(R2)+,#5			;IS DATA CORRECT
11784	057174	001401			BEQ	2#			;YES GO ON
11785	057176	104003			ERROR	+3			;FPP ERROR
11786									;NO GO TO ERROR
11787	057200	012701	000003	2#:	MOV	#3,R1			;INIT COUNTER
11788	057204	022227	000240	3#:	CMP	(R2)+,#240			;IS DATA CORRECT
11789	057210	001401			BEQ	4#			;YES GO ON
11790	057212	104003			ERROR	+3			;FPP ERROR
11791									;NO GO TO ERROR
11792	057214	077105		4#:	SQB	R1,3#			;ARE WE DONE
11793	057216	012637	000004		MOV	(SP)+,#04			;RESTORE VECTOR
11794									
11795									
11796	057222	000167	000004		JMP	FIN31			
11797									
11798	057226	104003		TSF31:	ERROR	+3			;FPP ERROR
11799									;ODD ADDRESS TRAP
11800	057230	000006			RTT				;RETURN
11801									
11802	057232	000240		FIN31:	NOP				
11803									
11804									
11805									
11806									
11807									
11808									
11809	057234			TSFP32:					
11810									
11811	057234	005037	132646		CLR	#TRPFLG			;CLEAR TRAP FLAG
11812	057240	005005			CLR	R5			;SETUP TO LOAD FPS
11813	057242	170105			LDFPS	R5			;SET FD=0
11814	057244	012701	000014		MOV	#12.,R1			;INIT COUNTER
11815	057250	012704	003122		MOV	#TSTLOC,R4			;SETUP POINTER TO TEST LOCATION
11816	057254	012703	057424		MOV	#TS3200,R3			;SETUP POINTER TO TEST VALUE
11817	057260	012324		100#:	MOV	(R3)+,(R4)+			;INIT TEST LOCATION
11818	057262	077102			SQB	R1,100#			;ARE WE DONE
11819	057264	170767	123632		NEGF	TSTLOC			;TEST INSTRUCTION
11820	057270	170203			STFPS	R3			;GET FPS
11821	057272	012705	003122		MOV	#TSTLOC,R5			;SETUP POINTERS TO DATA
11822	057276	012702	057454		MOV	#TS3203,R2			
11823	057302	004767	000100		JSR	PC,CHEC32			;CHECK IF DATA IS CORRECT
11824	057306	020327	000000		CMP	R3,#0			;CHECK FPS
11825	057312	001401			BEQ	1#			;YES GO ON
11826	057314	104003			ERROR	+3			;FPP ERROR
11827									;NO GO TO ERROR
11828	057316	170767	123610	1#:	NEGF	TSTLOC+10			;TEST INSTRUCTION
11829	057322	170203			STFPS	R3			;GET FPS
11830	057324	012705	003132		MOV	#TSTLOC+10,R5			;SETUP POINTERS TO DATA
11831	057330	012702	057464		MOV	#TS3204,R2			

```

11832 057334 004767 000046          JSR    PC,CHEC32          ;CHECK IF DATA IS CORRECT
11833 057340 020327 000010          CMP    R3,#10            ;CHECK FPS
11834 057344 001401                BEQ    2#                ;OK GO ON
11835 057346 104003                ERROR  +3                ;FPP ERROR
11836                                     ;NO GO TO ERROR
11837 057350 170767 123566          2#:   NEGF   TSTLOC+20          ; TEST INSTRUCTION
11838 057354 170203                STFPS  R3                ;GET FPS
11839 057356 012705 003142          MOV    #TSTLOC+20,R5     ;SETUP POINTERS TO DATA
11840 057362 012702 057474          MOV    #TS32D5,R2
11841 057366 004767 000014          JSR    PC,CHEC32          ;CHECK IF DATA IS CORRECT
11842 057372 020327 000004          CMP    R3,#4            ;CHECK FPS
11843 057376 001401                BEQ    3#                ;OK GO ON
11844 057400 104003                ERROR  +3                ;FPP ERROR
11845                                     ;NO GO TO ERROR
11846 057402          3#:
11847 ;
11848 057402 000167 000076          JMP    FIN32
11849 ;
11850 057406 012701 000004          CHEC32: MOV   #4,R1          ;INIT COUNTER
11851 057412 022522          1#:   CMP    (R5)+,(R2)+     ;IS DATA CORRECT
11852 057414 001401                BEQ    2#                ;YES GO ON
11853 057416 104003                ERROR  +3                ;FPP ERROR
11854                                     ;NO GO TO ERROR
11855 057420 077104          2#:   SOB   R1,1#          ;ARE WE DONE
11856 057422 000207                RTS    PC                ;RETURN
11857 ;
11858 057424 170000          TS32D0: .WORD 170000
11859 057426 003541                .WORD 3541
11860 057430 177777                .WORD 177777
11861 057432 172710                .WORD 172710
11862 057434 070000          TS32D1: .WORD 70000
11863 057436 003541                .WORD 3541
11864 057440 177777                .WORD 177777
11865 057442 172710                .WORD 172710
11866 057444 000177                .WORD 177
11867 057446 100000                .WORD 100000
11868 057450 177777                .WORD 177777
11869 057452 177007                .WORD 177007
11870 057454 070000          TS32D3: .WORD 70000
11871 057456 003541                .WORD 3541
11872 057460 177777                .WORD 177777
11873 057462 172710                .WORD 172710
11874 057464 170000          TS32D4: .WORD 170000
11875 057466 003541                .WORD 3541
11876 057470 177777                .WORD 177777
11877 057472 172710                .WORD 172710
11878 057474 000000          TS32D5: .WORD 0
11879 057476 000000                .WORD 0
11880 057500 177777                .WORD 177777
11881 057502 177007                .WORD 177007
11882 057504 000240          FIN32: NOP
11883 ;
11884 ;
11885 ;-----
11886 ;TEST NEG0
11887 ;

```

```

11888
11889 057506      ;TSFP33:
11890
11891 057506 005037 132646      CLR      @TRPFLG      ;CLEAR TRAP FLAG
11892 057512 012705 000200      MOV      @200,R5      ;SETUP TO LOAD FPS
11893 057516 170105                LDFPS    R5            ;SET FD=1
11894 057520 012701 000014      MOV      @12.,R1      ;INIT COUNTER
11895 057524 012704 003122      MOV      @TSTLOC,R4      ;SETUP POINTER TO TEST LOCATION
11896 057530 012703 057700      MOV      @TS33D0,R3      ;SETUP POINTER TO TEST VALUE
11897 057534 012324      100#: MOV      (R3)+,(R4)+      ;INIT TEST LOCATION
11898 057536 077102                SOB      R1,100#      ;ARE WE DONE
11899 057540 170767 123356      NEG     TSTLOC          ; TEST INSTRUCTION
11900 057544 170203                STFPS    R3            ;GET FPS
11901 057546 012705 003122      MOV      @TSTLOC,R5      ;SETUP POINTERS TO DATA
11902 057552 012702 057730      MOV      @TS33D3,R2      ;
11903 057556 004767 000100      JSR     PC,CHEC33        ;CHECK IF DATA IS CORRECT
11904 057562 020327 000200      CMP     R3,@200          ;CHECK FPS
11905 057566 001401                BEQ     1#              ;OK GO ON
11906 057570 104003                ERROR   +3             ;FPP ERROR
11907
11908 057572 170767 123334      1#:  NEG     TSTLOC+10      ; TEST INSTRUCTION
11909 057576 170203                STFPS    R3            ;GET FPS
11910 057600 012705 003132      MOV      @TSTLOC+10,R5    ;SETUP POINTERS TO DATA
11911 057604 012702 057740      MOV      @TS33D4,R2      ;
11912 057610 004767 000046      JSR     PC,CHEC33        ;CHECK IF DATA IS CORRECT
11913 057614 020327 000210      CMP     R3,@210          ;CHECK FPS
11914 057620 001401                BEQ     2#              ;OK GO ON
11915 057622 104003                ERROR   +3             ;FPP ERROR
11916
11917 057624 170767 123312      2#:  NEG     TSTLOC+20      ; TEST INSTRUCTION
11918 057630 170203                STFPS    R3            ;GET FPS
11919 057632 012705 003142      MOV      @TSTLOC+20,R5    ;SETUP POINTERS TO DATA
11920 057636 012702 057750      MOV      @TS33D5,R2      ;
11921 057642 004767 000014      JSR     PC,CHEC33        ;CHECK IF DATA IS CORRECT
11922 057646 020327 000204      CMP     R3,@204          ;CHECK FPS
11923 057652 001401                BEQ     3#              ;OK GO ON
11924 057654 104003                ERROR   +3             ;FPP ERROR
11925
11926 057656      3#:
11927
11928 057656 000167 000076      ;
11929
11930 057662 012701 000004      ;CHEC33: MOV      @4,R1      ;INIT COUNTER
11931 057666 022522      1#:  CMP      (R5)+,(R2)+      ;IS DATA CORRECT
11932 057670 001401                BEQ     2#              ;YES GO ON
11933 057672 104003                ERROR   +3             ;FPP ERROR
11934
11935 057674 077104      2#:  SOB      R1,1#          ;NO GO TO ERROR
11936 057676 000207                RTS     PC              ;ARE WE DONE
11937
11938 057700 170000                ;TS33D0: .WORD    170000      ;RETURN
11939 057702 003541                .WORD    3541
11940 057704 177777                .WORD    177777
11941 057706 172710                .WORD    172710
11942 057710 070000                TS33D1: .WORD    70000
11943 057712 003541                .WORD    3541

```

11944 057714 177777
 11945 057716 172710
 11946 057720 000177
 11947 057722 100000
 11948 057724 177777
 11949 057726 177007
 11950 057730 070000
 11951 057732 003541
 11952 057734 177777
 11953 057736 172710
 11954 057740 170000
 11955 057742 003541
 11956 057744 177777
 11957 057746 172710
 11958 057750 000000
 11959 057752 000000
 11960 057754 000000
 11961 057756 000000
 11962 057760 000240
 11963
 11964
 11965
 11966
 11967
 11968
 11969
 11970
 11971
 11972 057762
 11973
 11974
 11975 057762 012704 047600
 11976 057766 170104
 11977 057770 012702 003062
 11978 057774 172407
 11979
 11980 057776 170201
 11981 060000 022701 147600
 11982 060004 001401
 11983 060006 104003
 11984
 11985 060010 170312
 11986 060012 022722 000002
 11987 060016 001401
 11988 060020 104003
 11989
 11990 060022 022722 057774
 11991 060026 001401
 11992 060030 104003
 11993
 11994 060032
 11995
 11996
 11997
 11998
 11999

.WORD 177777
 .WORD 172710
 TS33D2: .WORD 177
 .WORD 100000
 .WORD 177777
 .WORD 177007
 TS33D3: .WORD 70000
 .WORD 3541
 .WORD 177777
 .WORD 172710
 TS33D4: .WORD 170000
 .WORD 3541
 .WORD 177777
 .WORD 172710
 TS33D5: .WORD 0
 .WORD 0
 .WORD 0
 .WORD 0
 FIN33: NOP

;
 ;
 ;
 ;-----
 ;TEST LDD MODE 0, ILLEGAL AC7
 ;

;
 ;
 ;
 ;
 MFSRCMO:
 ;

11: MOV #47600,R4 ;SETUP FPP STATUS
 LDFPS R4 ;LOAD FP STATUS
 MOV #RECFEC,R2 ;POINT TO RECEIVED FEC MEMORY
 LDD R7,ACO ;*TEST INSTRUCTION
 ;LOAD ACO FROM ILLEGAL AC7
 STFPS R1 ;SAVE FPP STATUS
 CMP #147600,R1 ;VERIFY FER BIT SET
 BEQ 21 ;BRANCH IF GOOD ERROR CONDITION
 ERROR +3 ;FPP ERROR
 ;THE FER BIT DIDNT SET
 21: STST (R2) ;SAVE FEC AND FEA
 CMP #2,(R2)+ ;VERIFY FEC CONTENTS
 BEQ 31 ;BRANCH IF GOOD
 ERROR +3 ;FPP ERROR
 ;FEC NE 2 (OPCODE ERROR)
 31: CMP #11,(R2)+ ;VERFIY FEA CONTENTS
 BEQ 41 ;BRANCH FI GOOD
 ERROR +3 ;FPP ERROR
 ;FEA NOT CORRECT ERROR ADDRESS
 41:

;
 ;
 ;-----

```

12000 ;TEST LDD MODE2
12001 ;
12002 ;
12003 ;
12004 ;
12005 060032 MLDDM2:
12006 ;
12007 ;
12008 060032 012701 003102 ; MOV #RECDST,R1 ;POINT TO RECEIVED DATA LOCATION
12009 060036 012704 003174 ; MOV #TAB1,R4 ;POINT TO GOOD DATA
12010 060042 012702 047750 ; MOV #47750,R2 ;LOAD GOOD STATUS
12011 060046 170102 ; LDFPS R2 ;LOAD FPP STATUS - DOUBLE, ID
12012 060050 172424 ; LDD (R4)+,AC0 ;*TEST INSTRUCTION - MODE 2
12013 060052 170203 ; STFPS R3 ;SAVE TEST FPP STATUS
12014 060054 174021 ; STD AC0,(R1)+ ;SAVE TEST RESULT MODE 2
12015 060056 020203 ; CMP R2,R3 ;VERIFY FPP STATUS
12016 060060 001401 ; BEQ 1# ;BRANCH IF GOOD
12017 060062 104003 ; ERROR +3 ;FPP ERROR
12018 ; ;BAD FPP STSTUS
12019 060064 022704 003204 1#: ; CMP #TAB1+10,R4 ;VERIFY AUTO-INCR
12020 060070 001401 ; BEQ 2# ;BRANCH IF GOOD
12021 060072 104003 ; ERROR +3 ;FPP ERROR
12022 ; ;BAD AUTO-INCR
12023 060074 012704 003174 2#: ; MOV #TAB1,R4 ;POINT TO RECEIVED DATA
12024 060100 162701 000010 ; SUB #10,R1 ;RETURN R1 TO PROPER VALUE
12025 060104 004767 052562 ; JSR R7,DATVER ;VERIFY DATA FROM FPP
12026 060110 005767 122744 ; TST COUNT ;SEE IF COUNTER=0
12027 060114 001401 ; BEQ 3# ;BRANCH IF GOOD COMPARE
12028 060116 104003 ; ERROR +3 ;FPP ERROR
12029 ; ;BAD DATA FROM FPP
12030 060120 3#:
12031 ;
12032 ;
12033 ;
12034 ;
12035 ;
12036 ;
12037 ;-----
12038 ;TEST LDD MODE 3
12039 ;
12040 ;
12041 ;
12042 060120 MLDDM3:
12043 ;
12044 ;
12045 060120 012737 003102 003124 ; MOV #RECDST,#TSTLOC+2 ;POINT TO RECEIVED DATA LOCATION
12046 060126 012701 003124 ; MOV #TSTLOC+2,R1 ;SETUP STD IN MODE 3
12047 060132 012737 003204 003122 ; MOV #TAB2,#TSTLOC ;POINT TO DATA TABLE
12048 060140 012704 003122 ; MOV #TSTLOC,R4 ;POINT TO GOOD DATA
12049 060144 012702 047750 ; MOV #47750,R2 ;LOAD GOOD STATUS
12050 060150 170102 ; LDFPS R2 ;LOAD FPP STATUS - DOUBLE, ID
12051 060152 172434 ; LDD #R4)+,AC0 ;*TEST INSTRUCTION - MODE 2
12052 060154 170203 ; STFPS R3 ;SAVE TEST FPP STATUS
12053 060156 174031 ; STD AC0,#(R1)+ ;SAVE TEST RESULT IN MODE 3
12054 060160 022703 047740 ; CMP #47740,R3 ;VERIFY FPP STATUS
12055 060164 001401 ; BEQ 1# ;BRANCH IF GOOD
    
```

```

12056 060166 104003          ERROR      +3          ;FPP ERROR
12057                                     ;BAD FPP STSUS
12058 060170 022704 003124  1$:  CMP      #TSTLOC+2,R4          ;VERFIY AUTO-INCR
12059 060174 001401          BEQ      2$          ;BAD AUTO-DEC ON LDD
12060 060176 104003          ERROR      +3          ;FPP ERROR
12061                                     ;BAD AUTO-INC
12062 060200 022701 003126  2$:  CMP      #TSTLOC+4,R1          ; TEST STD AUTO-INC
12063 060204 001401          'IEQ     3$          ;BRANCH IF GOOD
12064 060206 104003          ERROR      +3          ;FPP ERROR
12065                                     ;BAD AUTO-INCR
12066 060210 012704 003204  3$:  MOV      #TAB2,R4          ;POINT TO RECEIVED DATA
12067 060214 012701 003102  MOV      #RECDST,R1          ;POINT TO RECEIVED DATA
12068 060220 004767 052446  JSR      R7,DATVER          ;VERFIY DATA FROM FPP
12069 060224 005767 122630  TST      COUNT              ;SEE IF COUNTER=0
12070 060230 001401          BEQ      4$          ;BRANCH IF GOOD COMPARE
12071 060232 104003          ERROR      +3          ;FPP ERROR
12072                                     ;BAD DATA FROM FPP
12073 060234          4$:
12074
12075
12076
12077
12078
12079
12080          ;-----
12081          ;TEST LDF, STD MODE 4
12082
12083
12084
12085 060234          MLDDM4:
12086
12087
12088          ;
12089          MOV      #RECDST+4,R1          ;POINT TO RECEIVED DATA LOCATION
12090          MOV      #TAB3+4,R4          ;POINT TO GOOD DATA
12091          MOV      #TAB6,R5          ;CLEAR OUT ACO
12092          LDFPS   #200          ;SET TO DOUBLE
12093          LDD      (R5),ACO          ;ACO=0
12094          MOV      #47550,R2          ;LOAD GOOD STATUS FLOATING
12095          LDFPS   R2          ;LOAD FPP STATUS - DOUBLE, ID
12096          LDF      -(R4),ACO          ;*TEST INSTRUCTION - MODE 4
12097          STFPS   R3          ;SAVE TEST FPP STATUS
12098          MOV      #47750,R2          ;SET TO DOUBLE MODE
12099          LDFPS   R2          ;SET FPP TO DOUBLE
12100          STD      ACO, -(R1)          ;SAVE TEST RESULT
12101          CMP      #47540,R3          ;VERIFY FPP STATUS
12102          BEQ      1$          ;BRANCH IF GOOD
12103          ERROR      +3          ;FPP ERROR
12104                                     ;BAD FPP STSUS
12105          1$:  CMP      #TAB3,R4          ;VERFIY AUTO-DEC
12106          BEQ      2$          ;BRANCH IF GOOD
12107          ERROR      +3          ;FPP ERROR
12108                                     ;BAD AUTO-INCR
12109          2$:  MOV      #TAB3,R4          ;POINT TO RECEIVED DATA
12110          JSR      R7,DATVER          ;VERFIY DATA FROM FPP
12111          TST      COUNT              ;SEE IF COUNTER=0
          BEQ      3$          ;BRANCH IF GOOD COMPARE

```

```

12112 060336 104003          ERROR +3          ;FPP ERROR
12113                                     ;BAD DATA FROM FPP
12114 060340          3#:
12115                                     ;
12116                                     ;
12117                                     ;
12118                                     ;
12119                                     ;
12120                                     ;-----
12121                                     ;TEST LDD MODE 5
12122                                     ;
12123                                     ;
12124                                     ;
12125                                     ;
12126 060340          MLDDM5:
12127                                     ;
12128                                     ;
12129 060340 012701 003102          MOV #RECDST,R1          ;POINT TO RECEIVED DATA LOCATION
12130 060344 012704 003124          MOV #TSTLOC+2,R4          ;POINT TO GOOD DATA
12131 060350 012737 003174 003122  MOV #TAB1,#TSTLOC          ;SET UP MODE 5 POINTER TO DATA
12132 060356 012702 047750          MOV #47750,R2          ;LOAD GOOD STATUS
12133 060362 170102          LDFPS R2          ;LOAD FPP STATUS - DOUBLE.ID
12134 060364 172454          LDD B-(R4),AC0          ;*TEST INSTRUCTION - MODE 5
12135 060366 170203          STFPS R3          ;SAVE TEST FPP STATUS
12136 060370 174011          STD AC0,(R1)          ;SAVE TEST RESULT
12137 060372 020203          CMP R2,R3          ;VERIFY FPP STATUS
12138 060374 001401          BEQ 1#          ;BRANCH IF GOOD
12139 060376 104003          ERROR +3          ;FPP ERROR
12140                                     ;BAD FPP STATUS
12141 060400 022704 003122  1#:  CMP #TSTLOC,R4          ;VERFIY AUTO-DEC
12142 060404 001401          BEQ 2#          ;BRANCH IF GOOD
12143 060406 104003          ERROR +3          ;FPP ERROR
12144                                     ;BAD AUTO-DEC
12145 060410 012704 003174  2#:  MOV #TAB1,R4          ;POINT TO EXPECTED DATA
12146 060414 004767 052252          JSR R7,DATVER          ;VERFIY DATA FROM FPP
12147 060420 005767 122434          TST COUNT          ;SEE IF COUNTER=0
12148 060424 001401          BEQ 3#          ;BRANCH IF GOOD COMPARE
12149 060426 104003          ERROR +3          ;FPP ERROR
12150                                     ;BAD DATA FROM FPP
12151 060430          3#:
12152                                     ;
12153                                     ;
12154                                     ;
12155                                     ;-----
12156                                     ;TEST LDD MODE 6
12157                                     ;
12158                                     ;
12159                                     ;
12160                                     ;
12161 060430          MLDDM6:
12162                                     ;
12163                                     ;
12164 060430 012701 003302          MOV #RECDST+200,R1          ;POINT TO RECEIVED DATA LOCATION
12165 060434 012704 003004          MOV #TAB2-200,R4          ;SETUP R4 FOR MODE 6
12166 060440 012702 047750          MOV #47750,R2          ;LOAD GOOD STATUS
12167 060444 170102          LDFPS R2          ;LOAD FPP STATUS - DOUBLE.ID

```

B?

```

12168 060446 172464 000200          LDD      200(R4),ACO          ;LDD MODE 6
12169 060452 170203          STFPS   R3                   ;SAVE TEST FPP STATUS
12170 060454 174061 177600          STD     ACO,-200(R1)         ;SAVE TEST RESULT
12171 060460 022703 047740          CMP     #47740,R3           ;VERIFY FPP STATUS
12172 060464 001401          BEQ     1#                    ;BRANCH IF GOOD
12173 060466 104003          ERROR   +3                   ;FPP ERROR
12174                                     ;BAD FPP STATUS
12175 060470 162701 000200          1#:    SUB     #200,R1        ;R1=RECDST
12176 060474 062704 000200          2#:    ADD     #200,R4        ;POINT TO EXPECTED DATA
12177 060500 004767 052166          JSR     R7,DATVER           ;VERIFY DATA FROM FPP
12178 060504 005767 122350          TST     COUNT              ;SEE IF COUNTER=0
12179 060510 001401          BEQ     3#                    ;BRANCH IF GOOD COMPARE
12180 060512 104003          ERROR   +3                   ;FPP ERROR
12181                                     ;BAD DATA FROM FPP
12182 060514          3#:
12183                                     ;
12184                                     ;
12185                                     ;
12186                                     ;
12187                                     ;-----
12188                                     ;TEST LDD MODE 7
12189                                     ;
12190                                     ;
12191                                     ;
12192 060514          MLDDM7:
12193                                     ;
12194                                     ;
12195 060514 012701 003102          MOV     #RECDST,R1          ;POINT TO RECEIVED DATA LOCATION
12196 060520 005004          CLR     R4                   ;R4=0
12197 060522 012727 003174 003122    MOV     #TAB1,#TSTLOC       ;POINTER FOR MODE 7 GOOD DATA
12198 060530 012702 047750          MOV     #47750,R2          ;LOAD GOOD STATUS
12199 060534 170102          LDFPS  R2                   ;LOAD FPP STATUS - DOUBLE.ID
12200 060536 172474 003122          LDD     #TSTLOC(R4),ACO     ;*TEST INSTRUCTION - MODE 7
12201 060542 170203          STFPS   R3                   ;SAVE TEST FPP STATUS
12202 060544 174011          STD     ACO,(R1)           ;SAVE TEST RESULT
12203 060546 020203          CMP     R2,R3              ;VERIFY FPP STATUS
12204 060550 001401          BEQ     1#                    ;BRANCH IF GOOD
12205 060552 104003          ERROR   +3                   ;FPP ERROR
12206                                     ;BAD FPP STATUS
12207 060554 005704          1#:    TST     R4             ;VERIFY CONTENTS OF R4
12208 060556 001401          BEQ     2#                    ;BRANCH IF GOOD
12209 060560 104003          ERROR   +3                   ;FPP ERROR
12210                                     ;BAD R4
12211 060562 012704 003174          2#:    MOV     #TAB1,R4        ;POINT TO RECEIVED DATA
12212 060566 004767 052100          JSR     R7,DATVER           ;VERIFY DATA FROM FPP
12213 060572 005767 122262          TST     COUNT              ;SEE IF COUNTER=0
12214 060576 001401          BEQ     3#                    ;BRANCH IF GOOD COMPARE
12215 060600 104003          ERROR   +3                   ;FPP ERROR
12216                                     ;BAD DATA FROM FPP
12217 060602          3#:
12218                                     ;
12219                                     ;
12220                                     ;
12221                                     ;-----
12222                                     ;TEST LDD MODE 27 - ONLY 16 BITS ARE LOADED OR STORED
12223                                     ;

```



```

12224
12225
12226
12227 060602 MLDM27:
12228
12229
12230 060602 012701 003102 MOV #RECDST,R1 ;POINT TO RECEIVED DATA LOCATION
12231 060606 012704 003234 MOV #TAB5,R4 ;POINT TO GOOD DATA
12232 060612 012702 047750 MOV #47750,R2 ;LOAD GOOD STATUS
12233 060616 005005 CLR R5 ;R5=0
12234 060620 170102 LDFPS R2 ;LOAD FPP STATUS - DOUBLE.ID
12235 060622 172427 043243 LDD #5205,ACO ;*TEST INSTRUCTION - MODE 27
12236 060626 005205 INC R5
12237 060630 005205 INC R5
12238 060632 005205 INC R5 ; TEST PROPER PC PATH
12239 060634 022705 000003 CMP #3,R5 ;VERIFY ONLY 3 PC INCREMENT
12240 060640 001401 BEQ 1# ;BRANCH IF PROPER PC ACTION
12241 060642 104003 ERROR +3 ;FPP ERROR
12242
12243 060644 170203 1# : STFPS R3 ;BAD MODE 27 LOAD
12244 060646 174011 STD ACO,(R1) ;SAVE TEST FPP STATUS
12245 060650 022703 047740 CMP #47740,R3 ;SAVE TEST RESULT
12246 060654 001401 BEQ 2# ;VERIFY FPP STATUS
12247 060656 104003 ERROR +3 ;BRANCH IF GOOD
12248
12249 060660 004767 052006 2# : JSR R7,DATVER ;VERIFY DATA FROM FPP
12250 060664 005767 122170 TST COUNT ;SEE IF COUNTER=0
12251 060670 001401 BEQ 3# ;BRANCH IF GOOD COMPARE
12252 060672 104003 ERROR +3 ;FPP ERROR
12253
12254 060674 3# : ;BAD DATA FROM FPP
12255
12256
12257
12258
12259 ;-----
12260 ;TEST ADDF, ADDO, SUBF, SUBD ACO=0 FSRC=0;
12261
12262
12263 060674 MNRM1:
12264
12265
12266 060674 012704 003254 MOV #TAB6,R4 ;POINT TO FSRC TEST DATA
12267 060700 005067 122202 CLR RECDST+4 ;CLEAR OUT RECEIVED DATA TABLE
12268 060704 005067 122200 CLR RECDST+6 ;
12269 060710 012702 040000 MOV #40000,R2 ;SET UP GOOD STATUS
12270 060714 170102 LDFPS R2 ;LOAD FPP STATUS, FLOATING
12271 060716 172414 LDF (R4),ACO ;LOAD ACO WITH 0
12272 060720 172014 ADDF (R4),ACO ;0+0
12273 060722 170203 STFPS R3 ;SAVE STATUS
12274 060724 022703 040004 CMP #40004,R3 ;VERIFY STATUS
12275 060730 001401 BEQ 1# ;BRANCH IF GOOD
12276 060732 104003 ERROR +3 ;FPP ERROR
12277
12278 060734 012701 003102 1# : MOV #RECDST,R1 ;BAD FPP STATUS
12279 060740 174011 STF ACO,(R1) ;POINT TO RECEIVERD DATA
;SAVE DATA

```

D?

12280	060742	004767	051724		JSR	R7,DATVER		;VERIFY DATA
12281	060746	005767	122106		TST	COUNT		;BRANCH IF GOOD
12282	060752	001401			BEQ	24		;FPP ERROR
12283	060754	104003			ERROR	+3		;BAD DATA IN ACO
12284								;LOAD FLOATING STATUS
12285	060756	012702	040200	24:	MOV	#40200,R2		;LOAD ACO WITH 0
12286	060762	170102			LDFPS	R2		;*TEST INSTRUCTION
12287	060764	172414			LDD	(R4),ACO		;SAVE DATA
12288	060766	172014			ADD	(R4),ACO		;SAVE FPS
12289	060770	174011			STD	ACO,(R1)		;VERIFY STATUS
12290	060772	170203			STFPS	R3		;BRANCH IF GOOD
12291	060774	022703	040204		CMP	#40204,R3		;FPP ERROR
12292	061000	001401			BEQ	34		;BAD FPS
12293	061002	104003			ERROR	+3		;VERIFY DATA
12294								;VERIFY RESULT
12295	061004	004767	051662	34:	JSR	R7,DATVER		;BRANCH IF GOOD
12296	061010	005737	003060		TST	#COUNT		;FPP ERROR
12297	061014	001401			BEQ	444		;BAD ACO
12298	061016	104003			ERROR	+3		;SETUP DATA
12299								;*TEST INSTRUCTION
12300	061020	172414			LDD	(R4),ACO		;SAVE STATUS
12301	061022	173014			SUBD	(R4),ACO		;VERIFY STATUS
12302	061024	170203			STFPS	R3		;BRANCH IF GOOD
12303	061026	022703	040204		CMP	#40204,R3		;FPP ERROR
12304	061032	001401			BEQ	44		;BAD FPS
12305	061034	104003			ERROR	+3		;SAVE ACO DATA
12306								;VERIFY DATA
12307	061036	174011			STD	ACO,(R1)		;BRANCH IF GOOD
12308	061040	004767	051626	44:	JSR	R7,DATVER		;FPP ERROR
12309	061044	005767	122010		TST	COUNT		;BAD ACO
12310	061050	001401			BEQ	54		;STORE FPP STATUS
12311	061052	104003			ERROR	+3		;LOAD ACO
12312								;O-0
12313	061054	170127	000000	54:	LDFPS	#0		;SAVE STATUS
12314	061060	172414			LDD	(R4),ACO		;SAVE ACO
12315	061062	173014			SUBF	(R4),ACO		;VERIFY STATUS
12316	061064	170203			STFPS	R3		;BRANCH IF GOOD
12317	061066	174011			STD	ACO,(R1)		;FPP ERROR
12318	061070	022703	000004		CMP	#4,R3		;BAD FPS
12319	061074	001401			BEQ	64		;VERIFY DATAT
12320	061076	104003			ERROR	+3		;BRANC IF GOOD
12321								;FPP ERROR
12322	061100	004767	051566	64:	JSR	R7,DATVER		;BAD ACO
12323	061104	005767	121750		TST	COUNT		
12324	061110	001401			BEQ	74		
12325	061112	104003			ERROR	+3		
12326								
12327	061114			74:				
12328								
12329								
12330								
12331								
12332								
12333								
12334								
12335								

 ;TEST ADDF,SUBD - FSRC=0, ACO NE 0

E2

```

12336
12337
12338 061114
12339
12340
12341 061114 012701 003102
12342 061120 012705 003254
12343 061124 012704 003204
12344 061130 170127 000200
12345 061134 172415
12346 061136 005002
12347 061140 170102
12348 061142 172414
12349 061144 172015
12350 061146 170203
12351 061150 174011
12352 061152 022703 000000
12353 061156 001401
12354 061160 104003
12355
12356 061162 012704 003224
12357 061166 0C4767 051500
12358 061172 005767 121662
12359 061176 001401
12360 061200 104003
12361
12362 061202 170127 000200
12363 061206 172414
12364 061210 173015
12365 061212 170203
12366 061214 174011
12367 061216 022703 000200
12368 061222 001401
12369 061224 104003
12370
12371 061226 012704 003224
12372 061232 004767 051434
12373 061236 005767 121616
12374 061242 001401
12375 061244 104003
12376
12377 061246
12378
12379
12380
12381
12382
12383
12384
12385
12386
12387
12388 061246
12389
12390
12391 061246 012701 003102
    
```

MNNRM2:

```

      MOV      #RECDST,R1      ;POINT TO RECEIVED DATA TABLE
      MOV      #TAB6,R5      ;POINT TO SOURCE DATA TABLE
      MOV      #TAB2,R4      ;POINT TO ACO DATA
      LDFPS    #200          ;SET TO DOUBLE FOR CLEAR
      LDD      (R5),ACO
      CLR      R2
      LDFPS    R2            ;SETUP FPP STATUS
      LDF      (R4),ACO      ;LOAD FPS
      ADDF     (R5),ACO      ;LOAD ACO
      STFPS    R3            ;*TEST INSTRUCTION
      STF      ACO,(R1)      ;SAVE STATUS
      CMP      #0,R3         ;SAVE ACO
      BEQ      1#           ;VERFIY NEGATIVE RESULT
      ERROR    +3           ;BRANCH IF GOOD
      ;FPP ERROR
      ;BAD FPS
1#:    MOV      #TAB4,R4      ;POINT TO EXPECTED DATA
      JSR      R7,DATVER     ;VERFIY ACO
      TST      COUNT        ;CHECK RESULT
      BEQ      2#           ;BRANCH IF GOOD
      ERROR    +3           ;FPP ERROR
      ;BAD ACO
2#:    LDFPS    #200          ;SET STATUS TO DUOUBLE NODE
      LDD      (R4),ACO      ;LOAD ACO WITH A VALUE
      SUBD     (R5),ACO      ;*TEST INSTRUCTION
      STFPS    R3            ;SAVE FPP STATUS
      STD      ACO,(R1)      ;SAVE ACO
      CMP      #200,R3       ;VERIFY RESULT
      BEQ      3#           ;BRANCH IF GOOD
      ERROR    +3           ;FPP ERROR
      ;BAD SUBD
3#:    MOV      #TAB4,R4      ;POINT TO EXPECTED
      JSR      R7,DATVER     ;VERIFY ACO
      TST      COUNT        ;
      BEQ      4#           ;BRANCH IF GOOD ACO
      ERROR    +3           ;FPP ERROR
      ;BAD ACO
4#:
    
```

 ;TEST ADDO, SUBF - FSRC NE 0, ACO=0

MNNRM3:

```

      MOV      #RECDST,R1      ;POINT TO RECEIVED DATA TABLE
    
```

```

12392 061252 012705 003254      MOV      #TAB6,R5      ;POINT TO ACO DATA TABLE
12393 061256 012704 003174      MOV      #TAB1,R4     ;POINT TO FSRC DATA
12394 061262 012702 000200      MOV      #200,R2      ;SETUP FPP STATUS
12395 061266 170102              LDFPS    R2           ;LOAD FPS
12396 061270 172415              LDD      (R5),ACO     ;LOAD ACO
12397 061272 172014              ADDD     (R4),ACO     ;*TEST INSTRUCTION
12398 061274 170203              STFPS    R3           ;SAVE STATUS
12399 061276 174011              STD      ACO,(R1)     ;SAVE ACO
12400 061300 022703 000210      CMP      #210,R3      ;VERFIY NEGATIVE RESULT
12401 061304 001401              BEQ      1#           ;BRANCH IF GOOD
12402 061306 104003              ERROR    +3          ;FPP ERROR
12403                                ;BAD FPS
12404 061310 004767 051356      1# :   JSR      R7,DATVER ;VERFIY ACO
12405 061314 005767 121540              TST      COUNT        ;CHECK RESULT
12406 061320 001401              BEQ      2#           ;BRANCH IF GOOD
12407 061322 104003              ERROR    +3          ;FPP ERROR
12408                                ;BAD ACO
12409 061324 170127 000200      2# :   LDFPS    #200      ;SET STATUS TO DUOBLE NODE
12410 061330 172415              LDF      (R5),ACO     ;LOAD ACO WITH A VALUE
12411 061332 173014              SUBD     (R4),ACO     ;*TEST INSTRUCTION
12412 061334 170203              STFPS    R3           ;SAVE FPP STATUS
12413 061336 174011              STF      ACO,(R1)     ;SAVE ACO
12414 061340 022703 000200      CMP      #200,R3      ;VERIFY RESULT
12415 061344 001401              BEQ      3#           ;BRANCH IF GOOD
12416 061346 104003              ERROR    +3          ;FPP ERROR
12417                                ;BAD SUBD
12418 061350 012704 003444      3# :   MOV      #TAB18,R4 ;POINT TO EXPECTED DATA
12419 061354 004767 051312              JSR      R7,DATVER   ;VERIFY ACO
12420 061360 005767 121474              TST      COUNT        ;
12421 061364 001401              BEQ      4#           ;BRANCH IF GOOD ACO
12422 061366 104003              ERROR    +3          ;FPP ERROR
12423                                ;BAD ACO
12424 061370      4# :
12425
12426
12427
12428
12429
12430      ;-----
12431      ;TEST  ADDF, SUBD - EXP(ACO) = EXP(FSRC)
12432
12433
12434
12435 061370      MINRMA:
12436
12437
12438 061370 012702 003240      ;
12439 061374 170102              MOV      #3240,R2     ;SET FIU,FD,FT
12440 061376 012704 003274      LDFPS    R2
12441 061402 012705 003304      MOV      #TAB7,R4     ;SET FSRC
12442 061406 012701 003102      MOV      #TAB8,R5     ;SETUP ACO
12443 061412 172415              MOV      #RECDST,R1  ;POINT TO RECEIVED DATA
12444 061414 172014              LDD      (R5),ACO     ;LOAD ACO
12445 061416 174011              ADDD     (R4),ACO     ;*TEST INSTRUCTION
12446 061420 012704 003314      STD      ACO,(R1)     ;SAVE TEST RESULT
12447 061424 004767 051242      MOV      #TAB9,R4     ;POINT TO EXPECTED DATA
12447                                JSR      R7,DATVER   ;VERIFY ACO DATA

```

```

12448 061430 005767 121424          TST      COUNT
12449 061434 001401          BEQ      1#          ; BRANCH IF GOOD
12450 061436 104003          ERROR    +3          ; FPP ERROR
12451                                ; BAD ADD
12452 061440 012704 003304 1#:  MOV      #TAB8,R4          ;
12453 061444 012703 003304          MOV      #TAB8,R3          ; SETUP SAME ACO
12454 061450 012702 003200          MOV      #3200,R2         ; ROUND MODE
12455 061454 170102          LDFPS   R2
12456 061456 172413          LDD     (R3),ACO          ; LOAD ACO
12457 061460 061400          ADD     (R4),ACO          ; *TEST INSTRUCTION
12458 061462 174011          STD     ACO,(R1)         ; SAVE DATA
12459 061464 004767 051202          JSR     R7,DATVER        ; VERIFY ACO
12460 061470 005767 121364          TST     COUNT
12461 061474 001401          BEQ     2#          ; BRANCH IF GOOD
12462 061476 104003          ERROR    +3          ; FPP ERROR
12463                                ; BAD ROUND RESULT
12464 061500          2#:
12465
12466
12467
12468
12469
12470          ;-----
12471          ;TEST ADD - EXP(FSRC) > EXP(ACO)
12472
12473
12474
12475 061500          MXDF1:
12476
12477
12478 061500 012702 003200          MOV      #3200,R2          ; R2=FPP STATUS
12479 061504 170102          LDFPS   R2              ; LOAD FPS STATUS
12480 061506 012704 003334          MOV      #TAB11,R4         ; POINT TO FSRC DATA
12481 061512 012701 003102          MOV      #RECDST,R1        ; POINT TO ACO RESULT
12482 061516 012705 003324          MOV      #TAB10,R5         ; POINT TO ACO DATA
12483 061522 172415          LDD     (R5),ACO          ; LOAD ACO DATA
12484 061524 172014          ADD     (R4),ACO          ; *TEST INSTRUCTIONS
12485 061526 170203          STFPS   R3              ; SAVE FPP STATUS
12486 061530 174011          STD     ACO,(R1)         ; SAVE ACO DATA
12487 061532 022703 003200          CMP     #3200,R3          ; VERIFY FPP STATUS
12488 061536 001401          BEQ     1#          ; BRANCH IF GOOD
12489 061540 104003          ERROR    +3          ; FPP ERROR
12490                                ; BAD FPP STATUS
12491 061542 012704 003344 1#:  MOV      #TAB11A,R4        ; POINT TO EXPECTED DATA
12492 061546 004767 051120          JSR     R7,DATVER        ; VERIFY CONTENTS OF ACO
12493 061552 005767 121302          TST     COUNT
12494 061556 001401          BEQ     2#          ; BRANCH IF GOOD ACO
12495 061560 104003          ERROR    +3          ; FPP ERROR
12496                                ; BAD ACO, SHOULD = FSRC
12497 061562 012704 003354 2#:  MOV      #TAB12,R4          ; POINT TO FSRC DATA
12498 061566 172415          LDD     (R5),ACO          ; ACO
12499 061570 172014          ADD     (R4),ACO          ; *TEST INSTRUCTION
12500 061572 012704 003374          MOV      #TAB13B,R4        ; POINT TO EXPECTED RESULT
12501 061576 174011          STD     ACO,(R1)         ; SAVE ACO DATA INTO RECDAT
12502 061600 004767 051066          JSR     R7,DATVER        ; VERIFY DATA
12503 061604 005767 121250          TST     COUNT

```

```

12504 061610 001401          BEQ      3#          ;BRANCH IF GOOD DATA
12505 061612 104003          ERROR    +3          ;FPP ERROR
12506                                     ;BAD ACO DATA
12507 061614 012702 003000  3#:  MOV     #3000,R2      ;GET FPP STATUS DATA
12508 061620 012704 003404      MOV     #TAB14,R4      ;POINT TO FSRC DATA
12509 061624 012705 003414      MOV     #TAB15,R5      ;POINT TO ACO DATA
12510 061630 172415          LDD     (R5),ACO      ;LOAD ACO
12511 061632 170102          LDFPS  R2             ;FPP STATUS = FLOAT, INTERRUPTS ENABLE
12512 061634 172014          ADDF   (R4),ACO      ;*TEST INSTRUCTION
12513 061636 170127 000200      LDFPS  #200          ;RESET TO DOUBLE
12514 061642 174011          STD     ACO,(R1)      ;RECDST=ACO
12515 061644 012704 003324      MOV     #TAB10,R4     ;POINT TO GOOD DATA
12516 061650 004767 051016      JSR    R7,DATVER     ;VERIFY CONTENTS OF ACO
12517 061654 005767 121200      TST    COUNT
12518 061660 001401          BEQ     4#
12519 061662 104003          ERROR    +3          ;BRANCH IF GOOD
12520                                     ;FPP ERROR
12521 061664 012705 003424  4#:  MOV     #TAB16,R5      ;BAD FLOATING ADD
12522 061670 170102          LDFPS  R2             ;POINT TO ACO DATA
12523 061672 172415          LDF    (R5),ACO      ;FPP STATUS = FLOAT
12524 061674 172014          ADDF   (R4),ACO      ;LOAD ACO
12525 061676 174011          STD     ACO,(R1)     ;*TEST INSTRUCTION
12526 061700 012704 003434      MOV     #TAB17,R4     ;SAVE ACO DATA
12527 061704 004767 050762      JSR    R7,DATVER     ;POINT TO GOOD DATA
12528 061710 005767 121144      TST    COUNT
12529 061714 001401          BEQ     5#
12530 061716 104003          ERROR    +3          ;BRANCH IF GOOD
12531                                     ;FPP ERROR
12532 061720          5#:                                     ;BAD FLOATING ADD
12533
12534
12535
12536
12537
12538
12539          ;-----
12540          ;TEST ADDD WITH NEGATIVE OPERANDS
12541
12542
12543
12544 061720          MNGOP:
12545
12546
12547 061720 012702 003200          MOV     #3200,R2      ;LOAD FPS VALUE
12548 061724 170102          LDFPS  R2             ;
12549 061726 012704 003454      MOV     #TAB21,R4     ;DATA ADDRESS FOR ACO AND FSR
12550 061732 172414          LDD     (R4),ACO      ;ACO=100200 0 0 0
12551 061734 172014          ADD    (R4),ACO      ;*TEST INSTRUCTION
12552 061736 170203          STFPS  R3             ;SAVE STATUS
12553 061740 012701 003102      MOV     #RECDST,R1    ;POINT TO RECEIVED DATA TABLE
12554 061744 174011          STD     ACO,(R1)     ;SAVE ACO DATA
12555 061746 022703 003210      CMP     #3210,R3      ;VERIFY STATUS
12556 061752 001401          BEQ     1#           ;BRANCH IF GOOD
12557 061754 104003          ERROR    +3          ;FPP ERROR
12558
12559 061756 012704 003464  1#:  MOV     #TAB22,R4     ;POINT TO EXPECTED DATA

```

12560	061762	004767	050704		JSR	R7,DATVER			
12561	061766	005767	121066		TST	COUNT			;VERIFY DATA
12562	061772	001401			BEQ	2#			;BRANCH IF GOOD
12563	061774	104003			ERROR	+3			;FPP ERROR
12564									
12565									
12566	061776	012704	003454	2#:	MOV	!-FSRC! = !ACO! #TAB21,R4			;POINT TO FSRC DATA
12567	062002	012701	063474		MOV	#TAB23,R1			;POINT TO ACO DATA
12568	062006	012737	062024	000244	MOV	#101#,B#FPVEC			;SETUP FP VECTOR
12569	062014	172411			LDD	(R1),ACO			;LOAD ACO
12570	062016	172014			ADDD	(R4),ACO			;TEST INSTRUCTION
12571	062020	170000		100#:	CFCC				;COPY FPP CC
12572	062022	104003			ERROR	+3			;FPP ERROR
12573									;GO TO ERROR
12574	062024	170203		101#:	STFPS	R3			;SAVE FPP STATUS
12575	062026	012701	003102		MOV	#RECDST,R1			;POINT TO RECEIVED DATA TABLE
12576	062032	174011			STD	ACO,(R1)			;SAVE ACO DATA
12577	062034	022703	103200		CMP	#103200,R3			;VERIFY STATUS
12578	062040	001401			BEQ	3#			;BRANCH IF GOOD
12579	062042	104003			ERROR	+3			;FPP ERROR
12580									;BAD STATUS
12581	062044	012605		3#:	MOV	(SP)+,R5			;GET ERROR PC
12582	062046	020527	062020		CMP	R5,#100#			;VERIFY ERROR ADDRESS ON STACK
12583	062052	001401			BEQ	102#			;BRANCH IF GOOD
12584	062054	104003			ERROR	+3			;FPP ERROR
12585									;BAD ERROR RETURN ON STACK
12586	062056	005726		102#:	TST	(SP)+			;RESTORE STACK
12587	062060	012704	003504		MOV	#TAB24,R4			;POINT TO EXPECTED DATA TABLE
12588	062064	004767	050602		JSR	R7,DATVER			;VERIFY DATA
12589	062070	005767	120764		TST	COUNT			
12590	062074	001401			BEQ	4#			;BRANC IF GOOD
12591	062076	104003			ERROR	+3			;FPP ERROR
12592									;BAD ACO DATA
12593									
12594	062100	012704	003474	4#:	MOV	!-ACO! = !FSRC! #TAB23,R4			;POINT TO FSRC DATA
12595	062104	012701	003454		MOV	#TAB21,R1			;POINT TO ACO DATA
12596	062110	012737	062134	000244	MOV	#104#,B#FPVEC			;SETUP FP VECTOR
12597	062116	012702	003200		MOV	#3200,R2			;LOAD FPS VALUE
12598	062122	170102			LDFPS	R2			
12599	062124	172411			LDD	(R1),ACO			;LOAD ACO DATA
12600	062126	172014			ADDD	(R4),ACO			;TEST INSTRUCTION
12601	062130	170000		103#:	CFCC				;COPY FPP CC
12602	062132	104003			ERROR	+3			;FPP ERROR
12603									;GO TO ERROR
12604	062134	170203		104#:	STFPS	R3			;SAVE FPS
12605	062136	012701	003102		MOV	#RECDST,R1			;SAVE ACO
12606	062142	174011			STD	ACO,(R1)			
12607	062144	022703	103200		CMP	#103200,R3			;VERFIY STATUS
12608	062150	001401			BEQ	5#			;BRANCH IF GOOD
12609	062152	104003			ERROR	+3			;FPP ERROR
12610									;BAD FPS STATUS
12611	062154	012605		5#:	MOV	(SP)+,R5			;GET ERROR PC
12612	062156	020527	062130		CMP	R5,#103#			;VERIFY ERROR ADDRESS ON STACK
12613	062162	001401			BEQ	105#			;BRANCH IF GOOD
12614	062164	104003			ERROR	+3			;FPP ERROR
12615									;BAD ERROR RETURN ON STACK

```

12616 062166 005726          105:  TST      (SP)+          ;RESTORE STACK
12617 062170 012704 003504      MOV      @TAB24,R4        ;POINT TO EXPECTED DATA
12618 062174 004767 050472      JSR      R7,DATVER
12619 062200 005767 120654      TST      COUNT
12620 062204 001401          BEQ      6#              ;BRANCH IF GOOD
12621 062206 104003          ERROR    +3              ;FPP ERROR
12622                                     ;BAD ACO
12623                                     ;ACO!
12624 062210 012704 003524      6#:  MOV      !-FSRC! <    ;POINT TO FSRC DATA
12625 062214 012701 003514      MOV      @TAB26,R4        ;POINT TO ACO DATA
12626 062220 012702 003200      MOV      @TAB25,R1        ;LOAD FPS VALUE
12627 062224 170102          LDFPS   R2
12628 062226 012737 000246 000244  MOV      @246,@FPVEC      ;SETUP FP VECTOR
12629 062234 172411          LDD     (R1),ACO         ;LOAD ACO DATA
12630 062236 172014          ADDD    (R4),ACO         ;*TEST INSTRUCTION
12631 062240 170203          STFPS   R3              ;SAVE STATUS
12632 062242 012701 003102      MOV      @RECDST,R1       ;POINT TO RECEIVED DATA TABLE
12633 062246 174011          STD     ACO,(R1)         ;SAVE ACO
12634 062250 020327 003200      CMP     R3,@3200         ;VERIFY STATUS
12635 062254 001401          BEQ     7#              ;BRANCH IF GOOD
12636 062256 104003          ERROR    +3              ;FPP ERROR
12637                                     ;BAD FPS
12638 062260 012704 003534      7#:  MOV      @TAB27,R4        ;POINT TO EXPECTED DSATA
12639 062264 004767 050402      JSR      R7,DATVER        ;VERIFY DATA
12640 062270 005767 120564      TST      COUNT
12641 062274 001401          BEQ     8#              ;BRANCH IF GOOD
12642 062276 104003          ERROR    +3              ;FPP ERROR
12643                                     ;
12644                                     ;!-AC!
12645 062300 012704 003514      8#:  MOV      !FSRC! >    ;POINT TO FSRC DATA
12646 062304 012701 003524      MOV      @TAB25,R4        ;POINT TO ACO DATA
12647 062310 172411          LDD     (R1),ACO         ;LOAD ACO DATA
12648 062312 172014          ADDD    (R4),ACO         ;*TEST INSTRUCTION
12649 062314 170203          STFPS   R3              ;SAVE STATUS
12650 062316 012701 003102      MOV      @RECDST,R1       ;POINT TO RECEIVED DATA TABLE
12651 062322 174011          STD     ACO,(R1)         ;SAVE ACO
12652 062324 020327 003200      CMP     R3,@3200         ;VERIFY STATUS
12653 062330 001401          BEQ     9#              ;BRANCH IF GOOD
12654 062332 104003          ERROR    +3              ;FPP ERROR
12655                                     ;BAD FPS
12656 062334 012704 003534      9#:  MOV      @TAB27,R4        ;POINT TO EXPECTED DSATA
12657 062340 004767 050326      JSR      R7,DATVER        ;VERIFY DATA
12658 062344 005767 120510      TST      COUNT
12659 062350 001401          BEQ    10#             ;BRANCH IF GOOD
12660 062352 104003          ERROR    +3              ;FPP ERROR
12661                                     ;BAD ACO
12662                                     ;ACO!
12663 062354 012704 003554      10#: MOV      !-FSRC! <    ;POINT TO FSRC DATA
12664 062360 012701 003544      MOV      @TAB29,R4        ;POINT TO ACO DATA
12665 062364 172411          MOV      @TAB28,R1        ;LOAD ACO DATA
12666 062366 172014          LDD     (R1),ACO         ;*TEST INSTRUCTION
12667 062370 170203          ADDD    (R4),ACO         ;SAVE STATUS
12668 062372 012701 003102      STFPS   R3              ;POINT TO RECEIVED DATA TABLE
12669 062376 174011          MOV      @RECDST,R1       ;SAVE ACO
12670 062400 020327 003200      STD     ACO,(R1)         ;VERIFY STATUS
12671 062404 001401          CMP     R3,@3200         ;BRANCH IF GOOD
12671 062404 001401          BEQ    11#             ;BRANCH IF GOOD

```



```

12672 062406 104003          ERROR +3          ;FPP ERROR
12673                                     ;BAD FPS
12674 062410 012704 003564 11:  MOV #TAB29A,R4          ;POINT TO EXPECTED DATA
12675 062414 004767 050252      JSR R7,DATVER          ;VERIFY DATA
12676 062420 005767 120434      TST COUNT              ;
12677 062424 001401              BEQ 12:                ;BRANCH IF GOOD
12678 062426 104003          ERROR +3          ;FPP ERROR
12679                                     ;
12680 062430 12:
12681 ;
12682 ;
12683 ;
12684 ;
12685 ;
12686 ;-----;
12687 ;TEST SUB WITH EXP[ACO]=EXP[FSRC]
12688 ;
12689 ;
12690 ;
12691 ;
12692 062430 MSB:
12693 ;
12694 ;
12695 062430 012702 003200      MOV #3200,R2          ;LOAD FPS DATA
12696 062434 170102      LDFPS R2              ;LOAD FPS
12697 062436 012704 003454      MOV #TAB21,R4          ;POINT TO FSRC DATA
12698 062442 012701 003102      MOV #RECDST,R1        ;POINT TO ACO RECEIVED DATA TABLE
12699 062446 172414      LDD (R4),ACO          ;LOAD ACO
12700 062450 173014      SUBD (R4),ACO          ;*TEST INSTRUCTION
12701 062452 170203      STFPS R3              ;SAVE STATUS
12702 062454 174011      STD ACO,(R1)          ;SAVE ACO INTO RECDST
12703 062456 022703 003204      CMP #3204,R3          ;VERIFY STATUS
12704 062462 001401      BEQ 1:                ;BRANCH IF GOOD
12705 062464 104003          ERROR +3          ;FPP ERROR
12706                                     ;BAD FPS STATUS
12707 062466 012704 003254 1:  MOV #TAB6,R4          ;POINT TO EXPECTED DATA
12708 062472 004767 050174      JSR R7,DATVER          ;VERIFY ACO
12709 062476 005767 120356      TST COUNT              ;
12710 062502 001401      BEQ 2:                ;BRANCH IF GOOD
12711 062504 104003          ERROR +3          ;FPP ERROR
12712                                     ;BAD ACO
12713 062506 012704 003404 2:  MOV #TAB14,R4          ;POINT TO FSRC AND ACO DATA
12714 062512 172414      LDD (R4),ACO          ;LOAD ACO DATA
12715 062514 173014      SUBD (R4),ACO          ;*TEST INSTRUCTION
12716 062516 170203      STFPS R3              ;SAVE FPS
12717 062520 174011      STD ACO,(R1)          ;SAVE ACO INTO RECDST
12718 062522 022703 003204      CMP #3204,R3          ;VERIFY FPS
12719 062526 001401      BEQ 3:                ;BRANCH IF GOOD
12720 062530 104003          ERROR +3          ;FPP ERROR
12721                                     ;BAD ACO
12722 062532 012704 003254 3:  MOV #TAB6,R4          ;POINT TO EXPECTED DATA
12723 062536 004767 050130      JSR R7,DATVER          ;VERIFY ACO
12724 062542 005767 120312      TST COUNT              ;
12725 062546 001401      BEQ 4:                ;BRANCH IF GOOD
12726 062550 104003          ERROR +3          ;FPP ERROR
12727                                     ;BAD ACO

```

```

12728 062552      4:
12729
12730
12731
12732
12733
12734
12735
12736
12737
12738
12739 062552      MNRM:
12740
12741
12742 062552 012702 003200      MOV      #3200,R2      ;LOAD FPS
12743 062556 170102      LDFPS   R2            ;
12744 062560 012705 003604      MOV      #TAB31,R5     ;POINT TO FSRC DATA
12745 062564 012701 003574      MOV      #TAB30,R1     ;POINT TO ACO DATA
12746 062570 172411      LDD     (R1),ACO      ;LOAD ACO
12747 062572 173015      SUBD    (R5),ACO      ;*TEST INSTRUCTION
12748
12749 062574 170203      STFPS   R3            ;1 LEFT SHIFT
12750 062576 012704 003102      MOV      #RECDST,R4    ;SAVE STATUS
12751 062602 174014      STD     ACO,(R4)      ;POINT TO RECDATA
12752 062604 012701 003634      MOV      #TAB34,R1     ;SAVE ACO
12753 062610 004767 050056      JSR     R7,DATVER     ;POINT TO EXPECTED DATA
12754 062614 005767 120240      TST     COUNT        ;VERIFY DATA
12755 062620 001401      BEQ     1:            ;BRANCH IF GOOD
12756 062622 104003      ERROR   +3           ;FPP ERROR
12757
12758 062624 012701 003614      1:      MOV      #TAB32,R1     ;ACO DATA
12759 062630 012705 003624      MOV      #TAB33,R5     ;FSRC DATA
12760 062634 172411      LDD     (R1),ACO      ;LOAD ACO
12761 062636 173015      SUBD    (R5),ACO      ;*TST INSTRUCTION
12762
12763 062640 012701 003102      MOV      #RECDST,R1    ;56 LEFT SHIFTS
12764 062644 174011      STD     ACO,(R1)      ;SAVE DATA
12765 062646 004767 050020      JSR     R7,DATVER     ;
12766 062652 005767 120202      TST     COUNT
12767 062656 001401      BEQ     2:            ;FPP ERROR
12768 062660 104003      ERROR   +3           ;
12769
12770 062662      2:
12771
12772
12773
12774
12775
12776
12777
12778
12779
12780 062662      MUVAD:
12781
12782
12783 062662 012702 000200      MOV      #200,R2      ;SETUP FLOATING POINT STATUS

```

COKDAAO KDJ11-B CLUSTER MACY11 30(1046) 23-JAN-84 18:56 PAGE 232
 COKDAA.P11 23-JAN-84 18:55 FLOATING POINT TESTS

SEQ 0232

12784	062666	170102			LDFPS	R2		;LOAD FPS
12785	062670	012704	003644		MOV	#TAB40,R4		;POINT TO FSRC DATA
12786	062674	012701	003644		MOV	#TAB40,R1		;POINT TO ACO DATA
12787	062700	172411			LDD	(R1),ACO		;LOAD ACO WITH TEST DATA
12788	062702	172014			ADDD	(R4),ACO		;*TEST INSTRUCTION
12789	062704	170203			STFPS	R3		;SAVE FPS
12790	062706	012701	003102		MOV	#RECDST,R1		;POINT TO RECEIVED DATA TABLE
12791	062712	174011			STD	ACO,(R1)		;SAVE ACO RESULT
12792	062714	022703	000206		CMP	#206,R3		;VERIFY STATUS
12793	062720	001401			BEQ	1#		;BRANCH IF GOOD
12794	062722	104003			ERROR	+3		;FPP ERROR
12795								;BAD FPS
12796	062724	012704	003254		1#:	MOV	#TAB6,R4	;POINT TO EXPECTED DATA
12797	062730	004767	047736			JSR	R7,DATVER	;VERIFY DATA
12798	062734	005767	120120			TST	COUNT	
12799	062740	001401				BEQ	2#	;BRANCH IF GOOD
12800	062742	104003				ERROR	+3	;FPP ERROR
12801								;BAD ACO
12802								
12803	062744	012702	001200			;OVERFLOW TRAPS	ENABLED	
12804	062750	170102			2#:	MOV	#1200,R2	;SETUP FLOATING POINT STATUS
12805	062752	012704	003644			LDFPS	R2	;LOAD FPS
12806	062756	012701	003644			MOV	#TAB40,R4	;POINT TO FSRC DATA
12807	062762	172411				MOV	#TAB40,R1	;POINT TO ACO DATA
12808	062764	012737	063000	000244		LDD	(R1),ACO	;LOAD ACO WITH TEST DATA
12809	062772	172014				MOV	#3#,#FPVEC	;CHANGE TRAP VECTOR
12810	062774	170000				ADDD	(R4),ACO	;*TEST INSTRUCTION
12811	062776	104003			23#:	CFCC		
12812						ERROR	+3	;FPP ERROR
12813	063000	170203						;FAILED TO TRAP ON OVERFLOW
12814	063002	012701	003102		3#:	STFPS	R3	;SAVE FPS
12815	063006	174011				MOV	#RECDST,R1	;POINT TO RECEIVED DATA TABLE
12816	063010	022703	101206			STD	ACO,(R1)	;SAVE ACO RESULT
12817	063014	001401				CMP	#101206,R3	;VERIFY STATUS
12818	063016	104003				BEQ	4#	;BRANCH IF GOOD
12819						ERROR	+3	;FPP ERROR
12820	063020	012600						;BAD FPS
12821	063022	022700	062774		4#:	MOV	(SP)+,R0	;CHECK STORED PC
12822	063026	001401				CMP	#23#,R0	
12823	063030	104003				BEQ	5#	;BRANCH IF RETURN ADDRESS IS GOOD
12824						ERROR	+3	;FPP ERROR
12825	063032	012600						;BAD RETURN ADDRESS
12826	063034	012704	003254		5#:	MOV	(SP)+,R0	;CLEAN UP STACK
12827	063040	004767	047626			MOV	#TAB6,R4	;POINT TO EXPECTED DATA
12828	063044	005767	120010			JSR	R7,DATVER	;VERIFY DATA
12829	063050	001401				TST	COUNT	
12830	063052	104003				BEQ	7#	;BRANCH IF GOOD
12831						ERROR	+3	;FPP ERROR
12832								;BAD ACO
12833	063054	012702	000200			;UNDERFLOW TRAPS	DISABLED	
12834	063060	170102			7#:	MOV	#200,R2	;SETUP FLOATING POINT STATUS
12835	063062	012737	132636	000244		LDFPS	R2	;LOAD FPS
12836	063070	012704	003274			MOV	#WLDTRP,#FPVEC	;REPLACE WILD TRAP VECTOR
12837	063074	012701	003654			MOV	#TAB7,R4	;POINT TO FSRC DATA
12838	063100	172411				MOV	#TAB41,R1	;POINT TO ACO DATA
12839	063102	172014				LDD	(R1),ACO	;LOAD ACO WITH TEST DATA
						ADDD	(R4),ACO	;*TEST INSTRUCTION

```

12840 063104 170203          STFPS  R3          ;SAVE FPS
12841 063106 012701 003102  MOV    #RECDST,R1 ;POINT TO RECEIVED DATA TABLE
12842 063112 174011          STD    ACO,(R1)    ;SAVE ACO RESULT
12843 063114 022703 000204  CMP    #204,R3    ;VERIFY STATUS
12844 063120 001401          BEQ    8#          ;BRANCH IF GOOD
12845 063122 104003          ERROR  +3        ;FPP ERROR
12846                                     ;BAD FPS
12847 063124 012704 003254  8#:   MOV    #TAB6,R4 ;POINT TO EXPECTED DATA
12848 063130 004767 047536  JSR    R7,DATVER  ;VERIFY DATA
12849 063134 005767 117720  TST    COUNT
12850 063140 001401          BEQ    9#          ;BRANCH IF GOOD
12851 063142 104003          ERROR  +3        ;FPP ERROR
12852                                     ;BAD ACO
12853 ;UNDERFLOW TRAPS ENABLED
12854 063144 012702 002200  9#:   MOV    #2200,R2 ;SETUP FLOATING POINT STATUS
12855 063150 170102          LDFPS  R2          ;LOAD FPS
12856 063152 012737 063200 000244  MOV    #11#,R#FPVEC ;REPOSITION TRAP VECTOR
12857 063160 012704 003274  MOV    #TAB7,R4    ;POINT TO FSRC DATA
12858 063164 012701 003654  MOV    #TAB41,R1   ;POINT TO ACO DATA
12859 063170 172411          LDD    (R1),ACO    ;LOAD ACO WITH TEST DATA
12860 063172 172014          ADDD   (R4),ACO    ;*TEST INSTRUCTION
12861 063174 170000          CFCC   ;COPY FPP CC
12862 063176 104003          ERROR  +3        ;FPP ERROR
12863                                     ;FAILED TO TRAP ON UNDERFLOW
12864 063200 170203          STFPS  R3          ;SAVE FPS
12865 063202 012701 003102  MOV    #RECDST,R1 ;POINT TO RECEIVED DATA TABLE
12866 063206 174011          STD    ACO,(R1)    ;SAVE ACO RESULT
12867 063210 022703 102210  CMP    #102210,R3 ;VERIFY STATUS
12868 063214 001401          BEQ    12#         ;BRANCH IF GOOD
12869 063216 104003          ERROR  +3        ;FPP ERROR
12870                                     ;BAD FPS
12871 063220 012605          MOV    (SP)+,R5    ;GET ERROR PC
12872 063222 020527 063174  CMP    R5,#10#    ;VERIFY ERROR ADDRESS ON STACK
12873 063226 001401          BEQ    13#         ;BRANCH IF GOOD
12874 063230 104003          ERROR  +3        ;FPP ERROR
12875                                     ;BAD ERROR RETURN ON STACK
12876 063232 005726          TST    (SP)+      ;RESTORE STACK
12877 063234 012704 003244  MOV    #TAB5A,R4   ;POINT TO EXPECTED DATA
12878 063240 004767 047426  JSR    R7,DATVER  ;VERIFY DATA
12879 063244 005767 117610  TST    COUNT
12880 063250 001401          BEQ    14#         ;BRANCH IF GOOD
12881 063252 104003          ERROR  +3        ;FPP ERROR
12882                                     ;BAD ACO
12883 ;UNDERFLOW WITH TRAPS DISABLED - NON-ZERO RESULT
12884 063254 012702 000200  14#:  MOV    #200,R2    ;SETUP FLOATING POINT STATUS
12885 063260 170102          LDFPS  R2          ;LOAD FPS
12886 063262 012737 132636 000244  MOV    #WLDTRP,#FPVEC ;RESTORE TRAP VECTOR
12887 063270 012704 003654  MOV    #TAB41,R4    ;POINT TO FSRC DATA
12888 063274 012701 003664  MOV    #TAB42,R1   ;POINT TO ACO DATA
12889 063300 172411          LDD    (R1),ACO    ;LOAD ACO WITH TEST DATA
12890 063302 172014          ADDD   (R4),ACO    ;*TEST INSTRUCTION
12891 063304 170203          STFPS  R3          ;SAVE FPS
12892 063306 012701 003102  MOV    #RECDST,R1 ;POINT TO RECEIVED DATA TABLE
12893 063312 174011          STD    ACO,(R1)    ;SAVE ACO RESULT
12894 063314 022703 000204  CMP    #204,R3    ;VERIFY STATUS
12895 063320 001401          BEQ    15#         ;BRANCH IF GOOD

```

```

12896 063322 104003          ERROR      +3          ;FPP ERROR
12897                                     ;BAD FPS
12898 063324 012704 003254 158:  MOV      #TAB6,R4          ;POINT TO EXPECTED DATA
12899 063330 004767 047336      JSR      R7,DATVER        ;VERIFY DATA
12900 063334 005767 117520      TST      COUNT
12901 063340 001401          BEQ      168              ;BRANCH IF GOOD
12902 063342 104003          ERROR      +3          ;FPP ERROR
12903                                     ;BAD ACO
12904          ;UNERFLOW WITH TRAPS ENABLED - NON-ZERO RESULT
12905 063344 012702 102200 168:  MOV      #102200,R2        ;SETUP FLOATING POINT STATUS
12906 063350 170102          LDFPS   R2              ;LOAD FPS
12907 063352 012737 063400 000244  MOV      #188,#FPVEC      ;RESTORE TRAP VECTOR
12908 063360 012704 003654      MOV      #TAB41,R4        ;POINT TO FSRC DATA
12909 063364 012701 003664      MOV      #TAB42,R1        ;POINT TO ACO DATA
12910 063370 172411          LDD     (R1),ACO         ;LOAD ACO WITH TEST DATA
12911 063372 172014          ADDD   (R4),ACO         ;*TEST INSTRUCTION
12912 063374 170000 178:  CFCC
12913 063376 104003          ERROR      +3          ;FPP ERROR
12914                                     ;NO TRAP ON UNDERFLOW
12915 063400 170203 188:  STFPS   R3              ;SAVE FPS
12916 063402 012701 003102      MOV      #RECDST,R1       ;POINT TO RECEIVED DATA TABLE
12917 063406 174011          STD     ACO,(R1)         ;SAVE ACC RESULT
12918 063410 012600          MOV      (SP),R0         ;SAVE STACK CONTENTS
12919 063412 005726          ST     (SP)             ;CLEAN UP STACK
12920 063414 022700 063374      CMP      #178,R0         ;VERIFY RETURN ADDRESS
12921 063420 001401          BEQ      198              ;BRANCH IF GOOD
12922 063422 104003          ERROR      +3          ;FPP ERROR
12923                                     ;BAD RETURN ADDRESS
12924 063424 022703 102204 198:  CMP      #102204,R3       ;VERIFY STATUS
12925 063430 001401          BEQ      208              ;BRANCH IF GOOD
12926 063432 104003          ERROR      +3          ;FPP ERROR
12927                                     ;BAD FPS
12928 063434 012704 003674 208:  MOV      #TAB43,R4        ;POINT TO EXPECTED DATA
12929 063440 004767 047226      JSR      R7,DATVER        ;VERIFY DATA
12930 063444 005767 117410      TST      COUNT
12931 063450 001401          BEQ      218              ;BRANCH IF GOOD
12932 063452 104003          ERROR      +3          ;FPP ERROR
12933                                     ;BAD ACO()
12934 063454 218:
12935
12936
12937
12938
12939          ;-----
12940          ;TEST LDCFD, LDCDF
12941
12942          ;
12943          ;
12944          ;
12945 063454  MLDC:
12946
12947          ;
12948          ;TRUNCATE
12949 063454 012702 000300      MOV      #300,R2          ;SETUP FLOATING POINT STATUS
12950 063460 170102          LDFPS   R2              ;LOAD FPS
12951 063462 012704 003704      MOV      #TAB45,R4        ;POINT TO FSRC DATA
    
```

```

12952 063466 012701 003254      MOV      #TAB6,R1          ;POINT TO ACO DATA
12953 063472 172411             LDD      (R1),ACO        ;LOAD ACO WITH TEST DATA
12954 063474 177424             LDCFD   (R4),ACO        ;*TEST INSTRUCTION
12955 063476 012701 003102      MOV      #RECDST,R1     ;POINT TO RECEIVED DATA TABLE
12956 063502 174011             STD      ACO,(R1)       ;SAVE ACO RESULT
12957 063504 022704 003710      CMP      #TAB45.4,R4    ;VERIFY AUTO-INC
12958 063510 001401             BEQ      1#             ;BRANCH IF GOOD AUTO-INC
12959 063512 104003             ERROR   +3             ;FPP ERROR
12960                                     ;BAD AUTO-INC
12961 063514 012704 003714      1#:     MOV      #TAB46,R4          ;POINT TO EXPECTED DATA
12962 063520 004767 047146             JSR      R7,DATVER     ;VERIFY DATA
12963 063524 005767 117330             TST      COUNT
12964 063530 001401             BEQ      2#             ;BRANCH IF GOOD
12965 063532 104003             ERROR   +3             ;FPP ERROR
12966                                     ;BAD ACO
12967                                     ;AUTO-INC DOUBLE MODE
12968 063534 005002      2#:     CLR      R2              ;SETUP FLOATING POINT STATUS
12969 063536 170102             LDFPS   R2              ;LOAD FPS
12970 063540 012704 003704      MOV      #TAB45,R4     ;POINT TO FSRC DATA
12971 063544 012701 003424      MOV      #TAB16,R1     ;POINT TO ACO DATA
12972 063550 172411             LDD      (R1),ACO        ;LOAD ACO WITH TEST DATA
12973 063552 177424             LDCDF   (R4),ACO        ;*TEST INSTRUCTION
12974 063554 020427 003714      CMP      R4,#TAB45.10  ;VERIFY AUTO-INC
12975 063560 001401             BEQ      3#             ;BRANCH IF GOOD
12976 063562 104003             ERROR   +3             ;FPP ERROR
12977                                     ;BAD AUTO-INC ON DOUBLE
12978 063564 170203      3#:     STFPS   R3              ;SAVE FPS
12979 063566 012701 003102      MOV      #RECDST,R1     ;POINT TO RECEIVED DATA TABLE
12980 063572 174011             STD      ACO,(R1)       ;SAVE ACO RESULT
12981 063574 022703 000000      CMP      #0,R3         ;VERIFY STATUS
12982 063580 001401             BEQ      4#             ;BRANCH IF GOOD
12983 063602 104003             ERROR   +3             ;FPP ERROR
12984                                     ;BAD FPS
12985 063604 012704 003754      4#:     MOV      #TAB49,R4          ;POINT TO EXPECTED DATA
12986 063610 004767 047056             JSR      R7,DATVER     ;VERIFY DATA
12987 063614 005767 117240             TST      COUNT
12988 063620 001401             BEQ      5#             ;BRANCH IF GOOD
12989 063622 104003             ERROR   +3             ;FPP ERROR
12990                                     ;BAD ACO
12991                                     ;LDCFD GR7
12992 063624 012702 000200      5#:     MOV      #200,R2          ;SETUP FLOATING POINT STATUS
12993 063630 170102             LDFPS   R2              ;LOAD FPS
12994 063632 005003             CLR      R3              ;*TEST INSTRUCTION
12995 063634 177427 043243             LDCFD   #5203,ACO
12996 063640 005203             INC      R3
12997 063642 005203             INC      R3
12998 063644 005203             INC      R3
12999 063646 022703 000003      CMP      #3,R3         ;IF LDCFD WORKED, R3 SHOULD=3
13000 063652 001401             BEQ      6#             ;VERIFY CORRECT PROGRAM FLOW
13001 063654 104003             ERROR   +3             ;BRANCH IF GOOD
13002                                     ;FPP ERROR
13003                                     ;BAD PROGRAM FLOW
13004                                     ;NEGATIVE OPERANDS
13004 063656 012702 000200      6#:     MOV      #200,R2          ;SETUP FLOATING POINT STATUS
13005 063662 170102             LDFPS   R2              ;LOAD FPS
13006 063664 012704 003724             MOV      #TAB47,R4     ;POINT TO FSRC DATA
13007 063670 012701 003704             MOV      #TAB45,R1     ;POINT TO ACO DATA
    
```

D 3

13008	063674	172411			LDD	(R1),ACO		;LOAD ACO WITH TEST DATA
13009	063676	177414			LDCFD	(R4),ACO		;*TEST INSTRUCTION
13010	063700	170203			STFPS	R3		;SAVE FPS
13011	063702	012701	003102		MOV	#RECDST,R1		;POINT TO RECEIVED DATA TABLE
13012	063706	174011			STD	ACO,(R1)		;SAVE ACO RESULT
13013	063710	022703	000210		CMP	#210,R3		;VERIFY STATUS
13014	063714	001401			BEQ	78		;BRANCH IF GOOD
13015	063716	104003			ERROR	+3		;FPP ERROR
13016								;BAD FPS
13017	063720	012704	003744	78:	MOV	#TAB48,R4		;POINT TO EXPECTED DATA
13018	063724	004767	046742		JSR	R7,DATVER		;VERIFY DATA
13019	063730	005767	117124		TST	COUNT		
13020	063734	001401			BEQ	88		;BRANCH IF GOOD
13021	063736	104003			ERROR	+3		;FPP ERROR
13022								;BAD ACO
13023					;LOAD A ZERO			
13024	063740	012702	000200	88:	MOV	#200,R2		;SETUP FLOATING POINT STATUS
13025	063744	170102			LDFPS	R2		;LOAD FPS
13026	063746	012704	003254		MOV	#TAB6,R4		;POINT TO FSRC DATA
13027	063752	012701	003744		MOV	#TAB48,R1		;POINT TO ACO DATA
13028	063756	172411			LDD	(R1),ACO		;LOAD ACO WITH TEST DATA
13029	063760	177414			LDCFD	(R4),ACO		;*TEST INSTRUCTION
13030	063762	170203			STFPS	R3		;SAVE FPS
13031	063764	012701	003102		MOV	#RECDST,R1		;POINT TO RECEIVED DATA TABLE
13032	063770	174011			STD	ACO,(R1)		;SAVE ACO RESULT
13033	063772	022703	000204		CMP	#204,R3		;VERIFY STATUS
13034	063776	001401			BEQ	98		;BRANCH IF GOOD
13035	064000	104003			ERROR	+3		;FPP ERROR
13036								;BAD FPS
13037	064002	012704	003254	98:	MOV	#TAB6,R4		;POINT TO EXPECTED DATA
13038	064006	004767	046660		JSR	R7,DATVER		;VERIFY DATA
13039	064012	005767	117042		TST	COUNT		
13040	064016	001401			BEQ	108		;BRANCH IF GOOD
13041	064020	104003			ERROR	+3		;FPP ERROR
13042								;BAD ACO
13043	064022			108:				
13044								
13045								
13046								
13047								
13048								
13049								
13050								
13051								
13052								
13053								
13054	064022				MCPD:			
13055								
13056								
13057								
13058	064022	005037	002776		; CMPD WITH FSRC=ACO=0			
13059	064026	004767	000152		CLR	#FLAG		; SIGNAL THAT ACO REMAINS CONSTANT
13060	064032	000000	000000	000000	JSR	R7,CMPTN		; ROUTINE TO TEST DATA
13061	064040	000000			.WORD	0,0,0,0		; ACO AT START
13062	064042	000000	000000	000000	.WORD	0,0,0,0		; FSRC AT START
13063	064050	000000						

E 3

```
13064 064052 000200          .WORD 200          ;FPS AT START (D)
13065 064054 000204          .WORD 204          ;FPS AT END
13066                                     ; CMPD WITH EXP[FSRC]=0, EXP[ACO]=0
13067 064056 012737 000001 002776  MOV    #1,B#FLAG    ; SIGNAL THAT ACO WILL = 0
13068 064064 004767 000114      JSR    R7,CMPRTN    ; ROUTINE TO TEST DATA
13069 064070 000000 000000 000000  .WORD 0,0,0,125252 ; ACO AT START
13070 064076 125252                                     ;
13071 064100 000100 000022 000123  .WORD 100,22,123,123 ; FSRC AT START
13072 064106 000123                                     ;
13073 064110 000200          .WORD 200          ;FPS AT START (D)
13074 064112 000204          .WORD 204          ;FPS AT END
13075                                     ; CMPD FSRC>EXP[ACO]=0
13076 064114 005037 002776      CLR    B#FLAG      ; ACO REMAINS UNCHANGED
13077 064120 004767 000060      JSR    R7,CMPRTN    ; ROUTINE TO TEST DATA
13078 064124 000400 012346 012346  .WORD 400,12346,12346,23 ; ACO AT START
13079 064132 000023                                     ;
13080 064134 000200 000000 000000  .WORD 200,0,0,0     ; FSRC AT START
13081 064142 000000                                     ;
13082 064144 000200          .WORD 200          ;FPS AT START (D)
13083 064146 000210          .WORD 210          ;FPS AT END
13084                                     ; CMPD FSRC=ACO>0
13085 064150 004767 000030      JSR    R7,CMPRTN    ; ROUTINE TO TEST DATA
13086 064154 077777 177777 177777  .WORD 77777,-1,-1,-1 ; ACO AT START
13087 064162 177777                                     ;
13088 064164 077777 177777 177777  .WORD 77777,-1,-1,-1 ; FSRC AT START
13089 064172 177777                                     ;
13090 064174 000200          .WORD 200          ;FPS AT START (D)
13091 064176 000204          .WORD 204          ;FPS AT END
13092 064200 000167 000116      JMP    HOP44        ; HOP OVER SUBROUTINE
13093
13094 ;*XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
13095 ;XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
13096 ;COMPARE ROUTINE DATA TABLES
13097 ;
13098 ;           ACO
13099 ;           FSRC
13100 ;           FPS BEFORE EXECUTION
13101 ;           FPS AFTER EXECUTION
13102 ;           (FEC)
13103 ;*XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
13104 ;XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
13105 ;
13106 ;
13107 CMPRTN: MOV    (SP),R5          ; RETURN ADDRESS TO USE AS POINTER
13108         MOV    #200,R2      ; SET TO DOUBLE MODE FOR LOAD
13109         LDFPS  R2           ; LOAD FPS
13110         MOV    R5,R4        ; POINT TO FSRC DATA
13111         ADD    #10,R4       ;
13112         MOV    R5,R1        ; POINT TO ACO DATA
13113         LDD    (R1),ACO     ; LOAD ACO WITH TEST DATA
13114         MOV    20(R5),R2    ; GET TEST FPS
13115         LDFPS  R2           ; LOAD TEST FPS
13116 10:     CMPD   (R4),ACO     ; *TEST INSTRUCTION
13117         STFPS  R3           ; SAVE FPS
13118         MOV    #200,R2      ; SET FPP TO DOUBLE
13119         LDFPS  R2
```


13176	064432	000000	000000	.WORD	0,0	;RESULT
13177	064436	007400		.WORD	7400	; TEST FPS
13178	064440	007404		.WORD	7404	;RESULT FPS
13179						
13180	064442	012737	000001	;4/AC>EXP[FSRC]=0		
13181	064450	004767	000566	MOV	#1,B#FLAG	; INTERRUPT
13182	064454	040200	104210	JSR	R7,DVFSUB	;DO TEST
13183	064460	000125	025252	.WORD	40200,104210	;ACO
13184	064464	040200	104210	.WORD	125,25252	;FSRC
13185	064470	007557		.WORD	40200,104210	;RESULT
13186	064472	107557		.WORD	7557	; TEST FPS
13187	064474	000004		.WORD	107557	;RESULT FPS
13188				.WORD	4	;FEC
13189	064476	005037	002776	;5/EXP[AC]=EXP[FSRC]		
13190	064502	004767	000534	CLR	B#FLAG	;NO INTERRUPT
13191	064506	077760	177777	JSR	R7,DVFSUB	;DO TEST
13192	064512	077760	000000	.WORD	77760,-1	;ACO
13193	064516	040200	104210	.WORD	77760,0	;FSRC
13194	064522	007414		.WORD	40200,104210	;RESULT
13195	064524	007400		.WORD	7414	; TEST FPS
13196				.WORD	7400	;RESULT FPS
13197	064526	005037	002776	;6/AC=FSRC		
13198	064532	004767	000504	CLR	B#FLAG	;NO INTERRUPT
13199	064536	052525	052525	JSR	R7,DVFSUB	;DO TEST
13200	064542	052525	052525	.WORD	52525,52525	;ACO
13201	064546	040200	000000	.WORD	52525,52525	;FSRC
13202	064552	007400		.WORD	40200,0	;RESULT
13203	064554	007400		.WORD	7400	; TEST FPS
13204				.WORD	7400	;RESULT FPS
13205	064556	005037	002776	;7/FSRC>0<ACO, ROUND		
13206	064562	004767	000454	CLR	B#FLAG	;NO INTERRUPT
13207	064566	077777	125252	JSR	R7,DVFSUB	;DO TEST
13208	064572	040300	000000	.WORD	77777,125252	;ACO
13209	064576	077652	070707	.WORD	40300,0	;FSRC
13210	064602	007400		.WORD	77652,070707	;RESULT
13211	064604	007400		.WORD	7400	; TEST FPS
13212				.WORD	7400	;RESULT FPS
13213	064606	005037	002776	;8/AC>0<FSRC		
13214	064612	004767	000424	CLR	B#FLAG	;NO INTERRUPT
13215	064616	055377	177777	JSR	R7,DVFSUB	;DO TEST
13216	064622	055300	000000	.WORD	55377,-1	;ACO
13217	064626	040252	125252	.WORD	55300,0	;FSRC
13218	064632	000000		.WORD	40252,125252	;RESULT
13219	064634	000000		.WORD	0	; TEST FPS
13220				.WORD	0	;RESULT FPS
13221	064636	005037	002776	;9/FSRC>AC>0		
13222	064642	004767	000374	CLR	B#FLAG	;NO INTERRUPT
13223	064646	064600	000001	JSR	R7,DVFSUB	;DO TEST
13224	064652	066600	000000	.WORD	64600,1	;ACO
13225	064656	036200	000001	.WORD	66600,0	;FSRC
13226	064662	000000		.WORD	36200,1	;RESULT
13227	064664	000000		.WORD	0	; TEST FPS
13228				.WORD	0	;RESULT FPS
13229	064666	005037	002776	;10/AC>FSRC>0		
13230	064672	004767	000344	CLR	B#FLAG	;NO INTERRUPT
13231	064676	012345	156024	JSR	R7,DVFSUB	;DO TEST
				.WORD	12345,156024	;ACO

```

13232 064702 005600 000000 .WORD 05600,0 ;FSRC
13233 064706 044745 156024 .WORD 44745,156024 ;RESULT
13234 064712 000017 .WORD 17 ; TEST FPS
13235 064714 000000 .WORD 0 ;RESULT FPS
13236 ;11/FSRC<0
13237 064716 005037 002776 CLR B#FLAG ;NO INTERRUPT
13238 064722 004767 000314 JSR R7,DVFSUB ;DO TEST
13239 064726 040422 101010 .WORD 40422,101010 ;ACO
13240 064732 140511 101010 .WORD 140511,101010 ;FSRC
13241 064736 140072 020167 .WORD 140072,20167 ;RESULT
13242 064742 000057 .WORD 57 ; TEST FPS
13243 064744 000050 .WORD 50 ;RESULT FPS
13244 ;12/AC<0
13245 064746 005037 002776 CLR B#FLAG ;NO INTERRUPT
13246 064752 004767 000264 JSR R7,DVFSUB ;DO TEST
13247 064756 160077 000101 .WORD 160077,101 ;ACO
13248 064762 040417 177777 .WORD 40417,-1 ;FSRC
13249 064766 157651 143527 .WORD 157651,143527 ;RESULT
13250 064772 000007 .WORD 7 ; TEST FPS
13251 064774 000010 .WORD 10 ;RESULT FPS
13252 ;13/TRUNCATE TEST
13253 064776 005037 002776 CLR B#FLAG ;NO INTERRUPT
13254 065002 004767 000234 JSR R7,DVFSUB ;DO TEST
13255 065006 060100 000177 .WORD 60100,177 ;ACO
13256 065012 040300 000000 .WORD 40300,0 ;FSRC
13257 065016 060000 000124 .WORD 60000,124 ;RESULT
13258 065022 000040 .WORD 40 ; TEST FPS
13259 065024 000040 .WORD 40 ;RESULT FPS
13260 ;14/ROUND TEST
13261 CLR B#FLAG ;NO INTERRUPT
13262 065026 005037 002776 JSR R7,DVFSUB ;DO TEST
13263 065032 004767 000204 .WORD 60100,177 ;ACO
13264 065036 060100 000177 .WORD 40300,0 ;FSRC
13265 065042 040300 000000 .WORD 60000,125 ;RESULT
13266 065046 060000 000125 .WORD 0 ; TEST FPS
13267 065052 000000 .WORD 0 ;RESULT FPS
13268 065054 000000 ;15/OVERFLOW, INTERRUPTS ENABLED
13269 ;15/OVERFLOW, INTERRUPTS ENABLED
13270 065056 012737 000001 002776 MOV #1,B#FLAG ;INTERRUPT
13271 065064 004767 000152 JSR R7,DVFSUB ;DO TEST
13272 065070 177700 000000 .WORD 177700,0 ;ACO
13273 065074 000200 000000 .WORD 200,0 ;FSRC
13274 065100 137700 000000 .WORD 137700,0 ;RESULT
13275 065104 001100 .WORD 1100 ; TEST FPS
13276 065106 101112 .WORD 101112 ;RESULT FPS
13277 065110 000010 .WORD 10 ;FEC
13278 ;16/OVERFLOW, TRAPS DISABLED
13279 065112 012737 000002 002776 MOV #2,B#FLAG ;NO INTERRUPT
13280 065120 004767 000116 JSR R7,DVFSUB ;DO TEST
13281 065124 000200 000000 .WORD 200,0 ;ACO
13282 065130 177700 000000 .WORD 177700,0 ;FSRC
13283 065134 000000 000000 .WORD 0,0 ;RESULT
13284 065140 041100 .WORD 41100 ; TEST FPS
13285 065142 041104 .WORD 41104 ;RESULT FPS
13286 065144 000010 .WORD 10 ;FEC OVERFLOW
13287 ;17/UNDERFLOW, TRAPS ENABLED, UV RESULT

```

```

13288 065146 012737 000001 002776      MOV      #1,B#FLAG      ; INTERRUPT
13289 065154 004767 000062              JSR      R7,DVFSUB      ; DO TEST
13290 065160 100200 000000              .WORD   100200,0        ; ACO
13291 065164 040377 177777              .WORD   40377,-1       ; FSRC
13292 065170 100000 000001              .WORD   100000,1       ; RESULT
13293 065174 002000              .WORD   2000           ; TEST FPS
13294 065176 102014              .WORD   102014         ; RESULT FPS
13295 065200 000012              .WORD   12             ; FEC
13296                                     ; 18/UNDERFLOW, TRAPS ENABLED. ROUND
13297 065202 012737 000001 002776      MOV      #1,B#FLAG      ; INTERRUPT
13298 065210 004767 000026              JSR      R7,DVFSUB      ; DO TEST
13299 065214 030325 025252              .WORD   30325,25252    ; ACO
13300 065220 076777 023456              .WORD   76777,23456    ; FSRC
13301 065224 071525 157716              .WORD   71525,157716   ; RESULT
13302 065230 002537              .WORD   2537           ; TEST FPS
13303 065232 102500              .WORD   102500         ; RESULT FPS
13304 065234 000012              .WORD   12             ; FEC
13305                                     ;
13306                                     ;
13307 065236 000167 000212              JMP      HOP10          ; GO TO NEXT TEST
13308                                     ; *XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
13309                                     ; *XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
13310                                     ; DIVF SUBROUTINE:
13311                                     ;           ACO
13312                                     ;           FSRC
13313                                     ;           FPS BEFORE EXECUTION
13314                                     ;           FPS AFTER EXECUTION
13315                                     ;           (FEC)
13316                                     ;
13317                                     ; *XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
13318                                     ; *XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
13319                                     ;
13320 065242 012605              DVFSUB: MOV      (SP)+,R5      ; RETURN ADDRESS TO USE AS POINTER
13321 065244 012737 065320 000244      MOV      #501,B#FVEC    ; REDIRECT TRAP VECTOR
13322 065252 012702 000200              MOV      #200,R2        ; SET TO DOUBLE MODE FOR LOAD
13323 065256 170102              LDFPS   R2              ; LOAD FPS
13324 065260 010504              MOV      R5,R4          ; POINT TO FSRC DATA
13325 065262 062704 000004              ADD      #4,R4
13326 065266 172415              LDD     (R5),ACO        ; LOAD ACO WITH TEST DATA
13327 065270 016502 000014              MOV      14(R5),R2      ; GET TEST FPS
13328 065274 170102              LDFPS   R2              ; LOAD TEST FPS
13329                                     ;
13330 065276 174414              DIVF    (R4),ACO        ; *TEST INSTRUCTION
13331 065300 170001              10:    SETF              ; WAIT FOR POSSIBLE FPA TRAP.
13332                                     ;
13333                                     ; INSTRUCTION DIDNT TRAP
13334 065302 032737 000001 002776      BIT      #1,B#FLAG      ; VERIFY A NO TRAP CONDITION
13335 065310 001420              BEQ     20              ; BRANCH IF GOOD
13336 065312 104003              ERROR   +3              ; FPP ERROR
13337                                     ; INSTRUCTION SHOULD HAVE TRAPPED
13338 065314 000167 000032              JMP      20              ; REJOIN CODE
13339                                     ;
13340                                     ; INSTRUCTION TRAPPED
13341 065320 032737 000001 002776      50:    BIT      #1,B#FLAG      ; SEE IF EXPECTING A TRAP
13342 065326 001003              BNE     51              ; BRANCH IF EXPECTING A TRAP
13343 065330 104003              ERROR   +3              ; FPP ERROR

```

```

13344
13345 065332 000167 000014
13346 065336 012604
13347 065340 005726
13348 065342 022704 065300
13349 065346 001401
13350 065350 104003
13351
13352
13353
13354 065352 170203
13355 065354 012702 000200
13356 065360 170102
13357 065362 012701 003102
13358 065366 174011
13359 065370 026503 000016
13360 065374 001401
13361 065376 104003
13362
13363 065400 010504
13364 065402 062704 000010
13365 065406 004767 045242
13366 065412 005767 115442
13367 065416 001401
13368 065420 104003
13369
13370 065422 005737 002776
13371 065426 001002
13372 065430 000165 000020
13373 065434 170301
13374 065436 016504 000020
13375 065442 020401
13376 065444 001401
13377 065446 104003
13378
13379 065450 000165 000022
13380
13381 065454
13382
13383
13384
13385
13386
13387
13388
13389
13390 065454
13391
13392
13393
13394 065454 012737 000002 002776
13395 065462 004767 000516
13396 065466 000000 000000 000000
13397 065474 000001
13398 065476 000100 000000 000000
13399 065504 000000

; INSTRUCTION WASNT SUPPOSE TO TRAP
; REJOIN CODE
; SEE IF PC = INSTRUCTION
; CLEAN UP STACK
;
; BRANCH IF GOOD COMPARE
; FPP ERROR
; PC WAS INCORRECT

; COMMON CODE FOR TRAP AND NO TRAP
2#: STFPS R3 ;SAVE FPS
MOV #200,R2 ;SET FPP TO DOUBLE
LDFPS R2
MOV #RECDST,R1 ;POINT TO RECEIVED DATA TABLE
STD ACO,(R1) ;SAVE ACO RESULT
CMP 16(R5),R3 ;VERIFY STATUS
BEQ 3# ;BRANCH IF GOOD
ERROR +3 ;FPP ERROR
;BAD FPS

3#: MOV R5,R4 ;POINT TO EXPECTED DATA
ADD #10,R4
4#: JSR R7,DATVFR ;VERIFY DATA
TST COUNT
BEQ 5# ;BRANCH IF GOOD
ERROR +3 ;FPP ERROR
;BAD ACO

5#: TST @#FLAG
BNE 6# ;SEE IF NEED TO CHECK FEC
;BRANCH IF NEED TO CHECK
;RETURN FROM TEST
6#: STST R1 ;SAVE FEC
MOV 20(R5),R4 ;GET FEC
CMP R4,R1 ;VERIFY FEC
BEQ 7# ;BRANCH IF GOOD
ERROR +3 ;FPP ERROR
;BAD FEC
;RETURN FROM TEST

;
;
;-----
;TEST DIVD -
;
;
;
MDIVD:
;
;
;1/AC=FSRC=0 TRAPS DISABLED
MOV #2,@#FLAG ;NO INTERRUPT
JSR R7,DVDSUB ;DO TEST
.WORD 0,0,0,1 ;ACO
.WORD 100,0,0,0 ;FSRC

```

```

13400 065506 000000 000000 000000 .WORD 0,0,0,1 ;RESULT
13401 065514 000001 .WORD 40000 ; TEST FPS
13402 065516 040000 .WORD 140000 ;RESULT FPS
13403 065520 140000 .WORD 4 ;FEC
13404 065522 000004
13405 ;2/FSRC=0, TRAPS ENABLED
13406 065524 012737 000001 002776 MOV #1,0#FLAG ; INTERRUPT
13407 065532 004767 000446 JSR R7,DVDSUB ;DO TEST
13408 065536 000402 000000 000000 .WORD 402,0,0,0 ;ACO
13409 065544 000000
13410 065546 000000 000000 000000 .WORD 0,0,0,0 ;FSRC
13411 065554 000000
13412 065556 000402 000000 000000 .WORD 402,0,0,0 ;RESULT
13413 065564 000000
13414 065566 000200 .WORD 200 ; TEST FPS
13415 065570 100200 .WORD 100200 ;RESULT FPS
13416 065572 000004 .WORD 4 ;FEC
13417 ;3/ROUND
13418 065574 005037 002776 CLR 0#FLAG ;NO INTERRUPT
13419 065600 004767 000400 JSR R7,DVDSUB ;DO TEST
13420 065604 034300 000000 000000 .WORD 34300,0,0,1 ;ACO
13421 065612 000001
13422 065614 140300 000000 000000 .WORD 140300,0,0,0 ;FSRC
13423 065622 000000
13424 065624 134200 000000 000000 .WORD 134200,0,0,1 ;RESULT
13425 065632 000001
13426 065634 000200 .WORD 200 ; TEST FPS
13427 065636 000210 .WORD 210 ;RESULT FPS
13428 ;4/TRUNCATE
13429 065640 005037 002776 CLR 0#FLAG ;NO INTERRUPT
13430 065644 004767 000334 JSR R7,DVDSUB ;DO TEST
13431 065650 034300 000000 000000 .WORD 34300,0,0,1 ;ACO
13432 065656 000001
13433 065660 140300 000000 000000 .WORD 140300,0,0,0 ;FSRC
13434 065666 000000
13435 065670 134200 000000 000000 .WORD 134200,0,0,0 ;RESULT
13436 065676 000000
13437 065700 000240 .WORD 240 ; TEST FPS
13438 065702 000250 .WORD 250 ;RESULT FPS
13439 ;5/ROUND NEGATIVE AC, FSRC
13440 065704 005037 002776 CLR 0#FLAG ;NO INTERRUPT
13441 065710 004767 000270 JSR R7,DVDSUB ;DO TEST
13442 065714 177642 000000 000000 .WORD 177642,0,0,151 ;ACO
13443 065722 000151
13444 065724 166600 000000 000000 .WORD 166600,0,0,123 ;FSRC
13445 065732 000123
13446 065734 051242 000000 000000 .WORD 51242,0,0,0 ;RESULT
13447 065742 000000
13448 065744 000200 .WORD 200 ; TEST FPS
13449 065746 000200 .WORD 200 ;RESULT FPS
13450 ;6/TRUNCATE NEAGTIVE AC, FSRC
13451 065750 005037 002776 CLR 0#FLAG ;NO INTERRUPT
13452 065754 004767 000224 JSR R7,DVDSUB ;DO TEST
13453 065760 177642 000000 000000 .WORD 177642,0,0,151 ;ACO
13454 065766 000151
13455 065770 166600 000000 000000 .WORD 166600,0,0,123 ;FSRC

```



```

13512 066204 012605          DVDSUB: MOV      (SP)+,R5          ; RETURN ADDRESS TO USE AS POINTER
13513 066206 012737 066262 000244  MOV      #50#,R5#FPVEC        ; REDIRECT TRAP VECTOR
13514 066214 012702 000200          MOV      #200,R2             ; SET TO DOUBLE MODE FOR LOAD
13515 066220 170102          LDFPS   R2                   ; LOAD FPS
13516 066222 010504          MOV      R5,R4              ; POINT TO FSRC DATA
13517 066224 062704 000010          ADD      #10,R4
13518 066230 172415          LDD      (R5),ACO           ; LOAD ACO WITH TEST DATA
13519 066232 016502 000030          MOV      30(R5),R2          ; GET TEST FPS
13520 066236 170102          LDFPS   R2                   ; LOAD TEST FPS
13521                                     ;
13522 066240 174414          ; DIVD      (R4),ACO         ; *TEST INSTRUCTION
13523 066242 170000          1#:  CFCC                    ; WAIT FOR POSSIBLE FPA TRAP.
13524                                     ;
13525                                     ; INSTRUCTION DIDNT TRAP
13526 066244 032737 000001 002776  BIT      #1,R5#FLAG          ; VERIFY A NO TRAP CONDITION
13527 066252 001420          BEQ      2#                  ; BRANCH IF GOOD
13528 066254 104003          ERROR   +3                   ; FPP ERROR
13529                                     ; INSTRUCTION SHOULD HAVE TRAPPED
13530 066256 000167 000032          JMP      2#                   ; REJOIN CODE
13531                                     ;
13532                                     ; INSTRUCTION TRAPPED
13533 066262 032737 000001 002776  50#:  BIT      #1,R5#FLAG          ; SEE IF EXPECTING A TRAP
13534 066270 001003          BNE      51#                  ; BRANCH IF EXPECTING A TRAP
13535 066272 104003          ERROR   +3                   ; FPP ERROR
13536                                     ; INSTRUCTION WASNT SUPPOSE TO TRAP
13537 066274 000167 000014          JMP      2#                   ; REJOIN CODE
13538 066300 012604          51#:  MOV      (SP)+,R4          ; SEE IF PC = INSTRUCTION
13539 066302 005726          TST      (SP)+               ; CLEAN UP STACK
13540 066304 022704 066242          CMP      #1#,R4              ;
13541 066310 001401          BEQ      2#                   ; BRANCH IF GOOD COMPARE
13542 066312 104003          ERROR   +3                   ; FPP ERROR
13543                                     ; PC WAS INCORRECT
13544                                     ;
13545                                     ; COMMON CODE FOR TRAP AND NO TRAP
13546 066314 170203          2#:  STFPS   R3                   ; SAVE FPS
13547 066316 012702 000200          MOV      #200,R2             ; SET FPP TO DOUBLE
13548 066322 170102          LDFPS   R2
13549 066324 012701 003102          MOV      #RECDST,R1          ; POINT TO RECEIVED DATA TABLE
13550 066330 174011          STD      ACO,(R1)            ; SAVE ACO RESULT
13551 066332 026503 000032          CMP      32(R5),R3           ; VERIFY STATUS
13552 066336 001401          BEQ      3#                   ; BRANCH IF GOOD
13553 066340 104003          ERROR   +3                   ; FPP ERROR
13554                                     ; BAD FPS
13555 066342 010504          3#:  MOV      R5,R4              ; POINT TO EXPECTED DATA
13556 066344 062704 000020          ADD      #20,R4
13557 066350 004767 044316          4#:  JSR      R7,DATVER          ; VERIFY DATA
13558 066354 005767 114500          TST      COUNT
13559 066360 001401          BEQ      5#                   ; BRANCH IF GOOD
13560 066362 104003          ERROR   +3                   ; FPP ERROR
13561                                     ; BAD ACO
13562 066364 005737 002776          5#:  TST      #FLAG           ; SEE IF NEED TO CHECK FEC
13563 066370 001002          BNE      6#                   ; BRANCH IF NEED TO CHECK
13564 066372 000165 000034          JMP      34(R5)              ; RETURN FROM TEST
13565 066376 170301          6#:  STST   R1                   ; SAVE FEC
13566 066400 016504 000034          MOV      34(R5),R4           ; GET FEC
13567 066404 020401          CMP      R4,R1               ; VERIFY FEC

```


13624	066604	000040		.WORD	40		;RESULTANT FPS
13625				;6/NORMALIZE			
13626	066606	005037	002776	CLR	B#FLAG		;NO INTERRUPT
13627	066612	004767	000374	JSR	R7,MLFSUB		;DO TEST
13628	066616	040100	000000	.WORD	40100,0	;ACO	
13629	066622	040100	000000	.WORD	40100,0	;FSRC	
13630	066626	040020	000000	.WORD	40020,0		;RESULT
13631	066632	000012		.WORD	12		; TEST FPS
13632	066634	000000		.WORD	0		;RESULTANT FPS
13633				;7/ROUND			
13634	066636	005037	002776	CLR	B#FLAG		;NO INTERRUPT
13635	066642	004767	000344	JSR	R7,MLFSUB		;DO TEST
13636	066646	017500	000000	.WORD	17500,0	;ACO	
13637	066652	023652	125252	.WORD	23652,125252		;FSRC
13638	066656	003177	177777	.WORD	3177,-1		;RESULT
13639	066662	007417		.WORD	7417		; TEST FPS
13640	066664	007400		.WORD	7400		;RESULTANT FPS
13641				;8/AC>0>FSRC ROUND			
13642	066666	005037	002776	CLR	B#FLAG		;NO INTERRUPT
13643	066672	004767	000314	JSR	R7,MLFSUB		;DO TEST
13644	066676	040342	177777	.WORD	40342,-1		;ACO
13645	066702	176543	025252	.WORD	176543,025252		;FSRC
13646	066706	176711	067324	.WORD	176711,67324		;RESULT
13647	066712	007500		.WORD	7500		; TEST FPS
13648	066714	007510		.WORD	7510		;RESULTANT FPS
13649				;9/IAC<FSRC<0, ROUND			
13650	066716	005037	002776	CLR	B#FLAG		;NO INTERRUPT
13651	066722	004767	000264	JSR	R7,MLFSUB		;DO TEST
13652	066726	144600	000000	.WORD	144600,0		;ACO
13653	066732	154000	000000	.WORD	154000,0		;FSRC
13654	066736	060400	000000	.WORD	60400,0		;RESULT
13655	066742	000017		.WORD	17		; TEST FPS
13656	066744	000000		.WORD	0		;RESULT FPS
13657				;10/AC<FSRC, ROUND			
13658	066746	005037	002776	CLR	B#FLAG		;NO INTERRUPT
13659	066752	004767	000234	JSR	R7,MLFSUB		;DO TEST
13660	066756	060000	000000	.WORD	60000,0		;ACO
13661	066762	140377	177776	.WORD	140377,177776		;FSRC
13662	066766	160177	177776	.WORD	160177,177776		;RESULT
13663	066772	000017		.WORD	17		; TEST FPS
13664	066774	000010		.WORD	10		;RESULT FPS
13665				;11/AC>0>FSRC, TRUNCATE			
13666	066776	005037	002776	CLR	B#FLAG		;NO INTERRUPT
13667	067002	004767	000204	JSR	R7,MLFSUB		;DO TEST
13668	067006	060000	000000	.WORD	60000,0		;ACO
13669	067012	140377	177776	.WORD	140377,177776		;FSRC
13670	067016	160177	177776	.WORD	160177,177776		;RESULT
13671	067022	007547		.WORD	7547		; TEST FPS
13672	067024	007550		.WORD	7550		;RESULT FPS
13673				;12/UNDERFLOW, NO INTERRUPTS			
13674	067026	012737	000002	MOV	#2,B#FLAG		;NO INTERRUPT
13675	067034	004767	000152	JSR	R7,MLFSUB		;DO TEST
13676	067040	000200	000001	.WORD	200,1		;ACO
13677	067044	000200	000001	.WORD	200,1		;FSRC
13678	067050	040200	000002	.WORD	40200,2		;RESULT
13679	067054	042117		.WORD	42117		; TEST FPS

```

13680 067056 142100          .WORD 142100          ;RESULT FPS
13681 067060 000012          .WORD 12             ;FEC
13682                                     ;13/OVERFLOW, TRAP
13683 067062 012737 000001 002776  MOV  #1,B#FLAG          ; INTERRUPT
13684 067070 004767 000116          JSR  R7,MLFSUB          ; DO TEST
13685 067074 177777 177777          .WORD 177777, 1       ; ACO
13686 067100 040300 000000          .WORD 40300,0         ;FSRC
13687 067104 100077 177777          .WORD 100077,-1      ;RESULT
13688 067110 001117          .WORD 1117           ; TEST FPS
13689 067112 101116          .WORD 101116         ;RESULT FPS
13690 067114 000010          .WORD 10             ;FEC
13691                                     ;14/OVERFLOW NO TRAP
13692 067116 012737 00 702 002776  MOV  #2,B#FLAG          ; NO INTERRUPT
13693 067124 004767 000062          JSR  R7,MLFSUB          ; DO TEST
13694 067130 077700 000000          .WORD 77700,0         ; ACO
13695 067134 077700 000000          .WORD 77700,0         ;FSRC
13696 067140 000000 000000          .WORD 0,0            ;RESULT
13697 067144 040117          .WORD 40117          ; TEST FPS
13698 067146 040106          .WORD 40106          ;RESULT FPS
13699 067150 000010          .WORD 10             ;FEC
13700                                     ;15/UNDEFINED VARIABLE IN FSRC, TRAP ENABLED
13701 067152 012737 000001 002776  MOV  #1,B#FLAG          ; INTERRUPT
13702 067160 004767 000026          JSR  R7,MLFSUB          ; DO TEST
13703 067164 123465 000000          .WORD 123465,0        ; ACO
13704 067170 100022 000000          .WORD 100022,0        ;FSRC
13705 067174 123465 000000          .WORD 123465,0        ;RESULT
13706 067200 004000          .WORD 4000           ; TEST FPS
13707 067202 104000          .WORD 104000         ;RESULT FPS
13708 067204 000014          .WORD 14             ;FEC
13709                                     ;
13710                                     ;
13711 067206 000167 000212          JMP  HOP12
13712                                     ;XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
13713                                     ;XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
13714                                     ;
13715                                     ;
13716                                     ; ACO
13717                                     ; FSRC
13718                                     ; FPS BEFORE EXECUTION
13719                                     ; FPS AFTER EXECUTION
13720                                     ; (FEC)
13721                                     ;
13722                                     ;XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
13723                                     ;XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
13724 067212 012605          MLFSUB: MOV  (SP),R5          ; RETURN ADDRESS TO USE AS POINTER
13725 067214 012737 067270 000244  MOV  #501,B#FPVEC      ; REDIRECT TRAP VECTOR
13726 067222 012702 000200          MOV  #200,R2           ; SET TO DOUBLE MODE FOR LOAD
13727 067226 170102          LDFPS R2               ; LOAD FPS
13728 067230 172415          LDD  (R5),ACO          ; LOAD ACO WITH TEST DATA
13729 067232 010504          MOV  R5,R4             ; POINT TO FSRC DATA
13730 067234 062704 000004          ADD  #4,R4
13731 067240 016502 000014          MOV  14(R5),R2         ; GET TEST FPS
13732 067244 170102          LDFPS R2               ; LOAD TEST FPS
13733                                     ;
13734 067246 171014          MULF (R4),ACO          ; *TEST INSTRUCTION
13735 067250 170001          SETF ;WAIT FOR POSSIBLE FPA TRAP.
    
```

D4

```

13736
13737
13738 067252 032737 000001 002776 ; INSTRUCTION DIDNT TRAP
13739 067260 001420 ; BIT #1,0#FLAG ; VERIFY A NO TRAP CONDITION
13740 067262 104003 ; BEQ 2# ; BRANCH IF GOOD
13741 ; ERROR #3 ; FPP ERROR
13742 067264 000167 000032 ; JMP 2# ; INSTRUCTION SHOULD HAVE TRAPPED
13743 ; ; REJOIN CODE
13744
13745 067270 032737 000001 002776 50#: ; INSTRUCTION TRAPPED
13746 067276 001003 ; BIT #1,0#FLAG ; SEE IF EXPECTING A TRAP
13747 067300 104003 ; BNE 51# ; BRANCH IF EXPECTING A TRAP
13748 ; ERROR #3 ; FPP ERROR
13749 067302 000167 000014 ; JMP 2# ; INSTRUCTION WASNT SUPPOSE TO TRAP
13750 067306 012604 51#: ; MOV (SP)+,R4 ; REJOIN CODE
13751 067310 005726 ; TST (SP)+ ; SEE IF PC = INSTRUCTION
13752 067312 022704 067250 ; CMP #1#,R4 ; CLEAN UP STACK
13753 067316 001401 ; BEQ 2# ; BRANCH IF GOOD COMPARE
13754 067320 104003 ; ERROR #3 ; FPP ERROR
13755 ; ; PC WAS INCORRECT
13756
13757 ; COMMON CODE FOR TRAP AND NO TRAP
13758 067322 170203 2#: ; STFPS R3 ; SAVE FPS
13759 067324 012702 000200 ; MOV #200,R2 ; SET FPP TO DOUBLE
13760 067330 170102 ; LDFPS R2
13761 067332 012701 003102 ; MOV #RECDST,R1 ; POINT TO RECEIVED DATA TABLE
13762 067336 174011 ; STD ACO,(R1) ; SAVE ACO RESULT
13763 067340 026503 000016 ; CMP 16(R5),R3 ; VERIFY STATUS
13764 067344 001401 ; BEQ 3# ; BRANCH IF GOOD
13765 067346 104003 ; ERROR #3 ; FPP ERROR
13766 ; ; BAD FPS
13767 067350 010504 3#: ; MOV R5,R4 ; POINT TO EXPECTED DATA
13768 067352 062704 000010 ; ADD #10,R4
13769 067356 004767 043272 4#: ; JSR R7,DATVFR ; VERIFY DATA
13770 067362 005767 113472 ; TST COUNT
13771 067366 001401 ; BEQ 5# ; BRANCH IF GOOD
13772 067370 104003 ; ERROR #3 ; FPP ERROR
13773 ; ; BAD ACO
13774 067372 005737 002776 5#: ; TST 0#FLAG ; SEE IF NEED TO CHECK FEC
13775 067376 001002 ; BNE 6# ; BRANCH IF NEED TO CHECK
13776 067400 000165 000020 ; JMP 20(R5) ; RETURN FROM TEST
13777 ; VERIFY ERROR STATUS
13778 067404 170301 6#: ; STST R1 ; SAVE FEC
13779 067406 016504 000020 ; MOV 20(R5),R4 ; GET FEC
13780 067412 020401 ; CMP R4,R1 ; VERIFY FEC
13781 067414 001401 ; BEQ 7# ; BRANCH IF GOOD
13782 067416 104003 ; ERROR #3 ; FPP ERROR
13783 ; ; BAD FEC
13784 067420 000165 000022 7#: ; JMP 22(R5) ; RETURN FROM TEST
13785 067424 ; HOP12:
13786 ;
13787 ;
13788 ; -----
13789 ; TEST MUL0
13790 ;
13791 ;
  
```

```

13792
13793
13794 067424
13795
13796
13797
13798 067424 005037 002776
13799 067430 004767 000554
13800 067434 000100 000000 000000
13801 067442 000000
13802 067444 000411 177777 000000
13803 067452 000001
13804 067454 000000 000000 000000
13805 067462 000000
13806 067464 000200
13807 067466 000204
13808
13809 067470 005037 002776
13810 067474 004767 000510
13811 067500 077777 000000 000000
13812 067506 000000
13813 067510 000000 000000 000000
13814 067516 000000
13815 067520 000000 000000 000000
13816 067526 000000
13817 067530 007700
13818 067532 007704
13819
13820 067534 005037 002776
13821 067540 004767 000444
13822 067544 040200 000000 000000
13823 067552 000000
13824 067554 000277 177777 177777
13825 067562 177777
13826 067564 000277 177777 177777
13827 067572 177777
13828 067574 007717
13829 067576 007700
13830
13831 067600 005037 002776
13832 067604 004767 000400
13833 067610 065500 000000 000000
13834 067616 000001
13835 067620 037577 177777 177777
13836 067626 177776
13837 067630 065077 177777 177777
13838 067636 177777
13839 067640 007717
13840 067642 007700
13841
13842 067644 005037 002776
13843 067650 004767 000334
13844 067654 137577 177777 177777
13845 067662 177776
13846 067664 165400 000000 000000
13847 067672 000001

```

```

;
;
MMULD:
;
;1/AC=0
CLR      @FLAG      ;NO INTERRUPT
JSR      R7,MLDSUB  ;DO TEST
.WORD    100,0,0,0  ;ACO
.WORD    411,-1,0,1 ;FSRC
.WORD    0,0,0,0    ;RESULT
.WORD    200        ; TEST FPS
.WORD    204        ;RESULTANT FPS
;2/FSRC=0
CLR      @FLAG      ;NO INTERRUPT
JSR      R7,MLDSUB  ;DO TEST
.WORD    77777,0,0,0 ;ACO
.WORD    0,0,0,0    ;FSRC
.WORD    0,0,0,0    ;RESULT
.WORD    7700       ; TEST FPS
.WORD    7704       ;RESULTANT FPS
;3/AC=1
CLR      @FLAG      ;NO INTERRUPT
JSR      R7,MLDSUB  ;DO TEST
.WORD    40200,0,0,0 ;ACO
.WORD    277,-1,-1,-1 ;FSRC
.WORD    277,-1,-1,-1 ;RESULT
.WORD    7717       ; TEST FPS
.WORD    7700       ;RESULTANT FPS
;4/AC>FSRC>0, TRUNCATE
CLR      @FLAG      ;NO INTERRUPT
JSR      R7,MLDSUB  ;DO TEST
.WORD    65500,0,0,1 ;ACO
.WORD    37577,-1,-1,-2 ;FSRC
.WORD    65077,-1,-1,-1 ;RESULT
.WORD    7717       ; TEST FPS
.WORD    7700       ;RESULTANT FPS
;5/AC<FSRC<0
CLR      @FLAG      ;NO INTERRUPT
JSR      R7,MLDSUB  ;DO TEST
.WORD    137577,-1,-1,-2 ;ACO
.WORD    165400,0,0,1 ;FSRC

```

```

13848 067674 065000 000000 000000 .WORD 65000.0,0.0 .RESULT
13849 067702 000000
13850 067704 007717 .WORD 7717 ; TEST FPS
13851 067706 007700 .WORD 7700 ;RESULTANT FPS
13852 ;6/AC>FSRC>0
13853 067710 005037 002776 CLR @#FLAG ;NO INTERRUPT
13854 067714 004767 000270 JSR R7,MLDSUB ;DO TEST
13855 067720 017500 000000 000000 .WORD 17500.0,0.0 ;ACO
13856 067726 000000
13857 067730 123652 125252 125252 .WORD 123652,125252,125252,125252 ;FSRC
13858 067736 125252
13859 067740 103177 177777 177777 .WORD 103177,-1,-1,-1 ;RESULT
13860 067746 177777
13861 067750 000200 .WORD 200 ; TEST FPS
13862 067752 000210 .WORD 210 ;RESULTANT FPS
13863 ;7/UNDERFLOW, TRAPS DISABLED
13864 067754 005037 002776 CLR @#FLAG ;NO INTERRUPT
13865 067760 004767 000224 JSR R7,MLDSUB ;DO TEST
13866 067764 000300 000000 000000 .WORD 300.0,0.252 ;ACO
13867 067772 000252
13868 067774 000377 000001 000002 .WORD 377.1,2.3 ;FSRC
13869 070002 000003
13870 070004 000000 000000 000000 .WORD 0.0,0.0 ;RESULT
13871 070012 000000
13872 070014 005740 .WORD 5740 ; TEST FPS
13873 070016 005744 .WORD 5744 ;RESULT FPS
13874 ;8/UNDERFLOW, TRAP ENABLED
13875 070020 012737 000001 002776 MOV @1,@#FLAG ;INTERRUPT
13876 070026 004767 000156 JSR R7,MLDSUB ;DO TEST
13877 070032 100277 000001 000002 .WORD 100277.1,2,-1 ;ACO
13878 070040 177777
13879 070042 100300 000001 000001 .WORD 100300.1,1.1 ;FSRC
13880 070050 000001
13881 070052 040417 040001 077403 .WORD 40417,40001,77403.0 ;RESULT
13882 070060 000000
13883 070062 002217 .WORD 2217 ; TEST FPS
13884 070064 102200 .WORD 102200 ;RESULT FPS
13885 070066 000012 .WORD 12 ;FEC
13886 ;9/OVERFLOW, TRAPS DISABLED
13887 070070 005037 002776 CLR @#FLAG ;NO INTERRUPT
13888 070074 004767 000110 JSR R7,MLDSUB ;DO TEST
13889 070100 177777 177777 177777 .WORD -1,-1,-1,-1 ;ACO
13890 070106 177777
13891 070110 040200 177777 177777 .WORD 40200,-1,-1,-1 ;FSRC
13892 070116 177777
13893 070120 000000 000000 000000 .WORD 0.0,0.0 ;RESULT
13894 070126 000000
13895 070130 006740 .WORD 6740 ; TEST FPS
13896 070132 006746 .WORD 6746 ;RESULT FPS
13897 ;10/OVERFLOW, TRAPS ENABLED
13898 070134 012737 000001 002776 MOV @1,@#FLAG ;INTERRUPT
13899 070142 004767 000042 JSR R7,MLDSUB ;DO TEST
13900 070146 157700 025252 025252 .WORD 157700,25252,25252,25252 ;ACO
13901 070154 025252
13902 070156 167700 000000 000000 .WORD 167700.0,0.0 ;FSRC
13903 070164 000000

```

```

13904 070166 007420 017777 117777 .WORD 7420,017777,117777,117777 ;RESULT
13905 070174 117777
13906 070176 001240 .WORD 1240 ; TEST FPS
13907 070200 101242 .WORD 101242 ;RESULT FPS
13908 070202 000010 .WORD 10 ;FEC
13909
13910
13911 070204 000167 000212 JMP HOP13
13912
13913 ;*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X
13914 ;*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X
13915 ;
13916 ; ACO
13917 ; FSRC
13918 ; FPS BEFORE EXECUTION
13919 ; FPS AFTER EXECUTION
13920 ; (FEC)
13921 ;
13922 ;*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X
13923 ;*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X
13924 ;
13925 070210 012605 MLDSUB: MOV (SP)+,R5 ; RETURN ADDRESS TO USE AS POINTER
13926 070212 012737 070266 000244 MOV #50,#FPVEC ;REDIRECT TRAP VECTOR
13927 070220 012702 000200 MOV #200,R2 ;SET TO DOUBLE MODE FOR LOAD
13928 070224 170102 LDFPS R2 ;LOAD FPS
13929 070226 172415 LDD (R5),ACO ;LOAD ACO WITH TEST DATA
13930 070230 010501 MOV R5,R1 ;POINT TO FSRC DATA
13931 070232 062701 000010 ADD #10,R1
13932 070236 016502 000030 MOV 30(R5),R2 ;GET TEST FPS
13933 070242 170102 LDFPS R2 ;LOAD TEST FPS
13934 ;
13935 070244 171011 ;
13936 070246 170011 10: MULD (R1),ACO ;*TEST INSTRUCTION
;WAIT FOR POSSIBLE FPA TRAP.
13937 ;
13938 ; INSTRUCTION DIDNT TRAP
13939 070250 032737 000001 002776 BIT #1,#FLAG ;VERIFY A NO TRAP CONDITION
13940 070256 001420 BEQ 20 ;BRANCH IF GOOD
13941 070260 104003 ERROR +3 ;FPP ERROR
;INSTRUCTION SHOULD HAVE TRAPPED
13942 ;REJOIN CODE
13943 070252 000167 000032 JMP 20
13944 ;
13945 ; INSTRUCTION TRAPPED
13946 070266 032737 000001 002776 50: BIT #1,#FLAG ;SEE IF EXPECTING A TRAP
13947 070274 001003 BNE 510 ;BRANCH IF EXPECTING A TRAP
13948 070276 104003 ERROR +3 ;FPP ERROR
;INSTRUCTION WASNT SUPPOSE TO TRAP
13949 ;REJOIN CODE
13950 070300 000167 000014 JMP 20 ;SEE IF PC = INSTRUCTION
13951 070304 012604 510: MOV (SP)+,R4 ;CLEAN UP STACK
13952 070306 005726 TST (SP)+
13953 070310 022704 070246 CMP #10,R4 ;
13954 070314 001401 BEQ 20 ;BRANCH IF GOOD COMPARE
13955 070316 104003 ERROR +3 ;FPP ERROR
;PC WAS INCORRECT
13956
13957 ;
13958 ; COMMON CODE FOR TRAP AND NO TRAP
13959 070320 170203 20: STFPS R3 ;SAVE FPS

```


14016				;3/AC=0			
14017	070512	005037	002776	CLR	B#FLAG	;NO INTERRUPT	
14018	070516	004767	000464	JSR	R7,MDFSUB	;DO TEST	
14019	070522	000000	000000	.WORD	0,0	;ACO	
14020	070526	177777	177777	.WORD	-1,-1	;FSRC	
14021	070532	000000	000000	.WORD	0,0	;FRACTIONAL RESULT	
14022	070536	000000	000000	.WORD	0,0	;INTEGER RESULT	
14023	070542	007500		.WORD	7500	;TEST FPS	
14024	070544	007504		.WORD	7504	;RESULT FPS	
14025				;4/AC>FSRC>0			
14026	070546	005037	002776	CLR	B#FLAG	;NO INTERRUPT	
14027	070552	004767	000430	JSR	R7,MDFSUB	;DO TEST	
14028	070556	046252	125252	.WORD	46252,125252	;ACO	
14029	070562	040300	000000	.WORD	40300,0	;FSRC	
14030	070566	000000	000000	.WORD	0,0	;FRACTIONAL RESULT	
14031	070572	046377	177777	.WORD	46377,-1	;INTEGER RESULT	
14032	070576	000013		.WORD	13	;TEST FPS	
14033	070600	000004		.WORD	4	;RESULTANT FPS	
14034				;5/AC>FSRC>0			
14035	070602	005037	002776	CLR	B#FLAG	;NO INTERRUPT	
14036	070606	004767	000374	JSR	R7,MDFSUB	;DO TEST	
14037	070612	077652	125252	.WORD	77652,125252	;ACO	
14038	070616	040300	000000	.WORD	40300,0	;FSRC	
14039	070622	000000	000000	.WORD	0,0	;FRACTIONAL RESULT	
14040	070626	077777	177777	.WORD	77777,-1	;INTEGER RESULT	
14041	070632	000000		.WORD	0	;TEST FPS	
14042	070634	000004		.WORD	4	;RESULTANT FPS	
14043							
14044				;6/AC>0<FSRC, INTEGERS			
14045	070636	005037	002776	CLR	B#FLAG	;NO INTERRUPT	
14046	070642	004767	000340	JSR	R7,MDFSUB	;DO TEST	
14047	070646	060600	000000	.WORD	60600,0	;ACO	
14048	070652	147400	002700	.WORD	147400,25700	;FSRC	
14049	070656	000000	000000	.WORD	0,0	;FRACTIONAL RESULT	
14050	070662	170000	025700	.WORD	170000,25700	;INTEGER RESULT	
14051	070666	007400		.WORD	7400	;TEST FPS	
14052	070670	007404		.WORD	7404	;RESULT FPS	
14053				;7/AC<0<FSRC, FRACTIONAL			
14054	070672	005037	002776	CLR	B#FLAG	;NO INTERRUPT	
14055	070676	004767	000304	JSR	R7,MDFSUB	;DO TEST	
14056	070702	100227	177777	.WORD	100227,-1	;ACO	
14057	070706	044025	025252	.WORD	44025,25252	;FSRC	
14058	070712	104061	021251	.WORD	104061,21251	;FRACTIONAL RESULT	
14059	070716	000000	000000	.WORD	0,0	;INTEGER RESULT	
14060	070722	000000		.WORD	0	;TEST FPS	
14061	070724	000010		.WORD	10	;RESULT FPS	
14062				;8/AC<0>FSRC, TRUNCATE			
14063	070726	005037	002776	CLR	B#FLAG	;NO INTERRUPT	
14064	070732	004767	000250	JSR	R7,MDFSUB	;DO TEST	
14065	070736	046252	125252	.WORD	46252,125252	;ACO	
14066	070742	040300	000000	.WORD	40300,0	;FSRC	
14067	070746	000000	000000	.WORD	0,0	;FRACTIONAL RESULT	
14068	070752	046377	177777	.WORD	46377,-1	;INTEGER RESULT	
14069	070756	000053		.WORD	53	;TEST FPS	
14070	070760	000044		.WORD	44	;RESULT FPS	
14071				;9/ROUND INTEGER			

```

14072 070762 005037 002776          CLR      @#FLAG          ;NO INTERRUPT
14073 070766 004767 000214          JSR      R7,MDFSUB      ;DO TEST
14074 070772 046252 125252          .WORD   46252,125252    ;ACO
14075 070776 040300 000000          .WORD   40300,0         ;FSRC
14076 071002 000000 000000          .WORD   0,0             ;FRACTIONAL RESULT
14077 071006 046377 177777          .WORD   46377,-1       ;INTEGER RESULT
14078 071012 000013                   .WORD   13              ; TEST FPS
14079 071014 000004                   .WORD   4                ;RESULT FPS
14080                                     ;10/TRUNCATE FRACTION
14081 071016 005037 002776          CLR      @#FLAG          ;NO INTERRUPT
14082 071022 004767 000160          JSR      R7,MDFSUB      ;DO TEST
14083 071026 040777 177777          .WORD   40777,-1       ;ACO
14084 071032 040200 000000          .WORD   40200,0         ;FSRC
14085 071036 040177 177770          .WORD   40177,177770    ;FRACTIONAL RESULT
14086 071042 040740 000000          .WORD   40740,0         ;INTEGER RESULT
14087 071046 000000                   .WORD   0                ; TEST FPS
14088 071050 000000                   .WORD   0                ;RESULT FPS
14089                                     ;11/ROUND INTEGER
14090 071052 005037 002776          CLR      @#FLAG          ;NO INTERRUPT
14091 071056 004767 000124          JSR      R7,MDFSUB      ;DO TEST
14092 071062 000000 000000          .WORD   0,0             ;ACO
14093 071066 000000 000000          .WORD   0,0             ;FSRC
14094 071072 000000 000000          .WORD   0,0             ;FRACTIONAL RESULT
14095 071076 000000 000000          .WORD   0,0             ;INTEGER RESULT
14096 071102 000000                   .WORD   0                ; TEST FPS
14097 071104 000004                   .WORD   4                ;RESULT FPS
14098                                     ;12/ROUND FRACTION
14099 071106 005037 002776          CLR      @#FLAG          ;NO INTERRUPT
14100 071112 004767 000070          JSR      R7,MDFSUB      ;DO TEST
14101 071116 040225 125252          .WORD   40225,125252    ;ACO
14102 071122 066652 052525          .WORD   66652,52525     ;FSRC
14103 071126 000000 000000          .WORD   0,0             ;FRACTIONAL RESULT
14104 071132 066707 025160          .WORD   66707,25160     ;INTEGER RESULT
14105 071136 007027                   .WORD   7027            ; TEST FPS
14106 071140 007004                   .WORD   7004            ;RESULT FPS
14107                                     ;/OVERFLOW
14108 071142 012737 000001 002776    MOV      @1,@#FLAG      ; INTERRUPT
14109 071150 004767 000032          JSR      R7,MDFSUB      ;DO TEST
14110 071154 076000 000000          .WORD   76000,0         ;ACO
14111 071160 076000 000000          .WORD   76000,0         ;FSRC
14112 071164 000000 000000          .WORD   0,0             ;FRACTIONAL RESULT
14113 071170 033600 000000          .WORD   33600,0         ;INTEGER RESULT
14114 071174 001000                   .WORD   1000            ; TEST FPS
14115 071176 101006                   .WORD   101006          ;RESULT FPS
14116 071200 000010                   .WORD   10              ;FEC
14117                                     ;
14118 071202 000167 000254          JMP      HOP14
14119                                     ;
14120                                     ;XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
14121                                     ;XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
14122                                     ;
14123                                     ;
14124                                     ;
14125                                     ;
14126                                     ;
14127                                     ;

```

```

14128                                     ;           FPS AFTER EXECUTION
14129                                     ;           (FEC)
14130                                     ;
14131                                     ;XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
14132                                     ;XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
14133                                     ;
14134 071206 012605 MDFSUB: MOV      (SP)+,R5           ; RETURN ADDRESS TO USE AS POINTER
14135 071210 012737 071272 000244      MOV      #50#,R#FPVEC       ; REDIRECT TRAP VECTOR
14136 071216 012702 000200              MOV      #200,R2          ; SET TO DOUBLE MODE FOR LOAD
14137 071222 170102              LDFPS   R2                ; LOAD FPS
14138 071224 172415              LDD     (R5),AC0         ; LOAD ACO WITH TEST DATA
14139 071226 012701 071452              MOV      #MODGAR,R1     ; LOAD KNOWN INTO AC1
14140 071232 172511              LDD     (R1),AC1
14141 071234 010501              MOV      R5,R1
14142 071236 062701 000004              ADD     #4,R1           ; POINT TO FSRC DATA
14143 071242 016502 000020              MOV      20(R5),R2      ; GET TEST FPS
14144 071246 170102              LDFPS   R2                ; LOAD TEST FPS
14145                                     ;
14146 071250 171411              MODF   (R1),AC0         ; *TEST INSTRUCTION
14147 071252 170001 1#: SETF                ; WAIT FOR POSSIBLE FPA TRAP.
14148                                     ;
14149                                     ; INSTRUCTION DIDNT TRAP
14150 071254 032737 000001 002776      BIT     #1,#FLAG        ; VERIFY A NO TRAP CONDITION
14151 071262 001420              BEQ     2#              ; BRANCH IF GOOD
14152 071264 104003              ERROR   +3             ; FPP ERROR
14153                                     ; INSTRUCTION SHOULD HAVE TRAPPED
14154 071266 000167 000032              JMP     2#              ; REJOIN CODE
14155                                     ;
14156                                     ; INSTRUCTION TRAPPED
14157 071272 032737 000001 002776 50#: BIT     #1,#FLAG        ; SEE IF EXPECTING A TRAP
14158 071300 001003              BNE     51#            ; BRANCH IF EXPECTING A TRAP
14159 071302 104003              ERROR   +3             ; FPP ERROR
14160                                     ; INSTRUCTION WASNT SUPPOSE TO TRAP
14161 071304 000167 000014              JMP     2#              ; REJOIN CODE
14162 071310 012604 51#: MOV      (SP)+,R4        ; SEE IF PC = INSTRUCTION
14163 071312 005726              TST     (SP)+          ; CLEAN UP STACK
14164 071314 022704 071252              CMP     #1#,R4
14165 071320 001401              BEQ     2#              ; BRANCH IF GOOD COMPARE
14166 071322 104003              ERROR   +3             ; FPP ERROR
14167                                     ; PC WAS INCORRECT
14168                                     ;
14169                                     ; COMMON CODE FOR TRAP AND NO TRAP
14170 071324 170203 2#: STFPS   R3                ; SAVE FPS
14171 071326 012702 000200              MOV      #200,R2        ; SET FPP TO DOUBLE
14172 071332 170102              LDFPS   R2
14173 071334 012701 003102              MOV      #RECDST,R1     ; POINT TO RECEIVED DATA TABLE
14174                                     ; SAVE FRACTIONAL RESULT
14175 071340 174011              STD     ACO,(R1)        ; SAVE ACO RESULT
14176 071342 026503 000022              CMP     22(R5),R3      ; VERIFY STATUS
14177 071346 001401              BEQ     3#              ; BRANCH IF GOOD
14178 071350 104003              ERROR   +3             ; FPP ERROR
14179                                     ; BAD FPS
14180 071352 010504 3#: MOV      R5,R4                ; POINT TO EXPECTED DATA
14181 071354 062704 000010              ADD     #10,R4
14182 071360 004767 041270 4#: JSR     R7,DATVFR          ; VERIFY DATA
14183 071364 005767 111470              TST     COUNT

```

```

14184 071370 001401          BEQ      5#          ;BRANCH IF GOOD
14185 071372 104003          ERROR    +3          ;FPP ERROR
14186                                     ;BAD ACO
14187                                     ;SAVE INTEGER RESULT
14188 071374 174111          5#:   STD      AC1,(R1)          ;SAVE AC1 RESULT
14189 071376 010504          MOV      R5,R4          ;POINT TO EXPECTED
14190 071400 062704 000014    ADD      #14,R4
14191 071404 004767 041244    JSR     R7,DATVFR          ;VERIFY DATA
14192 071410 005767 111444    TST     COUNT
14193 071414 001401          BEQ      6#          ;BRANCH IF GOOD
14194 071416 104003          ERROR    +3          ;FPP ERROR
14195                                     ;BAD AC1
14196 071420 005737 002776    6#:   TST     B#FLAG          ;SEE IF NEED TO CHECK FEC
14197 071424 001002          BNE     7#          ;BRANCH IF NEED TO CHECK
14198 071426 000165 000024    JMP     24(R5)          ;RETURN FROM TEST
14199 071432 170301          7#:   STST    R1          ;SAVE FEC
14200 071434 016504 000024    MOV     24(R5),R4        ;GET FEC
14201 071440 020401          CMP     R4,R1          ;VERIFY FEC
14202 071442 001401          BEQ     8#          ;BRANCH IF GOOD
14203 071444 104003          ERROR    +3          ;FPP ERROR
14204                                     ;BAD FEC
14205 071446 000165 000026    8#:   JMP     26(R5)          ;RETURN FROM TEST
14206                                     ;MODGAR: .WORD -1,-1,-1,-1
14207 071452 177777 177777 177777 ;MODGAR: .WORD -1,-1,-1,-1 ;KNOWN DATA FOR AC1
14208 071460 177777
14209 071462
14210
14211
14212
14213
14214
14215
14216
14217
14218
14219 071462
14220
14221
14222
14223 071462 005037 002776          ;1/AC>FSRC=0
14224 071466 004767 001164          CLR     B#FLAG          ;NO INTERRUPT
14225 071472 012345 177777 177777    JSR     R7,MDDSUB        ;DO TEST
14226 071500 177777          .WORD   12345,-1,-1,-1 ;ACO
14227 071502 000100 000000 000000    .WORD   100,0,0,0       ;FSRC
14228 071510 000000          .WORD   0,0,0,0        ;FRACTIONAL RESULT
14229 071512 000000 000000 000000    .WORD   0,0,0,0        ;INTEGER RESULT
14230 071520 000000          .WORD   200            ;TEST FPS
14231 071522 000000 000000 000000    .WORD   204            ;RESULTANT FPS
14232 071530 000000
14233 071532 000200
14234 071534 000204
14235
14236 071536 005037 002776          ;2/AC=0<FSRC
14237 071542 004767 001110          CLR     B#FLAG          ;NO INTERRUPT
14238 071546 000000 000000 000000    JSR     R7,MDDSUB        ;DO TEST
14239 071554 000000          .WORD   0,0,0,0 ;ACO

```

14240	071556	001234	177777	000000	.WORD	1234,-1,0,0	;FSRC
14241	071564	000000					
14242	071566	000000	000000	000000	.WORD	0,0,0,0	;FRACTIONAL RESULT
14243	071574	000000					
14244	071576	000000	000000	000000	.WORD	0,0,0,0	;INTEGER RESULT
14245	071604	000000					
14246	071606	007717			.WORD	7717	; TEST FPS
14247	071610	007704			.WORD	7704	;RESULTANT FPS
14248							
14249	071612	005037	002776		;3/AC>FSRC>0		
14250	071616	004767	001034		CLR	B#FLAG	;NO INTERRUPT
14251	071622	056252	125252	125252	JSR	R7,MDDSUB	;DO TEST
14252	071630	125250			.WORD	56252,125252,125252,125250	;ACO
14253	071632	040300	000000	000000	.WORD	40300,0,0,0	;FSRC
14254	071640	000000					
14255	071642	000000	000000	000000	.WORD	0,0,0,0	;FRACTIONAL RESULT
14256	071650	000000					
14257	071652	056377	177777	177777	.WORD	56377,-1,-1,-4	;INTEGER RESULT
14258	071660	177774					
14259	071662	000213			.WORD	213	; TEST FPS
14260	071664	000204			.WORD	204	;RESULTANT FPS
14261							
14262	071666	005037	002776		;4/AC<0>FSRC		
14263	071672	004767	000760		CLR	B#FLAG	;NO INTERRUPT
14264	071676	140240	000000	000000	JSR	R7,MDDSUB	;DO TEST
14265	071704	000000			.WORD	140240,0,0,0	;ACO
14266	071706	063714	146314	133572	.WORD	63714,146314,133572,167737	;FSRC
14267	071714	167737					
14268	071716	000000	000000	000000	.WORD	0,0,0,0	;FRACTIONAL RESULT
14269	071724	000000					
14270	071726	163777	177777	162531	.WORD	163777,-1,162531,125726	;INTEGER RESULT
14271	071734	125726					
14272	071736	000210			.WORD	210	; TEST FPS
14273	071740	000204			.WORD	204	;RESULTANT FPS
14274							
14275	071742	005037	002776		;5/AC>FSRC>0		
14276	071746	004767	000704		CLR	B#FLAG	;NO INTERRUPT
14277	071752	056200	000000	000000	JSR	R7,MDDSUB	;DO TEST
14278	071760	000001			.WORD	56200,0,0,1	;ACO
14279	071762	040340	000000	000000	.WORD	40340,0,0,0	;FSRC
14280	071770	000000					
14281	071772	000000	000000	000000	.WORD	0,0,0,0	;FRACTIONAL RESULT
14282	072000	000000					
14283	072002	056340	000000	000000	.WORD	56340,0,0,1	;INTEGER RESULT
14284	072010	000001					
14285	072012	000213			.WORD	213	; TEST FPS
14286	072014	000204			.WORD	204	;RESULTANT FPS
14287							
14288	072016	005037	002776		;6/TRUNCATE		
14289	072022	004767	000630		CLR	B#FLAG	;NO INTERRUPT
14290	072026	056252	125252	125252	JSR	R7,MDDSUB	;DO TEST
14291	072034	125252			.WORD	56252,125252,125252,125252	;ACO
14292	072036	040300	000000	000000	.WORD	40300,0,0,0	;FSRC
14293	072044	000000					
14294	072046	000000	000000	000000	.WORD	0,0,0,0	;FRACTIONAL RESULT
14295	072054	000000					

```

14296 072056 056377 177777 177777 .WORD 56377,-1,-1,-1 ;INTEGER RESULT
14297 072064 177777
14298 072066 000253 .WORD 253 ;TEST FPS
14299 072070 000244 .WORD 244 ;RESULT FPS
14300 ;7/TRUNCATE FRACTION
14301 072072 005037 002776 CLR B#FLAG ;NO INTERRUPT
14302 072076 004767 000554 JSR R7,MODSUB ;DO TEST
14303 072102 023252 125252 125252 .WORD 23252,125252,125252,125252 ;ACO
14304 072110 125252
14305 072112 040300 000000 000000 .WORD 40300,0,0,0 ;FSRC
14306 072120 000000
14307 072122 023377 177777 177777 .WORD 23377,-1,-1,-1 ;FRACTIONAL RESULT
14308 072130 177777
14309 072132 000000 000000 000000 .WORD 0,0,0,0 ;INTEGER RESULT
14310 072140 000000
14311 072142 000253 .WORD 253 ;TEST FPS
14312 072144 000240 .WORD 240 ;RESULT FPS
14313 ;8/ROUND INTEGER
14314 072146 005037 002776 CLR B#FLAG ;NO INTERRUPT
14315 072152 004767 000500 JSR R7,MODSUB ;DO TEST
14316 072156 076600 000000 000000 .WORD 76600,0,0,125252 ;ACO
14317 072164 125252
14318 072166 040300 000000 000000 .WORD 40300,0,0,0 ;FSRC
14319 072174 000000
14320 072176 000000 000000 000000 .WORD 0,0,0,0 ;FRACTIONAL RESULT
14321 072204 000000
14322 072206 076700 000000 000000 .WORD 76700,0,0,-1 ;INTEGER RESULT
14323 072214 177777
14324 072216 000200 .WORD 200 ;TEST FPS
14325 072220 000204 .WORD 204 ;RESULT FPS
14326 ;9/ROUND THROUGH FRACTION
14327 072222 005037 002776 CLR B#FLAG ;NO INTERRUPT
14328 072226 004767 000424 JSR R7,MODSUB ;DO TEST
14329 072232 041525 052525 052525 .WORD 41525,052525,52525,52525 ;ACO
14330 072240 052525
14331 072242 040300 000000 000000 .WORD 40300,0,0,0 ;FSRC
14332 072250 000000
14333 072252 040177 177777 177777 .WORD 40177,-1,-1,177740 ;FRACTIONAL RESULT
14334 072260 177740
14335 072262 041636 000000 000000 .WORD 41636,0,0,0 ;INTEGER RESULT
14336 072270 000000
14337 072272 007700 .WORD 7700 ;TEST FPS
14338 072274 007700 .WORD 7700 ;RESULT FPS
14339 ;/OVERFLOW, TRAPS ENABLED
14340 072276 012737 000001 002776 MOV B1,B#FLAG ;INTERRUPT
14341 072304 004767 000346 JSR R7,MODSUB ;DO TEST
14342 072310 177777 177777 177777 .WORD -1,-1,-1,-1 ;ACO
14343 072316 177777
14344 072320 040400 000000 000000 .WORD 40400,0,0,0 ;FSRC
14345 072326 000000
14346 072330 000000 000000 000000 .WORD 0,0,0,0 ;FRACTIONAL RESULT
14347 072336 000000
14348 072340 100177 177777 177777 .WORD 100177,-1,-1,-1 ;INTEGER RESULT
14349 072346 177777
14350 072350 007700 .WORD 7700 ;TEST FPS
14351 072352 107706 .WORD 107706 ;RESULT FPS
    
```

Bf,

14352	072354	000010			.WORD 10	;FEC
14353					;/INTEGER CHOPPED TO 56 BITS	
14354	072356	005037	002776		CLR #FLAG	;NO INTERRUPT
14355	072362	004767	000270		JSR R7,MDDSUB	;DO TEST
14356	072366	056700	000000	000000	.WORD 56700,0,0,1	;ACO
14357	072374	177777				
14358	072376	044440	177777	177777	.WORD 44440,-1,1,1	;FSRC
14359	072404	177777				
14360	072406	000000	000000	000000	.WORD 0,0,0,0	;FRACTIONAL RESULT
14361	072414	000000				
14362	072416	063161	100000	000001	.WORD 63161,100000,1,40775	;INTEGER RESULT
14363	072424	040775				
14364	072426	000200			.WORD 200	;TEST FPS
14365	072430	000204			.WORD 204	;RESULT FPS
14366					;/OVERFLOW TRAPS DISABLED	
14367	072432	012737	000002	002776	MOV #2,#FLAG	;NO INTERRUPT
14368	072440	004767	000212		JSR R7,MDDSUB	;DO TEST
14369	072444	066600	000000	000000	.WORD 66600,0,0,0	;ACO
14370	072452	000000				
14371	072454	066600	000000	000000	.WORD 66600,0,0,0	;FSRC
14372	072462	000000				
14373	072464	000000	000000	000000	.WORD 0,0,0,0	;FRACTIONAL RESULT
14374	072472	000000				
14375	072474	015200	000000	000000	.WORD 15200,0,0,0	;INTEGER RESULT
14376	072502	000000				
14377	072504	047700			.WORD 47700	;TEST FPS
14378	072506	147706			.WORD 147706	;RESULT FPS
14379	072510	000010			.WORD 10	;FEC
14380					;/UNDERFLOW TRAPS DISABLED	
14381	072512	012737	000002	002776	MOV #2,#FLAG	;NO INTERRUPT
14382	072520	004767	000132		JSR R7,MDDSUB	;DO TEST
14383	072524	100277	000001	000002	.WORD 100277,1,2,-1	;ACO
14384	072532	177777				
14385	072534	100300	000001	000001	.WORD 100300,1,1,1	;FSRC
14386	072542	000001				
14387	072544	000000	000000	000000	.WORD 0,0,0,0	;FRACTIONAL RESULT
14388	072552	000000				
14389	072554	000000	000000	000000	.WORD 0,0,0,0	;INTEGER RESULT
14390	072562	000000				
14391	072564	005200			.WORD 5200	;TEST FPS
14392	072566	005204			.WORD 5204	;RESULT FPS
14393	072570	000010			.WORD 10	;FEC
14394					;/UNDERFLOW TRAPS ENABLED, UV AS RESULT	
14395	072572	012737	000001	002776	MOV #1,#FLAG	;INTERRUPT
14396	072600	004767	000052		JSR R7,MDDSUB	;DO TEST
14397	072604	100277	000001	000002	.WORD 100277,1,2,-1	;ACO
14398	072612	177777				
14399	072614	100300	000001	000001	.WORD 100300,1,1,1	;FSRC
14400	072622	000001				
14401	072624	040417	040001	077403	.WORD 40417,40001,77403,0	;FRACTIONAL RESULT
14402	072632	000000				
14403	072634	000000	000000	000000	.WORD 0,0,0,0	;INTEGER RESULT
14404	072642	000000				
14405	072644	002200			.WORD 2200	;TEST FPS
14406	072646	102200			.WORD 102200	;RESULT FPS
14407	072650	000012			.WORD 12	;FEC

```

14408
14409
14410 072652 000167 000244          JMP      MOP15          ;JUMP OVER SUBROUTINE
14411 ;XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
14412 ;XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
14413
14414 ;
14415 ;          ACO
14416 ;          FSRC
14417 ;          FRACTIONAL RESULT
14418 ;          INTEGER RESULT
14419 ;          FPS BEFORE EXECUTION
14420 ;          FPS AFTER EXECUTION
14421 ;          (FEC)
14422 ;XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
14423 ;XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
14424
14425 072656 012605          MODSUB: MOV      (SP),R5          ; RETURN ADDRESS TO USE AS POINTER
14426 072660 012737 072742 000244    MOV      #50,#FPVEC      ;REDIRECT TRAP VECTOR
14427 072666 012702 000200          MOV      #200,R2         ;SET TO DOUBLE MODE FOR LOAD
14428 072672 170102          LDFPS   R2              ;LOAD FPS
14429 072674 172415          LDD     (R5),ACO        ;LOAD ACO WITH TEST DATA
14430 072676 012701 071452          MOV      #MODGAR,R1     ;LOAD KNOWN INTO AC1
14431 072702 172511          LDD     (R1),AC1       ;
14432 072704 010501          MOV      R5,R1         ;POINT TO FSRC DATA
14433 072706 062701 000010          ADD     #10,R1
14434 072712 016502 000040          MOV      40(R5),R2     ;GET TEST FPS
14435 072716 170102          LDFPS   R2              ;LOAD TEST FPS
14436
14437 072720 171411          ;          MODD      (R1),ACO          ;*TEST INSTRUCTION
14438 072722 170011          10:      SETD
14439 ;          ;WAIT FOR POSSIBLE FPA TRAP.
14440 ;
14441 072724 032737 000001 002776    ;INSTRUCTION DIDNT TRAP
14442 072732 001420          BIT     #1,#FLAG      ;VERIFY A NO TRAP CONDITION
14443 072734 104003          BEQ     20            ;BRANCH IF GOOD
14444 ;          ;FPP ERROR
14445 072736 000167 000032          ERROR  +3            ;INSTRUCTION SHOULD HAVE TRAPPED
14446 ;          ;REJOIN CODE
14447 ;
14448 072742 032737 000001 002776    ;INSTRUCTION TRAPPED
14449 072750 001003          50:      BIT     #1,#FLAG      ;SEE IF EXPECTING A TRAP
14450 072752 104003          BNE     510           ;BRANCH IF EXPECTING A TRAP
14451 ;          ;FPP ERROR
14452 072754 000167 000014          ;INSTRUCTION WASNT SUPPOSE TO TRAP
14453 072760 012604          JMP     20            ;REJOIN CODE
14454 072762 005726          510:     MOV      (SP),R4     ;SEE IF PC = INSTRUCTION
14455 072764 022704 072722          TST     (SP)         ;CLEAN UP STACK
14456 072770 001401          CMP     #10,R4
14457 072772 104003          BEQ     20            ;BRANCH IF GOOD COMPARE
14458 ;          ;FPP ERROR
14459 ;          ;PC WAS INCORRECT
14460 ;
14461 072774 170203          ;COMMON CODE FOR TRAP AND NO TRAP
14462 072776 012702 000200          20:      STFPS   R3          ;SAVE FPS
14463 073002 170102          MOV     #200,R2       ;SET FPP TO DOUBLE
          LDFPS   R2

```


D5

```

14464 073004 012701 003102          MOV    #RECDST,R1          ;POINT TO RECEIVED DATA TABLE
14465                                ;SAVE FRACTIONAL RESULT
14466 073010 174011                    STD    ACO,(R1)          ;SAVE ACO RESULT
14467 073012 026503 000042          CMP    42(R5),R3        ;VERIFY STATUS
14468 073016 001401                    BEQ    3:                ;BRANCH IF GOOD
14469 073020 104003                    ERROR  +3                ;FPP ERROR
14470                                ;BAD FPS
14471 073022 010504          3:    MOV    R5,R4          ;POINT TO EXPECTED DATA
14472 073024 062704 000020          ADD    #20,R4
14473 073030 004767 037636          4:    JSR    R7,DATVER          ;VERIFY DATA
14474 073034 005767 110020          TST    COUNT
14475 073040 001401                    BEQ    5:                ;BRANCH IF GOOD
14476 073042 104003                    ERROR  +3                ;FPP ERROR
14477                                ;BAD ACO
14478                                ;SAVE INTEGER RESULT
14479 073044 174111          5:    STD    AC1,(R1)        ;SAVE AC1 RESULT
14480 073046 010504          MOV    R5,R4          ;POINT TO EXPECTED
14481 073050 062704 000030          ADD    #30,R4
14482 073054 004767 037612          JSR    R7,DATVER          ;VERIFY DATA
14483 073060 005767 107774          TST    COUNT
14484 073064 001401                    BEQ    6:                ;BRANCH IF GOOD
14485 073066 104003                    ERROR  +3                ;FPP ERROR
14486                                ;BAD AC1
14487 073070 005737 002776          6:    TST    #FLAG
14488 073074 001002          BNE    7:                ;SEE IF NEED TO CHECK FEC
14489 073076 000165 000044          JMP    44(R5)            ;BRANCH IF NEED TO CHECK
14490 073102 170301          7:    STST   R1            ;RETURN FROM TEST
14491 073104 016504 000044          MOV    44(R5),R4        ;SAVE FEC
14492 073110 020401          CMP    R4,R1            ;GET FEC
14493 073112 001401                    BEQ    8:                ;VERIFY FEC
14494 073114 104003                    ERROR  +3                ;BRANCH IF GOOD
14495                                ;FPP ERROR
14496 073116 000165 000046          8:    JMP    46(R5)        ;BAD FEC
14497                                ;RETURN FROM TEST
14498 073122          ;
14499          ;
14500          ;
14501          ;
14502          ;-----
14503          ;TEST STCFD
14504          ;
14505          ;
14506          ;
14507 073122          MSFD:
14508          ;
14509          ;
14510          ;1/AC=0
14511 073122 004767 000170          JSR    R7,SFDSUB          ;DO TEST
14512 073126 000177 000000 000000  .WORD  0177,0,0,1        ;ACO
14513 073134 000001                    .WORD  0,0,0,0          ;RESULT
14514 073136 000000 000000 000000  .WORD  0,0,0,0
14515 073144 000000                    .WORD  47557
14516 073146 047557                    .WORD  47544
14517 073150 047544          ;2/AC>0, TRUNCATE
14518          ;
14519 073152 004767 000140          JSR    R7,SFDSUB          ;DO TEST
    
```

```

14520 073156 077577 177777 177777 .WORD 77577, 1, -1, 1 ;ACO
14521 073164 177777
14522 073166 077577 177777 000000 .WORD 77577, -1, 0, 0 ;RESULT
14523 073174 000000
14524 073176 007540 .WORD 7540 ; TEST FPS
14525 073200 007540 .WORD 7540 ;RESULT FPS
14526 ;3/AC<0, ROUND
14527 073202 004767 000110 JSR R7, SFDSUB ;DO TEST
14528 073206 100377 177777 100000 .WORD 100377, -1, 100000, 0 ;ACO
14529 073214 000000
14530 073216 100377 177777 000000 .WORD 100377, -1, 0, 0 ;RESULT
14531 073224 000000
14532 073226 007517 .WORD 7517 ; TEST FPS
14533 073230 007510 .WORD 7510 ;RESULT FPS
14534 ;4/AC=-0
14535 073232 004767 000060 JSR R7, SFDSUB ;DO TEST
14536 073236 100000 000000 000000 .WORD 100000, 0, 0, 0 ;ACO
14537 073244 000000
14538 073246 000000 000000 000000 .WORD 0, 0, 0, 0 ;RESULT
14539 073254 000000
14540 073256 007757 .WORD 7757 ; TEST FPS
14541 073260 007744 .WORD 7744 ;RESULT FPS
14542 ;5/AC<0
14543 073262 004767 000030 JSR R7, SFDSUB ;DO TEST
14544 073266 125252 125252 125252 .WORD 125252, 125252, 125252, 125252 ;ACO
14545 073274 125252
14546 073276 125252 125252 000000 .WORD 125252, 125252, 0, 0 ;RESULT
14547 073304 000000
14548 073306 000000 .WORD 0 ; TEST FPS
14549 073310 000010 .WORD 10 ;RESULT FPS
14550 ;
14551 ;
14552 073312 000167 000104 JMP HOP16 ;GET OVER SUBROUTINE
14553 ;XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
14554 ;XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
14555 ;STCFD
14556 ;
14557 ; ACO
14558 ; RESULT
14559 ; FPS BEFORE EXECUTION
14560 ; FPS AFTER EXECUTION
14561 ;
14562 ; THERE CAN BE NO TRAPS WITH THE STCFD INSTRUCTION
14563 ;XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
14564 ;XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
14565 073316 012605 SFDSUB: MOV (SP), R5 ; RETURN ADDRESS TO USE AS POINTER
14566 073320 012737 073414 000244 MOV #500, @FPVEC ;REDIRECT TRAP VECTOR
14567 073326 012702 000200 MOV #200, R2 ;SET TO DOUBLE MODE FOR LOAD
14568 073332 170102 LDFPS R2 ;LOAD FPS
14569 073334 172415 LDD (R5), ACO ;LOAD ACO WITH TEST DATA
14570 073336 012701 003102 MOV @RECDST, R1 ;POINT TO RESULT AREA
14571 073342 016502 000020 MOV 20(R5), R2 ;GET TEST FPS
14572 073346 170102 LDFPS R2 ;LOAD TEST FPS
14573 ;
14574 073350 176011 400: STCFD ACO, (R1) ;*TEST INSTRUCTION
14575 ;

```

```

14576      ;INSTRUCTION DIDNT TRAP
14577      ;VERIFY STATUS
14578 073352 170203      2#: STFPS R3          ;SAVE FPS
14579 073354 016502 000022      MOV 22(R5),R2      ;GET EXPECTED STATUS
14580 073360 020203      CMP R2,R3          ;VERIFY STATUS
14581 073362 001401      BEQ 3#            ;BRANCH IF GOOD
14582 073364 104003      ERROR +3          ;FPP ERROR
14583                                     ;BAD FPS
14584 073366 010504      3#: MOV R5,R4          ;POINT TO EXPECTED DATA
14585 073370 062704 000010      ADD #10,R4
14586 073374 004767 037272      4#: JSR R7,DATVER      ;VERIFY DATA
14587 073400 005767 107454      TST COUNT
14588 073404 001401      BEQ 5#            ;BRANCH IF GOOD
14589 073406 104003      ERROR +3          ;FPP ERROR
14590                                     ;BAD ACO
14591 073410 000165 000024      5#: JMP 24(R5)      ;RETURN FROM TEST
14592      ;INSTRUCTION TRAPPED
14593 073414 104003      50#: ERROR +3      ;FPP ERROR
14594                                     ;INSTRUCTION WASNT SUPPOSE TO TRAP
14595 073416 000165 000024      JMP 24(R5)        ;RETURN FROM TEST
14596
14597 073422      ;
14598      ;
14599      ;
14600      ;
14601      ;
14602      ;-----
14603      ;TEST STCDF
14604      ;
14605      ;
14606      ;
14607 073422      MSDF:
14608      ;
14609      ;
14610      ;1/AC=0
14611 073422 005037 002776      CLR B#FLAG          ;NO INTERRUPT
14612 073426 004767 000220      JSR R7,SDFSUB      ;DO TEST
14613 073432 000177 000000 000000      .WORD 177,0,0,0    ;ACO
14614 073440 000000      .WORD 0,0          ;RESULT
14615 073442 000000 000000      .WORD 200          ;TEST FPS
14616 073446 000200      .WORD 204          ;RESULT FPS
14617 073450 000204
14618      ;2/AC=-0
14619 073452 005037 002776      CLR B#FLAG          ;NO INTERRUPT
14620 073456 004767 000170      JSR R7,SDFSUB      ;DO TEST
14621 073462 100000 000300 000200      .WORD 100000,300,200,100 ;ACO
14622 073470 000100
14623 073472 000000 000000      .WORD 0,0          ;RESULT
14624 073476 007777      .WORD 777          ;TEST FPS
14625 073500 007744      .WORD 774          ;RESULT FPS
14626      ;3/AC>0, TRUNCATE
14627 073502 005037 002776      CLR B#FLAG          ;NO INTERRUPT
14628 073506 004767 000140      JSR R7,SDFSUB      ;DO TEST
14629 073512 055555 055555 177777      .WORD 55555,55555,-1,-1 ;ACO
14630 073520 177777
14631 073522 055555 055555      .WORD 55555,55555 ;RESULT

```

```

14632 073526 000240          .WORD 240          ; TEST FPS
14633 073530 000240          .WORD 240          ; RESULT FPS
14634                                ;4/AC<0, ROUND TO UNDEFINED VARIABLE
14635 073532 012737 000001 002776  MOV #1, @FLAG          ; INTERRUPT
14636 073540 004767 000106          JSR R7, SDFSUB        ; DO TEST
14637 073544 077777 177777 100000  .WORD 77777, -1, 100000, 0 ; ACO
14638 073552 000000
14639 073554 000000 000000          .WORD 0, 0          ; RESULT
14640 073560 001200          .WORD 1200          ; TEST FPS
14641 073562 101206          .WORD 101206        ; RESULT FPS
14642                                ;5/AC<0, ROUND
14643 073564 005037 002776  CLR @FLAG          ; NO INTERRUPT
14644 073570 004767 000056          JSR R7, SDFSUB        ; DO TEST
14645 073574 125252 125252 125252  .WORD 125252, 125252, 125252, 125252 ; ACO
14646 073602 125252
14647 073604 125252 125253          .WORD 125252, 125253 ; RESULT
14648 073610 007700          .WORD 7700          ; TEST FPS
14649 073612 007710          .WORD 7710          ; RESULT FPS
14650                                ;6/ROUND TO UV, TRAPS DISABLED
14651 073614 012737 000002 002776  MOV #2, @FLAG          ; INTERRUPT
14652 073622 004767 000024          JSR R7, SDFSUB        ; DO TEST
14653 073626 077777 177777 177777  .WORD 77777, -1, -1, 0 ; ACO
14654 073634 000000
14655 073636 000000 000000          .WORD 0, 0          ; RESULT
14656 073642 006700          .WORD 6700          ; TEST FPS
14657 073644 006706          .WORD 6706          ; RESULT FPS
14658
14659                                ;
14660 073646 000167 000202          JMP HOP17            ; GET OVER SUBROUTINE
14661
14662                                ;
14663                                ; *X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X
14664                                ; *X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X
14665                                ; STCDF
14666                                ;
14667                                ; ACO
14668                                ; RESULT
14669                                ; FPS BEFORE EXECUTION
14670                                ; FPS AFTER EXECUTION
14671                                ;
14672                                ; A TRAP CAN ONLY OCCUR IF ROUNDING CAUSES OVERFLOW
14673                                ; *X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X
14674                                ; *X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X*X
14675 073652 012605          SDFSUB: MOV (SP)+, R5          ; RETURN ADDRESS TO USE AS POINTER
14676 073654 012737 073730 000244  MOV #504, @FPVEC      ; REDIRECT TRAP VECTOR
14677 073662 012702 000200          MOV #200, R2          ; SET TO DOUBLE MODE FOR LOAD
14678 073666 170102          LDFPS R2              ; LOAD FPS
14679 073670 172415          LDD (R5), ACO         ; LOAD ACO WITH TEST DATA
14680 073672 012701 003102          MOV @RECDST, R1       ; POINT TO RESULT AREA
14681 073676 016502 000014          MOV 14(R5), R2        ; GET TEST FPS
14682 073702 170102          LDFPS R2              ; LOAD TEST FPS
14683                                ;
14684 073704 176011          404: STCDF ACO, (R1)   ; *TEST INSTRUCTION
14685 073706 170327          18: STST (PC)+        ; WAIT FOR POSSIBLE FPA TRAP.
14686 073710 000000          .WORD 0              ; STORE STATUS HERE.
14687

```

```

14688 ;INSTRUCTION DIDNT TRAP
14689 073712 032737 000001 002776 BIT #1,0#FLAG ;VERIFY A NO TRAP CONDITION
14690 073720 001420 BEQ 2# ;BRANCH IF GOOD
14691 073722 104003 ERROR +3 ;FPP ERROR
14692 ;INSTRUCTION SHOULD HAVE TRAPPED
14693 073724 000167 000032 JMP 2# ;REJOIN CODE
14694
14695 ;INSTRUCTION TRAPPED
14696 073730 032737 000001 002776 50#: BIT #1,0#FLAG ;SEE IF EXPECTING A TRAP
14697 073736 001003 BNE 51# ;BRANCH IF EXPECTING A TRAP
14698 073740 104003 ERROR +3 ;FPP ERROR
14699 ;INSTRUCTION WASNT SUPPOSE TO TRAP
14700 073742 000167 000014 JMP 2# ;REJOIN CODE
14701 073746 012604 51#: MOV (SP)+,R4 ;SEE IF PC = INSTRUCTION
14702 073750 005726 TST (SP)+ ;CLEAN UP STACK
14703 073752 022704 073706 CMP #1#,R4 ;
14704 073756 001401 BEQ 2# ;BRANCH IF GOOD COMPARE
14705 073760 104003 ERROR +3 ;FPP ERROR
14706 ;PC WAS INCORRECT
14707
14708 ;COMMON CODE FOR TRAP AND NO TRAP
14709 ;VERIFY STATUS
14710 073762 170203 2#: STFPS R3 ;SAVE FPS
14711 073764 016502 000016 MOV 16(R5),R2 ;GET EXPECTED STATUS
14712 073770 020203 CMP R2,R3 ;VERIFY STATUS
14713 073772 001401 BEQ 3# ;BRANCH IF GOOD
14714 073774 104003 ERROR +3 ;FPP ERROR
14715 ;BAD FPS
14716 073776 010504 3#: MOV R5,R4 ;POINT TO EXPECTED DATA
14717 074000 062704 000010 ADD #10,R4
14718 074004 004767 036644 4#: JSR R7,DATVFR ;VERIFY DATA
14719 074010 005767 107044 TST COUNT
14720 074014 001401 BEQ 5# ;BRANCH IF GOOD
14721 074016 104003 ERROR +3 ;FPP ERROR
14722 ;BAD ACO
14723 074020 005737 002776 5#: TST 0#FLAG ;SEE IF NEED TO CHECK FEC
14724 074024 001002 BNE 7# ;BRANCH IF NEED TO CHECK
14725 074026 000165 000020 JMP 20(R5) ;RETURN FROM TEST
14726 ;VERIFY FEC
14727 074032 012704 003062 7#: MOV #RECFEC,R4 ;POINT TO FEC AREA
14728 074036 170314 STST (R4) ;SAVE FEC
14729 074040 021427 000010 CMP (R4),#10 ;VERIFY FEC FOR OVERFLOW
14730 074044 001401 BEQ 8# ;BRANCH IF GOOD
14731 074046 104003 ERROR +3 ;FPP ERROR
14732 ;BAD FEC
14733 074050 000165 000020 8#: JMP 20(R5) ;RETURN FROM TEST
14734
14735 074054 ;MOP17:
14736 ;
14737 ;
14738 ;-----
14739 ;TEST STCFD - USING ILLEGAL ACCUMULATOR
14740 ;
14741 ;
14742 ;
14743 ;

```

```

14744 074054 MSFDI:
14745
14746
14747 074054 012701 040000      MOV      #40000,R1      ;DISABLE INTERRUPTS
14748 074060 170101      LDFPS   R1              ;
14749 074062 176006      STCFD   ACO,AC6        ;*TEST ILLEGAL INSTRUCTION
14750 074064 170202      STFPS   R2              ;SAVE STATUS
14751 074066 170303      STST    R3              ;SAVE FEC
14752 074070 022702 140000      CMP      #140000,R2    ;VERIFY FER SET
14753 074074 001401      BEQ     1#              ;BRANCH IF ERROR RECEIVED
14754 074076 104003      ERROR   +3              ;FPP ERROR
14755
14756 074100 022703 000002 1#:    CMP      #2,R3          ;FER BIT NOT SET ON ILLEGAL INST.
14757 074104 001401      BEQ     2#              ;VERIFY FEC = FLOATING OPCDOE ERROR
14758 074106 104003      ERROR   +3              ;BRANCH IF GOOD
14759
14760 074110 2#:
14761
14762
14763
14764
14765
14766 -----
14767 ;TEST CLRD
14768
14769
14770
14771 074110 MCLRD:
14772
14773
14774 074110 012701 003724      MOV      #TAB47,R1     ;POINT TO DATA
14775 074114 012704 000200      MOV      #200,R4      ;SET FPP STATUS TO DOUBLE
14776 074120 170104      LDFPS   R4
14777 074122 172411      LDD     (R1),ACO      ;
14778 074124 012701 003102      MOV      #RECDST,R1   ;POINT TO DATA BUFFER
14779 074130 174011      STD     ACO,(R1)      ;STORE GARBAGE
14780 074132 170411      CLRD    (R1)          ;CLEAR DATA BUFFER
14781 074134 012704 003254      MOV      #TAB6,R4     ;VERIFY BUFFER =0
14782 074140 004767 036526      JSR     R7,DATVER     ;
14783 074144 005767 106710      TST     COUNT        ;
14784 074150 001401      BEQ     1#              ;BRANCH I RECDST = 0
14785 074152 104003      ERROR   +3              ;FPP ERROR
14786
14787 074154 170202 1#:    STFPS   R2              ;RECDST NOT CLEARED
14788 074156 020227 000204      CMP      R2,#204      ;SAVE STATUS
14789 074162 001401      BEQ     2#              ;VERIFY STATUS
14790 074164 104003      ERROR   +3              ;BRANCH IF GOOD
14791
14792 074166 2#:
14793
14794
14795
14796
14797 -----
14798 ;TEST CLRD, ILLEGAL ACCUMULATOR
14799

```

```

14800
14801
14802
14803 074166 MCLRI:
14804
14805
14806 074166 012704 040200 MOV #040200,R4 ;DISABLE INTERRUPTS
14807 074172 170104 LDFPS R4 ;LOAD STATUS
14808 074174 170406 CLRD R6 ;*TEST INSTRUCTION WITH ILLEGAL ACC
14809 074176 170203 STFPS R3 ;SAVE STATUS
14810 074200 170305 STST R5 ;SAVE FEC
14811 074202 022703 140200 CMP #140200,R3 ;VERIFY ERROR
14812 074206 001401 BEQ 1# ;BRANCH IF FER SET
14813 074210 104003 ERROR +3 ;FPP ERROR
14814
14815 074212 022705 000002 1# : CMP #2,R5 ;ERROR IN FPS
14816 074216 001401 BEQ 2# ;VERIFY FEC =2 OPCODE ERROR
14817 074220 104003 ERROR +3 ;BRANCH IF GOOD
14818
14819 074222 2# : ;FPP ERROR
14820
14821
14822
14823
14824
14825 ;-----
14826 ;TEST LDFPS, STFPS MODE 1
14827
14828
14829
14830 074222 MLS1:
14831
14832
14833 074222 012704 003122 MOV #TSTLOC,R4 ;POINT R4 TO RAM
14834 074226 012714 147757 MOV #147757,(R4) ;SETUP EXPECTED STATUS
14835 074232 012701 003072 MOV #RECST,R1 ;SET BUFFER FOR RECEIVED STATUS
14836 074236 012737 074306 000244 MOV #10#,R0FPVEC ;SETUP TRAP VECTOR
14837 074244 170114 LDFPS (R4) ;*TEST INSTRUCTION
14838 074246 170211 STFPS (R1) ;*TEST INSTRUCTION
14839 074250 020427 003122 CMP R4,#TSTLOC ;VERIFY R4
14840 074254 001401 BEQ 1# ;BRANCH IF GOOD
14841 074256 104003 ERROR +3 ;FPP ERROR
14842
14843 074260 020127 003072 1# : CMP R1,#RECST ;VERIFY R1
14844 074264 001401 BEQ 2# ;BRANCH IF GOOD
14845 074266 104003 ERROR +3 ;FPP ERROR
14846
14847 074270 023727 003072 147757 2# : CMP #RECST,#147757 ;BAD R1
14848 074276 001406 BEQ 3# ;VERIFY STATUS
14849 074300 104003 ERROR +3 ;BRANCH F GOOD
14850
14851 074302 000167 000006 JMP 3# ;FPP ERROR
14852 ;UNEXPECTED TRAP ;BAD STATUS\
14853 074306 012600 10# : MOV (SP)+,R0 ;GET OVER TRAP
14854 074310 012605 MOV (SP)+,R5 ;SAVE PC
14855 074312 104003 ERROR +3 ;SAVE PS
;FPP ERROR

```

```

14856                                     ;UNEXPECTED TRAP
14857 074314 30:
14858
14859
14860
14861
14862
14863 -----
14864 ;TEST LDFPS, STFPS MODE 2
14865
14866
14867
14868 074314 MLS2:
14869
14870
14871 074314 012704 003122      ; MOV      #TSTLOC,R4          ;POINT R4 TO RAM
14872 074320 012714 145557      ; MOV      #145557,(R4)       ;SETUP EXPECTED STATUS
14873 074324 012701 003072      ; MOV      #RECST,R1         ;SET BUFFER FOR RECEIVED STATUS
14874 074330 012737 074400 000244 ; MOV      #100,B#FPVEC      ;SETUP TRAP VECTOR
14875 074336 170124              ; LDFPS    (R4)+             ;*TEST INSTRUCTION
14876 074340 170221              ; STFPS    (R1)+             ;*TEST INSTRUCTION
14877 074342 020427 003124      ; CMP      R4,#TSTLOC+2      ;VERIFY R4
14878 074346 001401              ; BEQ     100                 ;BRANCH IF GOOD
14879 074350 104003              ; ERROR   +3                 ;FPP ERROR
14880
14881 074352 020127 003074      10:  ; CMP      R1,#RECST+2       ;VERIFY R1
14882 074356 001401              ; BEQ     200                 ;BRANCH IF GOOD
14883 074360 104003              ; ERROR   +3                 ;FPP ERROR
14884
14885 074362 023727 003072 145557 20: ; CMP      #RECST,#145557    ;VERIFY STATUS
14886 074370 001406              ; BEQ     300                 ;BRANCH F GOOD
14887 074372 104003              ; ERROR   +3                 ;FPP ERROR
14888
14889 074374 000167 000006      ; JMP     300                 ;BAD STATUS\
14890                                     ;UNEXPECTED TRAP          ;GET OVER TRAP
14891 074400 012600      100:  ; MOV      (SP)+,R0          ;SAVE PC
14892 074402 012605      ; MOV      (SP)+,R5          ;SAVE PS
14893 074404 104003      ; ERROR   +3                 ;FPP ERROR
14894
14895 074406 30:
14896
14897
14898
14899
14900 -----
14901 ;TEST LDFPS, STFPS MODE 3
14902
14903
14904
14905
14906 074406 MLS3:
14907
14908
14909 074406 012704 003122      ; MOV      #TSTLOC,R4          ;POINT R4 TO RAM
14910 074412 012737 003126 003122 ; MOV      #TSTLOC+4,B#TSTLOC ;TSTLOC= DEFERRED ADDRESS
14911 074420 012737 147501 003126 ; MOV      #147501,B#TSTLOC+4 ;SETUP EXPECTED STATUS

```



```

14912 074426 012701 003132          MOV    #TSTLOC+10,R1          ;R1 POINTS TO TSTLOC+10
14913 074432 012737 003072 003132  MOV    #RECST,#TSTLOC+10    ;SET DEFERRED BUFFER FOR RECEIVED STATUS
14914 074440 012737 074510 000244  MOV    #10#,#FPVEC         ;SETUP TRAP VECTOR
14915 074446 170134          LDFPS  #R4)                ;*TEST INSTRUCTION
14916 074450 170231          STFPS  #R1)                ;*TEST INSTRUCTION
14917 074452 020427 003124          CMP    R4,#TSTLOC+2        ;VERIFY R4
14918 074456 001401          BEQ    1#                  ;BRANCH IF GOOD
14919 074460 104003          ERROR  +3                  ;FPP ERROR
14920
14921 074462 020127 003134          1# :  CMP    R1,#TSTLOC+12    ;VERIFY R1
14922 074466 001401          BEQ    2#                  ;BRANCH IF GOOD
14923 074470 104003          ERROR  +3                  ;FPP ERROR
14924
14925 074472 023727 003072 147501 2# :  CMP    #RECST,#147501      ;VERIFY STATUS
14926 074500 001406          BEQ    3#                  ;BRANCH F GOOD
14927 074502 104003          ERROR  +3                  ;FPP ERROR
14928
14929 074504 000167 000006          JMP    3#                  ;BAD STATUS\
14930
14931 074510 012600          ;UNEXPECTED TRAP          ;GET OVER TRAP
14932 074512 012605          10# : MOV    (SP)+,R0          ;SAVE PC
14933 074514 104003          MOV    (SP)+,R5          ;SAVE PS
14934
14935 074516          3# :                      ;FPP ERROR
14936
14937
14938
14939
14940
14941
14942
14943
14944
14945
14946 074516          ;-----
14947
14948
14949 074516 012704 003124          ;TEST LDFPS, STFPS MODE 4
14950 074522 012737 147757 003122  ;
14951 074530 012701 003074          ;
14952 074534 012737 074604 000244  ;
14953 074542 170144          ;
14954 074544 170241          ;
14955 074546 020427 003122          ;
14956 074552 001401          ;
14957 074554 104003          ;
14958
14959 074556 020127 003072          ;
14960 074562 001401          ;
14961 074564 104003          ;
14962
14963 074566 023727 003072 147757 2# :  MOV    #TSTLOC+2,R4        ;POINT R4 TO RAM
14964 074574 001406          MOV    #147757,#TSTLOC    ;TSTLOC= STATUS ADDRESS
14965 074576 104003          MOV    #RECST+2,R1        ;SET BUFFER FOR RECEIVED STATUS
14966
14967 074600 000167 000006          MOV    #10#,#FPVEC         ;SETUP TRAP VECTOR
14967 074600 000167 000006          LDFPS  -(R4)              ;*TEST INSTRUCTION
14967 074600 000167 000006          STFPS  -(R1)              ;*TEST INSTRUCTION
14967 074600 000167 000006          CMP    R4,#TSTLOC        ;VERIFY R4
14967 074600 000167 000006          BEQ    1#                  ;BRANCH IF GOOD
14967 074600 000167 000006          ERROR  +3                  ;FPP ERROR
14967 074600 000167 000006          1# :  CMP    R1,#RECST          ;VERIFY R1
14967 074600 000167 000006          BEQ    2#                  ;BRANCH IF GOOD
14967 074600 000167 000006          ERROR  +3                  ;FPP ERROR
14967 074600 000167 000006          2# :  CMP    #RECST,#147757      ;VERIFY STATUS
14967 074600 000167 000006          BEQ    3#                  ;BRANCH F GOOD
14967 074600 000167 000006          ERROR  +3                  ;FPP ERROR
14967 074600 000167 000006          JMP    3#                  ;BAD STATUS\
14967 074600 000167 000006          ;GET OVER TRAP

```

```

14968 ;UNEXPECTED TRAP
14969 074604 012600 10: MOV (SP)+,R0 ;SAVE PC
14970 074606 012605 MOV (SP)+,R5 ;SAVE PS
14971 074610 104003 ERROR +3 ;FPP ERROR
14972 ;UNEXPECTED TRAP
14973 074612 3:
14974
14975
14976
14977
14978
14979 ;-----
14980 ;TEST LDFPS, STFPS MODE 5
14981
14982
14983
14984 074612 ML55:
14985
14986
14987 074612 012704 003124 MOV #TSTLOC+2,R4 ;POINT R4 TO RAM
14988 074616 012737 003126 003122 MOV #TSTLOC+4,#TSTLOC ;TSTLOC= DEFERRED ADDRESS
14989 074624 012737 147501 003126 MOV #147501,#TSTLOC+4 ;SETUP EXPECTED STATUS
14990 074632 012701 003134 MOV #TSTLOC+12,R1 ;R1 POINTS TO 412
14991 074636 012737 003072 003132 MOV #RECST,#TSTLOC+10 ;SET DEFERRED BUFFER FOR RECEIVED STATUS
14992 074644 012737 074714 000244 MOV #10,#FPVEC ;SETUP TRAP VECTOR
14993 074652 170154 LDFPS #-(R4) ;*TEST INSTRUCTION
14994 074654 170251 STFPS #-(R1) ;*TEST INSTRUCTION
14995 074656 020427 003122 CMP R4,#TSTLOC ;VERIFY R4
14996 074662 001401 BEQ 11 ;BRANCH IF GOOD
14997 074664 104003 ERROR +3 ;FPP ERROR
14998
14999 074666 020127 003132 11: CMP R1,#TSTLOC+10 ;VERIFY R1
15000 074672 001401 BEQ 21 ;BRANCH IF GOOD
15001 074674 104003 ERROR +3 ;FPP ERROR
15002 ;BAD R1
15003 074676 023727 003072 147501 21: CMP #RECST,#147501 ;VERIFY STATUS
15004 074704 001406 BEQ 31 ;BRANCH F GOOD
15005 074706 104003 ERROR +3 ;FPP ERROR
15006 ;BAD STATUS\
15007 074710 000167 000006 JMP 31 ;GET OVER TRAP
15008 ;UNEXPECTED TRAP
15009 074714 012600 10: MOV (SP)+,R0 ;SAVE PC
15010 074716 012605 MOV (SP)+,R5 ;SAVE PS
15011 074720 104003 ERROR +3 ;FPP ERROR
15012 ;UNEXPECTED TRAP
15013 074722 3:
15014
15015
15016
15017
15018
15019 ;-----
15020 ;TEST LDFPS, STFPS MODE 6
15021
15022
15023

```

```

15024 074722      MLS6:
15025
15026
15027 074722 012704 003122      ;      MOV      #TSTLOC,R4      ;POINT R4 TO RAM
15028 074726 012737 140001 003126      MOV      #140001,#TSTLOC+4      ;SETUP EXPECTED STATUS
15029 074734 012701 003232      MOV      #TSTLOC+110,R1      ;R1 WILL POINT TO TSTLOC+10
15030 074740 012737 075014 000244      MOV      #10#,#FPVEC      ;SETUP TRAP VECTOR
15031 074746 170164 000004      LDFPS   4(R4)      ;*TEST INSTRUCTION
15032 074752 170261 177700      STFPS   -100(R1)      ;*TEST INSTRUCTION
15033 074756 020427 003122      CMP      R4,#TSTLOC      ;VERIFY R4
15034 074762 001401      BEQ      1#      ;BRANCH IF GOOD
15035 074764 104003      ERROR   +3      ;FPP ERROR
15036
15037 074766 020127 003232      1#:      CMP      R1,#TSTLOC+110      ;VERIFY R1
15038 074772 001401      BEQ      2#      ;BRANCH IF GOOD
15039 074774 104003      ERROR   +3      ;FPP ERROR
15040      ;BAD R1
15041 074776 023727 003132 140001 2#:      CMP      #TSTLOC+10,#140001      ;VERIFY STATUS
15042 075004 001406      BEQ      3#      ;BRANCH F GOOD
15043 075006 104003      ERROR   +3      ;FPP ERROR
15044      ;BAD STATUS\
15045 075010 000167 000006      JMP      3#      ;GET OVER TRAP
15046      ;UNEXPECTED TRAP
15047 075014 012600      10#:     MOV      (SP)+,R0      ;SAVE PC
15048 075016 012605      MOV      (SP)+,R5      ;SAVE PS
15049 075020 104003      ERROR   +3      ;FPP ERROR
15050      ;UNEXPECTED TRAP
15051 075022      3#:
15052
15053
15054
15055
15056
15057      ;-----
15058      ;TEST LDFPS, STFPS MODE 7
15059
15060
15061
15062 075022      MLS7:
15063
15064
15065 075022 012704 003222      ;      MOV      #TSTLOC+100,R4      ;POINT R4 TO RAM
15066 075026 012737 003126 003122      MOV      #TSTLOC+4,#TSTLOC      ;TSTLOC= DEFERRED ADDRESS
15067 075034 012737 145501 003126      MOV      #145501,#TSTLOC+4      ;SETUP EXPECTED STATUS
15068 075042 012701 003032      MOV      #TSTLOC-70,R1      ;R1 POINTS TO TSTLOC+10
15069 075046 012737 003132 003124      MOV      #TSTLOC+10,#TSTLOC+2      ;
15070 075054 012737 075130 000244      MOV      #10#,#FPVEC      ;SETUP TRAP VECTOR
15071 075062 170174 177700      LDFPS   8-100(R4)      ;*TEST INSTRUCTION
15072 075066 170271 000072      STFPS   #72(R1)      ;*TEST INSTRUCTION
15073 075072 020427 003222      CMP      R4,#TSTLOC+100      ;VERIFY R4
15074 075076 001401      BEQ      1#      ;BRANCH IF GOOD
15075 075100 104003      ERROR   +3      ;FPP ERROR
15076
15077 075102 020127 003032      1#:      CMP      R1,#TSTLOC-70      ;VERIFY R1
15078 075106 001401      BEQ      2#      ;BRANCH IF GOOD
15079 075110 104003      ERROR   +3      ;FPP ERROR

```

```

15080
15081 075112 023727 003132 145501 20:    CMP      @TSTLOC+10,@145501    ;BAD R1
15082 075120 001406                BEQ      30                    ;VERIFY STATUS
15083 075122 104003                ERROR   +3                    ;BRANCH F GOOD
15084
15085 075124 000167 000006                JMP      30                    ;FPP ERROR
15086                ;UNEXPECTED TRAP            ;BAD STATUS\
15087 075130 012600                100:    MOV      (SP)+,R0                ;GET OVER TRAP
15088 075132 012605                MOV      (SP)+,R5                ;SAVE PC
15089 075134 104003                ERROR   +3                    ;SAVE PS
15090
15091 075136                30:
15092
15093
15094
15095
15096
15097                ;-----
15098                ;TEST LDCLD MODE 27
15099
15100
15101
15102 075136                MLDC2:
15103
15104
15105 075136 005001                ;
15106 075140 012704 007700                CLR      R1                    ;INIT R1
15107 075144 170104                MOV      @7700,R4                ;FPS=DOUBLE, LONG
15108 075146 012737 075202 000244                LDFPS   R4                    ;
15109 075154 177027                MOV      #100,@FPVEC            ;SETUP WILD TRAP
15110 075156 005201                LDCLD   (R7)+,ACO                ;*TEST INSTRUCTION
15111 075160 005201                INC      R1                    ;
15112 075162 005201                INC      R1                    ;
15113 075164 005201                INC      R1                    ;
15114 075166 020127 000003                INC      R1                    ;
15115 075172 001406                CMP      R1,#3                    ;VERIFY
15116 075174 104003                BEQ      100                    ;BRANCH IF GOOD
15117                ERROR   +3                    ;FPP ERROR
15118 075176 000167 000006                JMP      100                    ;INSTRUCTION FAILED
15119 075202 012600                100:    MOV      (SP)+,R0                ;JUMP OVER WILD TRAP
15120 075204 012605                MOV      (SP)+,R5                ;SAVE PC
15121 075206 104003                ERROR   +3                    ;SAVE PS
15122
15123 075210 012704 003264                10:    MOV      @TAB6A,R4                ;WILD TRAP ON INSTRUCTION
15124 075214 012701 003102                MOV      @RECDST,R1                ;POINT TO EXPECTED DATA
15125 075220 174011                STD     ACO,(R1)                ;POINT TO DATA BUFFER
15126 075222 004767 035444                JSR     R7,DATVER                ;VERIFY DATA
15127 075226 005767 105626                TST     COUNT                    ;
15128 075232 001401                BEQ      200                    ;BRANCH IF GOOD DATA
15129 075234 104003                ERROR   +3                    ;FPP ERROR
15130
15131 075236                200:
15132
15133
15134
15135

```

Cf,

15136							
15137							
15138							
15139							
15140							
15141							
15142							
15143	075236						
15144							
15145							
15146							
15147	075236	004767	000500		1/INT=0		
15148	075242	000000	000000		JSR	R7,LCFSUB	;DO TEST
15149	075246	000000	000000		.WORD	0.0	;FSRC
15150	075252	000000			.WORD	0.0	;RESULT
15151	075254	000004			.WORD	0	; TEST FPS
15152					.WORD	4	;RESULT FPS
15153	075256	004767	000460		2/INT=0		
15154	075262	000000	177777		JSR	R7,LCFSUB	;DO TEST
15155	075266	000000	000000		.WORD	0,-1	;FSRC
15156	075272	007440			.WORD	0.0	;RESULT
15157	075274	007444			.WORD	7440	; TEST FPS
15158					.WORD	7444	;RESULT FPS
15159	075276	004767	000440		3/LONG=0		
15160	075302	000000	000000		JSR	R7,LCFSUB	;DO TEST
15161	075306	000000	000000		.WORD	0.0	;FSRC
15162	075312	000100			.WORD	0.0	;RESULT
15163	075314	000104			.WORD	100	; TEST FPS
15164					.WORD	104	;RESULT FPS
15165	075316	004767	000420		4/INT=40000		
15166	075322	040000	000000		JSR	R7,LCFSUB	;DO TEST
15167	075326	043600	000000		.WORD	40000.0	;FSRC
15168	075332	000017			.WORD	43600.0	;RESULT
15169	075334	000000			.WORD	17	; TEST FPS
15170					.WORD	0	;RESULT FPS
15171	075336	004767	000400		5/LONG=1		
15172	075342	000000	000001		JSR	R7,LCFSUB	;DO TEST
15173	075346	040200	000000		.WORD	0.1	;FSRC
15174	075352	000117			.WORD	40200.0	;RESULT
15175	075354	000100			.WORD	117	; TEST FPS
15176					.WORD	100	;RESULT FPS
15177	075356	004767	000360		6/INT=PATTERN		
15178	075362	000252	025252		JSR	R7,LCFSUB	;DO TEST
15179	075366	042052	000000		.WORD	252.25252	;FSRC
15180	075372	000000			.WORD	42052.0	;RESULT
15181	075374	000000			.WORD	0	; TEST FPS
15182					.WORD	0	;RESULT FPS
15183	075376	004767	000340		7/INT=-40000		
15184	075402	140000	000000		JSR	R7,LCFSUB	;DO TEST
15185	075406	143600	000000		.WORD	-40000.0	;FSRC
15186	075412	000007			.WORD	143600.0	;RESULT
15187	075414	000010			.WORD	7	; TEST FPS
15188					.WORD	10	;RESULT FPS
15189	075416	004767	000320		8/INT=-1		
15190	075422	177777	000000		JSR	R7,LCFSUB	;DO TEST
15191	075426	140200	000000		.WORD	-1.0	;FSRC
					.WORD	140200.0	;RESULT

Df,

15192	075432	000007		.WORD	7		; TEST FPS
15193	075434	000010		.WORD	10		; RESULT FPS
15194							
15195	075436	004767	000300	;9/INT=PATTERN			
				JSR	R7,LCFSUB		;DO TEST
15196	075442	125252	125252	.WORD	125252,125252		;FSRC
15197	075446	143652	126000	.WORD	143652,126000		;RESULT
15198	075452	000007		.WORD	7		; TEST FPS
15199	075454	000010		.WORD	10		; RESULT FPS
15200				;10/LONG=40000			
15201	075456	004767	000260	JSR	R7,LCFSUB		;DO TEST
15202	075462	040000	000000	.WORD	40000,0		;FSRC
15203	075466	047600	000000	.WORD	47600,0		;RESULT
15204	075472	000117		.WORD	117		; TEST FPS
15205	075474	000100		.WORD	100		; RESULT FPS
15206				;11/LONG=1			
15207	075476	004767	000240	JSR	R7,LCFSUB		;DO TEST
15208	075502	000000	000001	.WORD	0,1		;FSRC
15209	075506	040200	000000	.WORD	40200,0		;RESULT
15210	075512	007557		.WORD	7557		; TEST FPS
15211	075514	007540		.WORD	7540		; RESULT FPS
15212				;12/LONG=PATTERN			
15213	075516	004767	000220	JSR	R7,LCFSUB		;DO TEST
15214	075522	000000	000252	.WORD	0,252		;FSRC
15215	075526	042052	000000	.WORD	42052,0		;RESULT
15216	075532	007557		.WORD	7557		; TEST FPS
15217	075534	007540		.WORD	7540		; RESULT FPS
15218				;13/LONG = -40000			
15219	075536	004767	000200	JSR	R7,LCFSUB		;DO TEST
15220	075542	140000	000000	.WORD	-40000,0		;FSRC
15221	075546	147600	000000	.WORD	147600,0		;RESULT
15222	075552	000107		.WORD	107		; TEST FPS
15223	075554	000110		.WORD	110		; RESULT FPS
15224				;14/LONG=-1			
15225	075556	004767	000160	JSR	R7,LCFSUB		;DO TEST
15226	075562	177777	177777	.WORD	-1,-1		;FSRC
15227	075566	140200	000000	.WORD	140200,0		;RESULT
15228	075572	007500		.WORD	7500		; TEST FPS
15229	075574	007510		.WORD	7510		; RESULT FPS
15230				;15/LONG=PATTERN			
15231	075576	004767	000140	JSR	R7,LCFSUB		;DO TEST
15232	075602	125252	125252	.WORD	125252,125252		;FSRC
15233	075606	147652	125253	.WORD	147652,125253		;RESULT
15234	075612	000105		.WORD	105		; TEST FPS
15235	075614	000110		.WORD	110		; RESULT FPS
15236				;16/LONG=77777,177500			
15237	075616	004767	000120	JSR	R7,LCFSUB		;DO TEST
15238	075622	077777	177500	.WORD	77777,177500		;FSRC
15239	075626	047777	177777	.WORD	47777,177777		;RESULT
15240	075632	000117		.WORD	117		; TEST FPS
15241	075634	000100		.WORD	100		; RESULT FPS
15242				;17/LONG=40000,100			
15243	075636	004767	000100	JSR	R7,LCFSUB		;DO TEST
15244	075642	040000	000100	.WORD	40000,100		;FSRC
15245	075646	047600	000001	.WORD	47600,1		;RESULT
15246	075652	007502		.WORD	7502		; TEST FPS
15247	075654	007500		.WORD	7500		; RESULT FPS

```

15248 ;18/LONG=40000,100 TRUNCATE
15249 075656 004767 000060 JSR R7,LCFSUB ;DO TEST
15250 075662 040000 000100 .WORD 40000,100 ;FSRC
15251 075666 047600 000000 .WORD 47600,0 ;RESULT
15252 075672 007557 .WORD 7557 ;TEST FPS
15253 075674 007540 .WORD 7540 ;RESULT FPS
15254 ;19/INT= MOST NEGATIVE
15255 075676 004767 000040 JSR R7,LCFSUB ;DO TEST
15256 075702 100000 000000 .WORD 100000,0 ;FSRC
15257 075706 144000 000000 .WORD 144000,0 ;RESULT
15258 075712 000007 .WORD 7 ;TEST FPS
15259 075714 000010 .WORD 10 ;RESULT FPS
15260 ;20/LONG= MOST NEGATIVE
15261 075716 004767 000020 JSR R7,LCFSUB ;DO TEST
15262 075722 100000 000000 .WORD 100000,0 ;FSRC
15263 075726 150000 000000 .WORD 150000,0 ;RESULT
15264 075732 000107 .WORD 107 ;TEST FPS
15265 075734 000110 .WORD 110 ;RESULT FPS
15266 ;
15267 ;
15268 075736 000167 000112 JMP HOP18 ;GET OVER SUBROUTINE
15269 ;
15270 ;
15271 ;XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
15272 ;XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
15273 ;LDCIF, LDCLF
15274 ;
15275 ; FSRC
15276 ; RESULT
15277 ; FPS BEFORE EXECUTION
15278 ; FPS AFTER EXECUTION
15279 ;
15280 ;NO TRAP CAN OCCUR
15281 ;XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
15282 ;XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
15283 ;
15284 075742 012602 LCFSUB: MOV (SP)+,R2 ; RETURN ADDRESS TO USE AS POINTER
15285 075744 012737 076042 000244 MOV #501,#FPVEC ;REDIRECT TRAP VECTOR
15286 075752 012701 003102 MOV #RECDST,R1 ;POINT TO RESULT AREA
15287 075756 016200 000010 MOV 10(R2),R0 ;GET TEST FPS
15288 075762 170100 LDFPS R0 ;LOAD TEST FPS
15289 075764 010204 MOV R2,R4 ;POINT TO TEST DATA
15290 ;
15291 075766 177014 400: LDCIF (R4),ACO ;*TEST INSTRUCTION (ACCORDING TO MODE)
15292 ;
15293 ;
15294 075770 170203 ;VERIFY STATUS
15295 075772 012700 000200 20: STFPS R3 ;SAVE FPS
15296 075776 170100 MOV #200,R0 ;SET FPP STATUS TO DOUBLE
15297 076000 174011 LDFPS R0 ;
15298 076002 016200 000012 STD ACO,(R1) ;SAVE TEST RESULT INTO RECDST
15299 076006 020003 MOV 12(R2),R0 ;GET EXPECTED STATUS
15300 076010 001401 CMP R0,R3 ;VERIFY STATUS
15301 076012 104003 BEQ 30 ;BRANCH IF GOOD
15302 ;
15303 076014 010204 30: MOV R2,R4 ;FPP ERROR
;BAD FPS
;POINT TO EXPECTED DATA
    
```

```

15304 076016 062704 000004      ADD      #4,R4
15305 076022 004767 034626      4$: JSR      R7,DATVFR          ;VERIFY DATA
15306 076026 005767 105026      TST      COUNT
15307 076032 001401              BEQ      5$          ;BRANCH IF GOOD
15308 076034 104003              ERROR    +3          ;FPP ERROR
15309                                ;BAD ACO
15310 076036 000162 000014      5$: JMP      14(R2)          ;RETURN FROM TEST
15311                                ;
15312                                ;INSTRUCTION TRAPPED
15313 076042 012600      50$: MOV      (SP)+,R0          ;SAVE PC
15314 076044 012605      MOV      (SP)+,R5          ;SAVE PS
15315 076046 104003              ERROR    +3          ;FPP ERROR
15316                                ;INSTRUCTION WASNT SUPPOSE TO TRAP
15317 076050 000167 177762      JMP      5$          ;CONTINUE
15318 076054
15319
15320
15321
15322
15323                                ;-----
15324                                ;TEST LCID, LDCLD
15325                                ;
15326                                ;
15327                                ;
15328 076054      MLCD:
15329
15330
15331                                ;
15332                                ;1/LONG=0
15333 076054 004767 000264      JSR      R7,LCDSUB          ;DO TEST
15334 076060 000000 000000      .WORD    0,0              ;FSRC
15335 076064 000000 000000 000000      .WORD    0,0,0,0          ;RESULT
15336 076074 007313      .WORD    7313              ; TEST FPS
15337 076076 007304      .WORD    7304              ;RESULT FPS
15338                                ;2/INT=0
15339 076100 004767 000240      JSR      R7,LCDSUB          ;DO TEST
15340 076104 000000 000001      .WORD    0,1              ;FSRC
15341 076110 040200 000000 000000      .WORD    40200,0,0,0      ;RESULT
15342 076116 000000      .WORD    7757              ; TEST FPS
15343 076120 007757      .WORD    7740              ;RESULT FPS
15344 076122 007740
15345                                ;3/INT=40000
15346 076124 004767 000214      JSR      R7,LCDSUB          ;DO TEST
15347 076130 040000 177777      .WORD    40000,-1          ;FSRC
15348 076134 043600 000000 000000      .WORD    43600,0,0,0      ;RESULT
15349 076142 000000
15350 076144 007617      .WORD    7617              ; TEST FPS
15351 076146 007600      .WORD    7600              ;RESULT FPS
15352                                ;4/INT=-40000
15353 076150 004767 000170      JSR      R7,LCDSUB          ;DO TEST
15354 076154 140000 177777      .WORD    -40000,-1          ;FSRC
15355 076160 143600 000000 000000      .WORD    143600,0,0,0      ;RESULT
15356 076166 000000
15357 076170 007600      .WORD    7600              ; TEST FPS
15358 076172 007610      .WORD    7610              ;RESULT FPS
15359                                ;5/LONG=40000

```


Gf)

```

15360 076174 004767 000144      JSR      R7,LCDSUB      ;DO TEST
15361 076200 040000 000000      .WORD   40000,0        ;FSRC
15362 076204 047600 000000 000000 .WORD   47600,0,0,0    ;RESULT
15363 076212 000000
15364 076214 007757      .WORD   7757          ; TEST FPS
15365 076216 007740      .WORD   7740          ;RESULT FPS
15366
;6/LONG=1
15367 076220 004767 000120      JSR      R7,LCDSUB      ;DO TEST
15368 076224 000000 000001      .WORD   0,1           ;FSRC
15369 076230 040200 000000 000000 .WORD   40200,0,0,0    ;RESULT
15370 076236 000000
15371 076240 000300      .WORD   300          ; TEST FPS
15372 076242 000300      .WORD   300          ;RESULT FPS
15373
;7/LONG=-2
15374 076244 004767 000074      JSR      R7,LCDSUB      ;DO TEST
15375 076250 177777 177776      .WORD   -1,-2         ;FSRC
15376 076254 140400 000000 000000 .WORD   140400,0,0,0   ;RESULT
15377 076262 000000
15378 076264 007300      .WORD   7300         ; TEST FPS
15379 076266 007310      .WORD   7310         ;RESULT FPS
15380
;8/INT=PATTERN
15381 076270 004767 000050      JSR      R7,LCDSUB      ;DO TEST
15382 076274 123456 176543      .WORD   123456,176543 ;FSRC
15383 076300 143661 122000 000000 .WORD   143661,122000,0,0 ;RESULT
15384 076306 000000
15385 076310 000200      .WORD   200          ; TEST FPS
15386 076312 000210      .WORD   210          ;RESULT FPS
15387
;9/LONG=PATTERN
15388 076314 004767 000024      JSR      R7,LCDSUB      ;DO TEST
15389 076320 125252 125252      .WORD   125252,125252 ;FSRC
15390 076324 147652 125252 126000 .WORD   147652,125252,126000,0 ;RESULT
15391 076332 000000
15392 076334 000300      .WORD   300          ; TEST FPS
15393 076336 000310      .WORD   310          ;RESULT FPS
15394
15395
15396
15397 076340 000167 000112      JMP      HOP19         ;GET OVER SUBROUTINE
15398
;XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
15399 ;XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
15400 ;XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
15401 ;LDCID, LDCLD
15402
15403
15404
15405
15406
15407
15408
;NO TRAP CAN OCCUR
15409 ;XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
15410 ;XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
15411
;
15412 076344 012602      LCDSUB: MOV      (SP)+,R2      ; RETURN ADDRESS TO USE AS POINTER
15413 076346 012737 076444 000244      MOV      #500,#FPVEC      ;REDIRECT TRAP VECTOR
15414 076354 012701 003102      MOV      #RECDST,R1      ;POINT TO RESULT AREA
15415 076360 016200 000014      MOV      14(R2),R0      ;GET TEST FPS

```

```

15416 076364 170100          LDFPS  R0          ;LOAD TEST FPS
15417 076366 010204          MOV    R2,R4       ;POINT TO TEST DATA
15418
15419 076370 177014          40$:  LDCID  (R4),ACO ;*TEST INSTRUCTION (ACCORDING TO MODE)
15420
15421
15422 076372 170203          ;VERIFY STATUS
15423 076374 012700 000200  2$:  STFPS  R3          ;SAVE FPS
15424 076400 170100          MOV    #200,R0     ;SET FPP STATUS TO DOUBLE
15425 076402 174011          LDFPS  R0          ;
15426 076404 016200 000016  STD    ACO,(R1)    ;SAVE TEST RESULT INTO RECDST
15427 076410 020003          MOV    16(R2),R0  ;GET EXPECTED STATUS
15428 076412 001401          CMP    R0,R3      ;VERIFY STATUS
15429 076414 104003          BEQ    3$         ;BRANCH IF GOOD
15430
15431 076416 010204          3$:  MOV    R2,R4          ;FPP ERROR
15432 076420 062704 000004  ADD    #4,R4       ;BAD FPS
15433 076424 004767 034242  4$:  JSR    R7,DATVER    ;POINT TO EXPECTED DATA
15434 076430 005767 104424  TST    COUNT      ;VERIFY DATA
15435 076434 001401          BEQ    5$         ;BRANCH IF GOOD
15436 076436 104003          ERROR  +3        ;FPP ERROR
15437
15438 076440 000162 000020  5$:  JMP    20(R2)     ;BAD ACO
15439
15440
15441 076444 012600          ;INSTRUCTION TRAPPED
15442 076446 012605  50$:  MOV    (SP)+,R0    ;SAVE PC
15443 076450 104003          MOV    (SP)+,R5    ;SAVE PS
15444
15445 076452 000167 177762  JMP    5$         ;FPP ERROR
15446
15447 076456          HOP19:          ;INSTRUCTION WASNT SUPPOSE TO TRAP
15448
15449
15450
15451
15452          ;-----
15453          ;TEST LDEXP
15454          ;DOUBLE
15455
15456
15457
15458 076456          MLXP:
15459
15460
15461          ;
15462 076456 005037 002776  1/EXP=10 - AC=NEG
15463 076462 004767 001140  CLR    #0,FLAG    ;NO INTERRUPTS
15464 076466 123456 067012 025252 JSR    R7,LXPSUB  ;DO TEST
15465 076474 171717          .WORD 123456,67012,25252,171717 ;ACO
15466 076476 000010          .WORD 10          ;EXP
15467 076500 142056 067012 025252 .WORD 142056,67012,25252,171717 ;RESULT
15468 076506 171717
15469 076510 007757          .WORD 7757       ; TEST FPS
15470 076512 007750          .WORD 7750       ;RESULT FPS
15471
15471          ;2/EXP=177 - ACO=POS

```

```

15472 076514 005037 002776          CLR      @#FLAG          ;NO INTERRUPTS
15473 076520 004767 001102          JSR      R7,LXPSUB      ;DO TEST
15474 076524 023456 070123 100000    .WORD   23456,70123,100000,1 ;ACO
15475 076532 000001
15476 076534 000177          .WORD   177             ;EXP
15477 076536 077656 070123 100000    .WORD   77656,70123,100000,1 ;RESULT
15478 076544 000001
15479 076546 007700          .WORD   7700            ; TEST FPS
15480 076550 007700          .WORD   7700            ;RESULT FPS
15481
;3/EXP=56
15482 076552 005037 002776          CLR      @#FLAG          ;NO INTERRUPTS
15483 076556 004767 001044          JSR      R7,LXPSUB      ;DO TEST
15484 076562 055555 044444 033333    .WORD   55555,44444,33333,22222 ;ACO
15485 076570 022222
15486 076572 000056          .WORD   56              ;EXP
15487 076574 053555 044444 033333    .WORD   53555,44444,33333,22222 ;RESULT
15488 076602 022222
15489 076604 007757          .WORD   7757            ; TEST FPS
15490 076606 007740          .WORD   7740            ;RESULT FPS
15491
;4/EXP=-151, ACO=UV
15492 076610 005037 002776          CLR      @#FLAG          ;NO INTERRUPTS
15493 076614 004767 001006          JSR      R7,LXPSUB      ;DO TEST
15494 076620 100077 177777 177777    .WORD   100077,-1,-1,-2      ;ACO
15495 076626 177776
15496 076630 177623          .WORD   -155            ;EXP
15497 076632 104677 177777 177777    .WORD   104677,-1,-1,-2      ;RESULT
15498 076640 177776
15499 076642 007757          .WORD   7757            ; TEST FPS
15500 076644 007750          .WORD   7750            ;RESULT FPS
15501
;5/EXP=-177
15502 076646 005037 002776          CLR      @#FLAG          ;NO INTERRUPTS
15503 076652 004767 000750          JSR      R7,LXPSUB      ;DO TEST
15504 076656 000177 177777 177777    .WORD   177,-1,-1,-2        ;ACO
15505 076664 177776
15506 076666 177601          .WORD   -177            ;EXP
15507 076670 000377 177777 177777    .WORD   377,-1,-1,-2        ;RESULT
15508 076676 177776
15509 076700 007700          .WORD   7700            ; TEST FPS
15510 076702 007700          .WORD   7700            ;RESULT FPS
15511
;6/EXP=-200, UNDERFLOW
15512 076704 012737 000001 002776    MOV      @1,@#FLAG      ; INTERRUPTS
15513 076712 004767 000710          JSR      R7,LXPSUB      ;DO TEST
15514 076716 030131 032334 035363    .WORD   30131,32334,35363,73031 ;ACO
15515 076724 073031
15516 076726 177600          .WORD   -200            ;EXP
15517 076730 000131 032334 035363    .WORD   131,32334,35363,73031 ;RESULT
15518 076736 073031
15519 076740 007740          .WORD   7740            ; TEST FPS
15520 076742 107744          .WORD   107744          ;RESULT FPS
15521 076744 000012          .WORD   12              ;FEC
15522
;7/EXP=LARGEST NEGATIVE
15523 076746 012737 000001 002776    MOV      @1,@#FLAG      ;EXPECT INTERRUPTS
15524 076754 004767 000646          JSR      R7,LXPSUB      ;DO TEST
15525 076760 000000 000123 000456    .WORD   0,123,456,1        ;ACO
15526 076766 000001
15527 076770 100000          .WORD   100000          ;EXP

```

```

15528 076772 040000 000123 000456      .WORD 40000,123,456,1      ;RESULT
15529 077000 000001
15530 077002 002200      .WORD 2200      ; TEST FPS
15531 077004 102200      .WORD 102200     ;RESULT FPS
15532 077006 000012      .WORD 12        ;FEC
15533
15534 077010 012737 000001 002776 ;8/EXP=-200, NEG. ACO
      MOV #1,B#FLAG      ; INTERRUPTS
15535 077016 004767 000604      JSR R7,LXPSUB      ;DO TEST
15536 077022 111111 100000 100000      .WORD 111111,100000,100000,-1 ;ACO
15537 077030 177777
15538 077032 177600      .WORD -200      ;EXP
15539 077034 100111 100000 100000      .WORD 100111,100000,100000,-1 ;RESULT
15540 077042 177777
15541 077044 002217      .WORD 2217      ; TEST FPS
15542 077046 102214      .WORD 102214     ;RESULT FPS
15543 077050 000012      .WORD 12        ;FEC
15544
15545 077052 012737 000002 002776 ;9/EXP=-1743, FIU=0
      MOV #2,B#FLAG      ;NO INTERRUPTS
15546 077060 004767 000542      JSR R7,LXPSUB      ;DO TEST
15547 077064 123456 012346 012346      .WORD 123456,12346,12346,123 ;ACO
15548 077072 000123
15549 077074 176035      .WORD -1743     ;EXP
15550 077076 000000 000000 000000      .WORD 0,0,0,0     ;RESULT
15551 077104 000000
15552 077106 005700      .WORD 5700      ; TEST FPS
15553 077110 005704      .WORD 5704      ;RESULT FPS
15554 077112 000012      .WORD 12        ;FEC
15555
15556 077114 012737 000002 002776 ;10/EXP =-16616, FID=1
      MOV #2,B#FLAG      ;NO INTERRUPTS
15557 077122 004767 000500      JSR R7,LXPSUB      ;DO TEST
15558 077126 000377 123456 065432      .WORD 377,123456,65432,1 ;ACO
15559 077134 000001
15560 077136 161162      .WORD -16616    ;EXP
15561 077140 074577 123456 065432      .WORD 74577,123456,65432,1 ;RESULT
15562 077146 000001
15563 077150 047700      .WORD 47700     ; TEST FPS
15564 077152 147700      .WORD 147700    ;RESULT FPS
15565 077154 000012      .WORD 12        ;FEC
15566
15567 077156 005037 002776 ;11/EXP=177, ACO=UNDEFINED VARIABLE
      CLR B#FLAG      ;NO INTERRUPTS
15568 077162 004767 000440      JSR R7,LXPSUB      ;DO TEST
15569 077166 100177 177777 177777      .WORD 100177,-1,-1,-1 ;ACO
15570 077174 177777
15571 077176 000177      .WORD 177      ;EXP
15572 077200 177777 177777 177777      .WORD -1,-1,-1,-1 ;RESULT
15573 077206 177777
15574 077210 007700      .WORD 7700     ; TEST FPS
15575 077212 007710      .WORD 7710     ;RESULT FPS
15576
15577 077214 005037 002776 ;12/EXP=150 ACO=POS
      CLR B#FLAG      ;NO INTERRUPT
15578 077220 004767 000402      JSR R7,LXPSUB      ;DO TEST
15579 077224 000200 000100 000200      .WORD 200,100,200,300 ;ACO
15580 077232 000300
15581 077234 000150      .WORD 150      ;EXP
15582 077236 072000 000100 000200      .WORD 72000,100,200,300 ;RESULT
15583 077244 000300

```



```

15640 077516 012737 000001 002776      MOV    #1,0#FLAG      ;INTERRUPT
15641 077524 004767 000076      JSR    R7,LXPSUB      ;DO TEST
15642 077530 000333 000444 000555      .WORD  333,444,555,666 ;ACO
15643 077536 000666
15644 077540 177600      .WORD  -200          ;EXP
15645 077542 000133 000444 000555      .WORD  133,444,555,666 ;RESULT
15646 077550 000666
15647 077552 007500      .WORD  7500          ; TEST FPS
15648 077554 107504      .WORD  107504        ;RESULT FPS
15649 077556 000012      .WORD  12            ;FEC
15650
;19/FLOATING OVERFLOW
15651 077560 012737 000001 002776      MOV    #1,0#FLAG      ;INTERRUPT
15652 077566 004767 000034      JSR    R7,LXPSUB      ;DO TEST
15653 077572 012346 000123 000345      .WORD  12346,123,345,456 ;ACO
15654 077600 000456
15655 077602 000400      .WORD  400           ;EXP
15656 077604 040146 000123 000345      .WORD  40146,123,345,456 ;RESULT
15657 077612 000456
15658 077614 007400      .WORD  7400          ; TEST FPS
15659 077616 107402      .WORD  107402        ;RESULT FPS
15660 077620 000010      .WORD  10            ;FEC
15661
15662
15663 077622 000167 000220      JMP    HOP20          ;GET OVER SUBROUTINE
15664 ;*XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
15665 ;*XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
15666 ;LDEXP
15667 ;
15668 ;          ACO
15669 ;          EXPONENT
15670 ;          RESULT
15671 ;          FPS BEFORE EXECUTION
15672 ;          FPS AFTER EXECUTION
15673 ;          (FEC)
15674 ;*XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
15675 ;*XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
15676 ;
15677 077626 012602      LXPSUB: MOV    (SP)+,R2      ; RETURN ADDRESS TO USE AS POINTER
15678 077630 012737 077712 000244      MOV    #501,0#FPVEC   ;REDIRECT TRAP VECTOR
15679 077636 012701 003102      MOV    @RECDST,R1     ;POINT TO RESULT AREA
15680 077642 012700 000200      MOV    #200,R0        ;SET FPS TO DOUBLE
15681 077646 170100      LDFPS  R0
15682 077650 010204      MOV    R2,R4          ;POINT TO ACO DATA
15683 077652 172414      LDD    (R4),ACO       ;LOAD ACO
15684 077654 016200 000022      MOV    22(R2),R0      ;GET TEST FPS
15685 077660 170100      LDFPS  R0              ;LOAD TEST FPS
15686 077662 016204 000010      MOV    10(R2),R4      ;POINT TO TEST DATA
15687
15688 077666 176404      401:  LDEXP  R4,ACO     ;*TEST INSTRUCTION (ACCORDING TO MODE)
15689 077670 170327      10:   STST   (PC)+        ;WAIT FOR POSSIBLE FPA TRAP.
15690 077672 000000      .WORD  0              ;STORE STATUS HERE
15691
15692
15693 ;INSTRUCTION DIDNT TRAP
15694 077674 032737 000001 002776      BIT    #1,0#FLAG      ;VERIFY A NO TRAP CONDITION
15695 077702 001420      BEQ    2#             ;BRANCH IF GOOD

```

```

15696 077704 104003          ERROR      +3          ;FPP ERROR
15697                                     ;INSTRUCTION SHOULD HAVE TRAPPED
15698 077706 000167 000032      JMP        2$          ;REJOIN CODE
15699                                     ;
15700                                     ;INSTRUCTION TRAPPED
15701 077712 032737 000001 002776 50$:  BIT      #1,#FLAG          ;SEE IF EXPECTING A TRAP
15702 077720 001003          BNE      51$          ;BRANCH IF EXPECTING A TRAP
15703 077722 104003          ERROR      +3          ;FPP ERROR
15704                                     ;INSTRUCTION WASNT SUPPOSE TO TRAP
15705 077724 000167 000014          JMP        2$          ;REJOIN CODE
15706 077730 012604          51$:  MOV      (SP)+,R4          ;SEE IF PC = INSTRUCTION
15707 077732 005726          TST      (SP)+          ;CLEAN UP STACK
15708 077734 022704 077670          CMP      #1$,R4          ;
15709 077740 001401          BEQ      2$          ;BRANCH IF GOOD COMPARE
15710 077742 104003          ERROR      +3          ;FPP ERROR
15711                                     ;PC WAS INCORRECT
15712                                     ;
15713                                     ;COMMON CODE FOR TRAP AND NO TRAP
15714                                     ;VERIFY STATUS
15715 077744 170203          2$:  STFPS   R3          ;SAVE FPS
15716 077746 012700 000200          MOV      #200,R0          ;SETUP FPS
15717 077752 170100          LDFPS   R0          ;FPS=200
15718 077754 174011          STD     ACO,(R1)          ;GET RESULT
15719 077756 016200 000024          MOV      24(R2),R0          ;GET EXPECTED STATUS
15720 077762 020003          CMP     R0,R3          ;VERIFY STATUS
15721 077764 001401          BEQ     3$          ;BRANCH IF GOOD
15722 077766 104003          ERROR   +3          ;FPP ERROR
15723                                     ;BAD FPS
15724 077770 010204          3$:  MOV     R2,R4          ;POINT TO EXPECTED DATA
15725 077772 062704 000012          ADD     #12,R4
15726 077776 004767 032670          4$:  JSR     R7,DATVER          ;VERIFY DATA
15727 100002 005767 103052          TST     COUNT
15728 100006 001401          BEQ     5$          ;BRANCH IF GOOD
15729 100010 104003          ERROR   +3          ;FPP ERROR
15730                                     ;BAD ACO
15731 100012 005737 002776          5$:  TST     #FLAG          ;SEE IF NEED TO CHECK FEC
15732 100016 001002          BNE     7$          ;BRANCH IF NEED TO CHECK
15733 100020 000162 000026          JMP     26(R2)          ;RETURN FROM TEST
15734                                     ;VERIFY FEC
15735 100024 012704 003062          7$:  MOV     #RECFEC,R4          ;POINT TO FEC AREA
15736 100030 170314          STST   (R4)          ;SAVE FEC
15737 100032 021462 000026          CMP     (R4),26(R2)          ;VERIFY FEC FOR OVERFLOW
15738 100036 001401          BEQ     8$          ;BRANCH IF GOOD
15739 100040 104003          ERROR   +3          ;FPP ERROR
15740                                     ;BAD FEC
15741 100042 000162 000030          8$:  JMP     30(R2)          ;RETURN FROM TEST
15742                                     ;
15743 100046          HOP20:
15744                                     ;
15745                                     ;
15746                                     ;
15747                                     ;
15748                                     ;-----
15749                                     ;TEST STCDI, STCDL
15750                                     ;
15751                                     ;
    
```

```

15752
15753 100046 MSCD: ;
15754
15755 ;
15756 ;1/ACO=0, INT
15757 100046 005037 002776 CLR B#FLAG ;NO INTERRUPTS
15758 100052 004767 000610 JSR R7,SCDSUB ;DO TEST
15759 100056 000177 000000 000000 .WORD 0177,0,0,0 ;ACO
15760 100064 000000
15761 100066 000000 177777 .WORD 0,-1 ;RESULT
15762 100072 007640 .WORD 7640 ;TEST FPS
15763 100074 007644 .WORD 7644 ;RESULT FPS
15764
15765 100076 005037 002776 ;2/ACO=-0, LONG
15766 100102 004767 000560 CLR B#FLAG ;INTERRUPT
15767 100106 100177 177777 177777 JSR R7,SCDSUB ;DO TEST
15768 100114 177777 .WORD 100177,-1,-1,-1 ;ACO
15769 100116 000000 000000 .WORD 0,0 ;RESULT
15770 100122 007700 .WORD 7700 ;TEST FPS
15771 100124 007704 .WORD 7704 ;RESULT FPS
15772
15773 100126 005037 002776 ;3/EXP=100, LONG
15774 100132 004767 000530 CLR B#FLAG ;NO INTERRUPT
15775 100136 020000 000000 000000 JSR R7,SCDSUB ;DO TEST
15776 100144 000000 .WORD 20000,0,0,0 ;ACO
15777 100146 000000 000000 .WORD 0,0 ;RESULT
15778 100152 000300 .WORD 300 ;TEST FPS
15779 100154 000304 .WORD 304 ;RESULT FPS
15780
15781 100156 005037 002776 ;4/EXP=200, BAISED 0, INT, ROUND
15782 100162 004767 000500 CLR B#FLAG ;INTERRUPT
15783 100166 140177 177777 000001 JSR R7,SCDSUB ;DO TEST
15784 100174 000001 .WORD 140177,177777,1,1 ;ACO
15785 100176 000000 000000 .WORD 0,0 ;RESULT
15786 100202 007700 .WORD 7700 ;TEST FPS
15787 100204 007704 .WORD 7704 ;RESULT FPS
15788
15789 100206 005037 002776 ;5/LONG
15790 100212 004767 000450 CLR B#FLAG ;INTERRUPT
15791 100216 047667 075757 157737 JSR R7,SCDSUB ;DO TEST
15792 100224 167773 .WORD 47667,75757,157737,167773 ;ACO
15793 100226 055675 173757 .WORD 55675,173757 ;RESULT
15794 100232 007717 .WORD 7717 ;TEST FPS
15795 100234 007700 .WORD 7700 ;RESULT FPS
15796
15797 100236 005037 002776 ;6/LONG, EXP=2**32
15798 100242 004767 000420 CLR B#FLAG ;NO INTERRUPT
15799 100246 046400 000000 000000 JSR R7,SCDSUB ;DO TEST
15800 100254 000000 .WORD 46400,0,0,0 ;ACO
15801 100256 001000 000000 .WORD 1000,0 ;RESULT
15802 100262 007700 .WORD 7700 ;TEST FPS
15803 100264 007700 .WORD 7700 ;RESULT FPS
15804
15805 100266 012737 000001 002776 ;7/LONG, EXP>2**32
15806 100274 004767 000366 MOV #1,B#FLAG ;INTERRUPT
15807 100300 077607 000000 000000 JSR R7,SCDSUB ;DO TEST
;ACO

```


15808	100306	000000								
15809	100310	000000	000000			.WORD	0,0		;RESULT	
15810	100314	007700				.WORD	7700		; TEST FPS	
15811	100316	107705				.WORD	107705		;RESULT FPS	
15812						;8/INT, EXP=2**15				
15813	100320	005037	002776			CLR	B#FLAG		;NO INTERRUPTS	
15814	100324	004767	000336			JSR	R7,SCDSUB		;DO TEST	
15815	100330	043200	000000	000000		.WORD	43200,0,0,0		;ACO	
15816	100336	000000								
15817	100340	010000	177777			.WORD	10000,-1		;RESULT	
15818	100344	007600				.WORD	7600		; TEST FPS	
15819	100346	007600				.WORD	7600		;RESULT FPS	
15820						;9/INT, EXP>2**15				
15821	100350	012737	000001	002776		MOV	#1,B#FLAG		; INTERRUPT	
15822	100356	004767	000304			JSR	R7,SCDSUB		;DO TEST	
15823	100362	077777	177777	177777		.WORD	77777,-1,-1,-1		;ACO	
15824	100370	177777								
15825	100372	000000	177777			.WORD	0,-1		;RESULT	
15826	100376	007600				.WORD	7600		; TEST FPS	
15827	100400	107605				.WORD	107605		;RESULT FPS	
15828						;10/INT, EXP>2**15, FID				
15829	100402	012737	000000	002776		MOV	#0,B#FLAG		;NO INTERRUPT	
15830	100410	004767	000252			JSR	R7,SCDSUB		;DO TEST	
15831	100414	043300	000000	000000		.WORD	43300,0,0,0		;ACO	
15832	100422	000000								
15833	100424	000000	014000			.WORD	0,14000		;RESULT	
15834	100430	047700				.WORD	47700		; TEST FPS	
15835	100432	047700				.WORD	47700		;RESULT FPS	
15836						;11/INT, EXP>2**15, FIC=0				
15837	100434	012737	000000	002776		MOV	#0,B#FLAG		;NO INTERRUPT	
15838	100442	004767	000220			JSR	R7,SCDSUB		;DO TEST	
15839	100446	143300	177777	177777		.WORD	143300,-1,-1,-1		;ACO	
15840	100454	177777								
15841	100456	177777	163741			.WORD	-1,163741		;RESULT	
15842	100462	007300				.WORD	7300		; TEST FPS	
15843	100464	007310				.WORD	7310		;RESULT FPS	
15844						;12/LONG, EXP>2**32, FID				
15845	100466	012737	000002	002776		MOV	#2,B#FLAG		; INTERRUPT	
15846	100474	004767	000166			JSR	R7,SCDSUB		;DO TEST	
15847	100500	050100	000000	000000		.WORD	50100,0,0,0		;ACO	
15848	100506	000000								
15849	100510	000000	000000			.WORD	0,0		;RESULT	
15850	100514	047700				.WORD	47700		; TEST FPS	
15851	100516	147705				.WORD	147705		;RESULT FPS	
15852						;13/LONG, EXP>2**32, FIC=0				
15853	100520	012737	000000	002776		MOV	#0,B#FLAG		;NO INTERRUPT	
15854	100526	004767	000134			JSR	R7,SCDSUB		;DO TEST	
15855	100532	050377	177777	177777		.WORD	50377,-1,-1,-1		;ACO	
15856	100540	177777								
15857	100542	000000	000000			.WORD	0,0		;RESULT	
15858	100546	007300				.WORD	7300		; TEST FPS	
15859	100550	007305				.WORD	7305		;RESULT FPS	
15860						;14/LONG, EXP<0				
15861	100552	005037	002776			CLR	B#FLAG		;NO INTERRUPTS	
15862	100556	004767	000104			JSR	R7,SCDSUB		;DO TEST	
15863	100562	100200	177777	177777		.WORD	100200,-1,-1,-1		;ACO	

C7

```
15864 100570 177777
15865 100572 000000 000000          .WORD 0,0          ;RESULT
15866 100576 007757          .WORD 7757         ; TEST FPS
15867 100600 007744          .WORD 7744         ;RESULT FPS
15868                                     ;15/INT, EXP<0
15869 100602 005037 002776          CLR  @#FLAG        ;NO INTERRUPTS
15870 100606 004767 000054          JSR  R7,SCDSUB     ;DO TEST
15871 100612 037700 177777 177777   .WORD 37700,-1,-1,-2 ;ACO
15872 100620 177776
15873 100622 000000 177777          .WORD 0,-1         ;RESULT
15874 100626 007600          .WORD 7600         ; TEST FPS
15875 100630 007604          .WORD 7604         ;RESULT FPS
15876                                     ;16/INT, EXP=10
15877 100632 005037 002776          CLR  @#FLAG        ;NO INTERRUPTS
15878 100636 004767 000024          JSR  R7,SCDSUB     ;DO TEST
15879 100642 004377 177777 177777   .WORD 4377,-1,-1,-1 ;ACO
15880 100650 177777
15881 100652 000000 177777          .WORD 0,-1         ;RESULT
15882 100656 007600          .WORD 7600         ; TEST FPS
15883 100660 007604          .WORD 7604         ;RESULT FPS
15884
15885
15886 100662 000167 000214          JMP  HOP21         ;GET OVER SUBROUTINE
15887                                     ;XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
15888                                     ;XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
15889                                     ;STCDI, STCDL, STCFI, STCFL
15890
15891                                     ;
15892                                     ;          ACO
15893                                     ;          RESULT
15894                                     ;          FPS BEFORE EXECUTION
15895                                     ;          FPS AFTER EXECUTION
15896                                     ;          (FEC)
15897                                     ;
15898                                     ;TRAP ON CONVERSION FAILURE
15899                                     ;XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
15900                                     ;XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
15901                                     ;
15901 100666 012602          SCDSUB: MOV (SP),R2          ; RETURN ADDRESS TO USE AS POINTER
15902 100670 012737 100756 000244     MOV @508,@#FPVEC   ;REDIRECT TRAP VECTOR
15903 100676 012701 003104          MOV @RECDST+2,R1   ;POINT TO RESULT AREA
15904 100702 012711 177777          MOV @-1,(R1)       ;PRELOAD RECEIVE DATA BUFFER
15905 100706 012741 177777          MOV @-1,-(R1)
15906 100712 012700 000200          MOV @200,R0        ;SET FPS TO DOUBLE
15907 100716 170100          LDFPS R0           ;
15908 100720 010204          MOV R2,R4          ;POINT TO ACO DATA
15909 100722 172414          LDD (R4),ACO       ;LOAD ACO
15910 100724 016200 000014          MOV 14(R2),R0      ;GET TEST FPS
15911 100730 170100          LDFPS R0           ;LOAD TEST FPS
15912
15913 100732 175411          404: STCDI ACO,(R1) ;*TEST INSTRUCTION(ACCORDING TO MODE)
15914 100734 170327          14: STST (PC)     ;WAIT FOR POSSIBLE FPA TRAP.
15915 100736 000000          .WORD 0            ;STORE STATUS HERE.
15916
15917
15918                                     ;
15918                                     ;INSTRUCTION DIDNT TRAP
15919 100740 032737 000001 002776          BIT @1,@#FLAG      ;VERIFY A NO TRAP CONDITION
```

```

15920 100746 001420          BEQ      2#          ;BRANCH IF GOOD
15921 100750 104003          ERROR    +3          ;FPP ERROR
15922                                     ;INSTRUCTION SHOULD HAVE TRAPPED
15923 100752 000167 000032    JMP      2#          ;REJOIN CODE
15924
15925                                     ;
15926 100756 032737 000001 002776 50#: BIT      @1,@FLAG          ;SEE IF EXPECTING A TRAP
15927 100764 001003          BNE      51#          ;BRANCH IF EXPECTING A TRAP
15928 100766 104003          ERROR    +3          ;FPP ERROR
15929                                     ;INSTRUCTION WASNT SUPPOSE TO TRAP
15930 100770 000167 000014          JMP      2#          ;REJOIN CODE
15931 100774 012604          51#: MOV      (SP)+,R4          ;SEE IF PC = INSTRUCTION
15932 100776 005726          TST      (SP)+          ;CLEAN UP STACK
15933 101000 022704 100734          CMP      @1#,R4          ;
15934 101004 001401          BEQ      2#          ;BRANCH IF GOOD COMPARE
15935 101006 104003          ERROR    +3          ;FPP ERROR
15936                                     ;PC WAS INCORRECT
15937
15938                                     ;
15939                                     ;COMMON CODE FOR TRAP AND NO TRAP
15940 101010 170203          2#: VERIFY STATUS
15941 101012 016200 000016          STFPS   R3          ;SAVE FPS
15942 101016 020003          MOV      16(R2),R0          ;GET EXPECTED STATUS
15943 101020 001401          CMP      R0,R3          ;VERIFY STATUS
15944 101022 104003          BEQ      3#          ;BRANCH IF GOOD
15945                                     ;FPP ERROR
15946 101024 010204          3#: MOV      R2,R4          ;BAD FPS
15947 101026 062704 000010          ADD      @10,R4          ;POINT TO EXPECTED DATA
15948 101032 004767 031616          4#: JSR      R7,DATVFR          ;VERIFY DATA
15949 101036 005767 102016          TST      COUNT
15950 101042 001401          BEQ      5#          ;BRANCH IF GOOD
15951 101044 104003          ERROR    +3          ;FPP ERROR
15952                                     ;BAD ACO
15953 101046 005737 002776          5#: TST      @FLAG          ;SEE IF NEED TO CHECK FEC
15954 101052 001002          BNE      7#          ;BRANCH IF NEED TO CHECK
15955 101054 000162 000020          JMP      20(R2)          ;RETURN FROM TEST
15956                                     ;
15957 101060 012704 003062          7#: VERIFY FEC
15958 101064 170314          MOV      @RECFEC,R4          ;POINT TO FEC AREA
15959 101066 021427 000006          STST    (R4)          ;SAVE FEC
15960 101072 001401          CMP      (R4),@6          ;VERIFY FEC FOR OVERFLOW
15961 101074 104003          BEQ      8#          ;BRANCH IF GOOD
15962                                     ;FPP ERROR
15963 101076 000162 000020          8#: JMP      20(R2)          ;BAD FEC
15964                                     ;RETURN FROM TEST
15965 101102          ;
15966          ;
15967          ;
15968          ;
15969          ;
15970          ;-----
15971          ;TEST STCFI, STCFL
15972          ;
15973          ;
15974          ;
15975 101102          MSCF:

```

E 7

```

15976
15977
15978
15979 101102 005037 002776
15980 101106 004767 177554
15981 101112 044541 052525 177777
15982 101120 177777
15983 101122 000003 102525
15984 101126 007517
15985 101130 007500
15986
15987 101132 005037 002776
15988 101136 004767 177524
15989 101142 002300 177777 177777
15990 101150 177777
15991 101152 000000 177777
15992 101156 007400
15993 101160 007404
15994
15995 101162 012737 000001 002776
15996 101170 004767 177472
15997 101174 070000 177777 177777
15998 101202 177777
15999 101204 000000 000000
16000 101210 007540
16001 101212 107545
16002
16003 101214 005037 002776
16004 101220 004767 177442
16005 101224 052000 000000 177777
16006 101232 177777
16007 101234 000000 177777
16008 101240 047000
16009 101242 047005
16010
16011
16012
16013
16014
16015
16016
16017
16018
16019
16020
16021 101244
16022
16023
16024
16025 101244 004767 000154
16026 101250 020000 000000 000000
16027 101256 000000
16028 101260 177700
16029 101262 007740
16030 101264 007750
16031

;1/LONG EXP =30
CLR B#FLAG ;NO INTERRUPTS
JSR R7,SCDSUB ;DO TEST
.WORD 44541,52525, 1,-1 ;ACO

.WORD 3,102525 ;RESULT
.WORD 7517 ;TEST FPS
.WORD 7500 ;RESULT FPS

;2/INT. EXP<0
CLR B#FLAG ;NO INTERRUPTS
JSR R7,SCDSUB ;DO TEST
.WORD 2300,-1,-1,-1 ;ACO

.WORD 0,-1 ;RESULT
.WORD 7400 ;TEST FPS
.WORD 7404 ;RESULT FPS

;3/LONG. EXP
MOV #1,B#FLAG ;INTERRUPT
JSR R7,SCDSUB ;DO TEST
.WORD 70000,-1,-1,-1 ;ACO

.WORD 0,0 ;RESULT
.WORD 7540 ;TEST FPS
.WORD 107545 ;RESULT FPS

;4/INT. EXP=5, FIC=0, FID=1
CLR B#FLAG ;NO INTERRUPTS
JSR R7,SCDSUB ;DO TEST
.WORD 52000,0,-1,-1 ;ACO

.WORD 0,-1 ;RESULT
.WORD 47000 ;TEST FPS
.WORD 47005 ;RESULT FPS

;
;
;-----
;TEST STEXP
;
;
;
MSXP:
;
;1/EXP=100
JSR R7,SXPSUB ;DO TEST
.WORD 20000,0,0,0 ;ACO

.WORD -100 ;RESULT
.WORD 7740 ;TEST FPS
.WORD 7750 ;RESULT FPS

;2/EXP=201 FLOAT, NEG
    
```

F7

```
16032 101266 004767 000132 JSR R7,SXPSUB ;DO TEST
16033 101272 140377 177777 177777 .WORD 140377, 1,-1.0 ;ACO
16034 101300 000000 .WORD 1 ;RESULT
16035 101302 000001 .WORD 7500 ; TEST FPS
16036 101304 007500 .WORD 7500 ;RESULT FPS
16037 101306 007500 ;3/EXP=-177
16038 JSR R7,SXPSUB ;DO TEST
16039 101310 004767 000110 177777 177777 .WORD 177,-1, 1,-1 ;ACO
16040 101314 000177 177777 177777 .WORD 177600 ;RESULT
16041 101322 177777 .WORD 7700 ; TEST FPS
16042 101324 177600 .WORD 7710 ;RESULT FPS
16043 101326 007700 ;4/EXP=-100
16044 101330 007710 JSR R7,SXPSUB ;DO TEST
16045 .WORD 20000,0,-1,-1 ;ACO
16046 101332 004767 000066 177777 .WORD -100 ;RESULT
16047 101336 020000 000000 177777 .WORD 40200 ; TEST FPS
16048 101344 177777 .WORD 40210 ;RESULT FPS
16049 101346 177700 ;5/EXP=200
16050 101350 040200 JSR R7,SXPSUB ;DO TEST
16051 101352 040210 .WORD 40000,0,0,0 ;ACO
16052 .WORD 0 ;RESULT
16053 101354 004767 000044 000000 000000 .WORD 7700 ; TEST FPS
16054 101360 040000 000000 000000 .WORD 7704 ;RESULT FPS
16055 101366 000000 ;6/EXP=0
16056 101370 000000 JSR R7,SXPSUB ;DO TEST
16057 101372 007700 .WORD 177,-1,-1,-1 ;ACO
16058 101374 007704 .WORD 177600 ;RESULT
16059 .WORD 0 ; TEST FPS
16060 101376 004767 000022 177777 177777 .WORD 10 ;RESULT FPS
16061 101402 000177 177777 177777 ;
16062 101410 177777 ;
16063 101412 177600 ;
16064 101414 000000 ;
16065 101416 000010 ;
16066 ;
16067 ;
16068 101420 000167 000104 JMP HOP22 ;GET OVER SUBROUTINE
16069 ;XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
16070 ;XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
16071 ;STEXP
16072 ;
16073 ; ACO
16074 ; EXPONENT RESULT
16075 ; FPS BEFORE EXECUTION
16076 ; FPS AFTER EXECUTION
16077 ;
16078 ;NO TRAPS CAN OCCUR
16079 ;XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
16080 ;XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
16081 101424 012602 SXPSUB: MOV (SP),R2 ; RETURN ADDRESS TO USE AS POINTER
16082 101426 012737 101516 000244 MOV #500,B#FPVEC ;REDIRECT TRAP VECTOR
16083 101434 012701 003102 MOV #RECDST,R1 ;POINT TO RESULT AREA
16084 101440 012700 000200 MOV #200,R0 ;SET FPS TO DOUBLE
16085 101444 170100 LDFPS R0 ;
16086 101446 010204 MOV R2,R4 ;POINT TO ACO DATA
16087 101450 172414 LDD (R4),ACO ;LOAD ACO
```

```

16088 101452 016200 000012      MOV      12(R2),R0      ;GET TEST FPS
16089 101456 170100              LDFPS   R0              ;LOAD TEST FPS
16090
16091 101460 175011      40:     STEXP   ACO,(R1) ;*TEST INSTRUCTION(ACCORDING TO MODE)
16092
16093      ;
16094 101462 170203      2:     ;VERIFY STATUS
16095 101464 016200 000014      STFPS   R3              ;SAVE FPS
16096 101470 020003      MOV      14(R2),R0      ;GET EXPECTED STATUS
16097 101472 001401      CMP     R0,R3           ;VERIFY STATUS
16098 101474 104003      BEQ     3:              ;BRANCH IF GOOD
16099      ERROR   +3        ;FPP ERROR
16100 101476 016204 000010      3:     MOV      10(R2),R4 ;POINT TO EXPECTED EXPONENT
16101 101502 020437 003102      CMP     R4,B*RECDST    ;VERIFY EXPONENT
16102 101506 001401      BEQ     5:              ;BRANCH IF GOOD
16103 101510 104003      ERROR   +3        ;FPP ERROR
16104      ;BAD ACO
16105 101512 000162 000016      5:     JMP      16(R2)      ;RETURN FROM TEST
16106      ;
16107      ;INSTRUCTION TRAPPED
16108 101516 012600      50:    MOV      (SP)+,R0    ;SAVE PC
16109 101520 012605      MOV     (SP)+,R5        ;SAVE OLD PS
16110 101522 104003      ERROR   +3        ;FPP ERROR
16111      ;WILD TRAP DURING STEXP
16112 101524 000167 177762      JMP     5:           ;REJOIN CODE
16113      ;
16114
16115 101530      HOP22:
16116
16117
16118      .ENABL AMA
16119      .SBTTL TEST - CHECK REGISTER ACCESS
16120      ;CHECK REGISTER ACCESS - THIS TEST WILL VERIFY EACH OF THE THREE
16121      ;CACHE MEMORY SYSTEM REGISTERS CAN BE ACCESSED WITHOUT A TRAP TO
16122      ;LOCATION 4(NON-EXISTANT ADDRESS TRAP) OCCURRING. THE REGISTERS TO
16123      ;BE TESTED ARE:
16124      ;      CACHE CONTROL          17777746
16125      ;      MEMORY SYSTEM ERROR    17777744
16126      ;      HIT/MISS                17777752
16127      ;EACH REGISTER WILL BE ACCESSED WITH A WRITE CYCLE.
16128      ;
16129      ;BGNTST
16130      ;SAVE CONTENT OF LOCATION 4
16131      ;LET LOCATION 4 POINT TO ERROR ROUTINE
16132      ;INITIALIZE R TO TOP OF ADDRESS TABLE
16133      ;DO UNTIL FOR ALL REGISTERS
16134      ;.      TEST REGISTER UNDER TEST
16135      ;.      IF TIMEOUT DID HAPPEN
16136      ;.      ERROR
16137      ;.      ENDIF
16138      ;ENDDO
16139      ;RESTORE CONTENTS OF LOCATION 4
16140      ;EXIT TST
16141      ;
16142      ;ADDRESS TABLE: 17777746
16143      ;                  17777744

```

16144
16145
16146
16147
16148
16149
16150
16151
16152
16153
16154
16155
16156
16157
16158
16159
16160
16161
16162
16163
16164
16165
16166
16167
16168
16169
16170
16171
16172
16173
16174
16175
16176
16177
16178
16179
16180

```

;          17777752
;
;ENDTST
;ERROR ROUTINE: SET TIMEOUT FLAG
;          RETURN
;
;*****
TST2:  SCOPE
        MOV     #TOUT,  B#4
        MOV     B#4,    SLOC00          ;SAVE CONTENTS OF VECTOR 4
        MOV     #ERROUT,B#4          ;LET VECTOR 4 POINT TO ERROR ROUTINE
        CLR     R1                    ;CLEAR TIMEOUT FLAG
        TST    CCR                    ;READ REGISTER UNDER TEST
        TST    R1                      ;TIMEOUT?
        BEQ    2#
        MOV     #CCR, #BDADR          ;STORE LOCATION
        ERROR  +130                   ;TIMEOUT ACCESSING CCR
        CLR     R1                    ;CLEAR TIMEOUT FLAG
        TST    MSER                   ;READ MSER
        TST    R1                      ;TIMEOUT ?
        BEQ    3#
        MOV     #MSER, #BDADR        ;STORE LOCATION
        ERROR  +130                   ;TIMEOUT ACCESSING MSER
        CLR     R1                    ;CLEAR TIMEOUT FLAG
        TST    HITMIS                 ;ACCESS HIT/MISS
        TST    R1                      ;TIMEOUT?
        BEQ    4#
        MOV     #HITMIS, #BDADR      ;STORE LOCATION
        ERROR  +130                   ;TIMEOUT ACCESSING HIT/MISS
        MOV     SLOC00, B#4          ;RESTORE VECTOR 4
        BR     TST3                    ;GO TO NEXT TEST

ERROUT: INC     R1                    ;FLAG TIMEOUT
        RTI

```

```

101530 000004
101532 012737 132334 000004
101540 013737 000004 002762
101546 012737 101652 000004
101554 005001
101556 005737 177746
101562 005701
101564 001404
101566 012737 177746 001122
101574 104130
101576 005001
101600 005737 177744
101604 005701
101606 001404
101610 012737 177744 001122
101616 104130
101620 005001
101622 005737 177752
101626 005701
101630 001404
101632 012737 177752 001122
101640 104130
101642 013737 002762 000004
101650 000402
101652
101652 005201
101654 000002

```

```

16181 .SBTTL TEST - CCR REGISTER BIT TEST
16182 ;CCR REGISTER BIT TEST - THIS TEST WILL VERIFY THAT EACH READ/WRITE BIT OF
16183 ;THE CACHE CONTROL REGISTER CAN BE SET AND CLEARED INDIVIDUALLY AND THAT
16184 ;BITS 15 - 11 AND BIT 8 ARE ALWAYS READ AS ZEROS.
16185 ;
16186 ;BGNTST
16187 ;INITIALIZE GOOD DATA TO #1
16188 ;CLEAR CCR
16189 ;DO UNTIL ALL BITS TESTED
16190 ;. WRITE GOOD DATA TO CCR
16191 ;. READ CCR
16192 ;. IF CCR NOT EQUAL TO GOOD DATA THEN
16193 ;. . IF CCR EQUAL TO ZERO THEN
16194 ;. . . IF GOOD DATA NOT EQUAL TO BIT 15-11 OR BIT 8 THEN
16195 ;. . . . ERROR IN READ/WRITE BITS OF CCR
16196 ;. . . . ENDDIF
16197 ;. . . ENDDIF
16198 ;. . . . ENDDIF
16199 ;. . . . ENDDIF
16200 ;. . . . ENDDIF
16201 ;. . . . ENDDIF
16202 ;. . . . ENDDIF
16203 ;. . . . ENDDIF
16204 ;. . . . ENDDIF
16205 ;. . . . ENDDIF
16206 ;. . . . ENDDIF
16207 ;. . . . ENDDIF
16208 ;. . . . ENDDIF
16209 ;. . . . ENDDIF
16210 ;. . . . ENDDIF
16211 ;. . . . ENDDIF
16212 ;. . . . ENDDIF
16213 ;. . . . ENDDIF
16214 ;. . . . ENDDIF
16215 ;. . . . ENDDIF
16216 ;. . . . ENDDIF
16217 ;. . . . ENDDIF

```

```

16202 ;*****
16203 TST3: SCOPE
16204 MOV #1, R1 ;INITIALIZE GOOD DATA TO #1
16205 CLR CCR ;CLEAR CCR
16206 MOV R1, CCR ;WRITE GOOD DATA TO CCR
16207 CMP CCR, R1 ;IF CCR NOT EQUAL GOOD DATA
16208 BEQ 3# ;THEN
16209 TST CCR ;IF CCR EQUAL TO ZERO
16210 BNE 2# ;THEN
16211 BIT #174400,R1 ;IF GOOD DATA NE TO BIT 15-11 OR BIT 8
16212 BNE 3# ;THEN
16213 ERROR +4 ;ERROR IN READ/WRITE BITS OF CCR
16214 ROL R1 ;UPDATE TO NEXT BIT
16215 BCC 1# ;DO UNTIL ALL BITS TESTED
16216
16217

```



```

16218 .SBTTL TEST - FORCE MISS TEST
16219 ;FORCE MISS TEST - THIS TEST WILL VERIFY THAT ALL REFERENCES MADE
16220 ;WITH EITHER BIT<3> OR BIT<2> OF THE CCR SET CAUSE A CACHE MISS AND
16221 ;LEAVE THE CACHE ENTRY UNCHANGED. FIRST WRITE A TEST ADDRESS WITH
16222 ;BITS<3;2> CLEARED TO ALLOCATE CACHE AND SET A KNOWN DATA PATTERN
16223 ;INTO THE CACHE. THEN SET BIT<2> AND REWRITE THE SAME ADDRESS WITH
16224 ;NEW DATA. NEXT CLEAR BITS<3;2> AND READ THE TEST ADDRESS, THE DATA
16225 ;SHOULD EQUAL TO PATTERN 1. FINALLY READ THE TEST ADDRESS WITH BIT<3>
16226 ;SET, THE DATA SHOULD EQUAL PATTERN 2. A LAST WRITE MUST BE DONE WITH
16227 ;BOTH FORCE BITS CLEARED BECAUSE THE CACHE AND MAIN MEMORY HAVE
16228 ;DIFFERENT DATA.
16229 ;
16230 ;
16231 ;BGNTST
16232 ;WRITE TEST ADDRESS WITH PATTERN 1
16233 ;SET CCR BITS<3;2> = 0,1
16234 ;WRITE TEST ADDRESS WITH PATTERN 2
16235 ;CLEAR CCR BIT<3>
16236 ;READ TEST ADDRESS
16237 ;SAVE HIT/MISS REGISTER DATA
16238 ;COMPARE RECEIVED DATA TO PATTERN 1
16239 ;IF DATA NOT EQUAL THEN
16240 ;. IF DATA EQUAL TO PATTERN 2 THEN
16241 ;. . IF HIT THEN
16242 ;. . . ERROR FORCE MISS WRITES TO CACHE
16243 ;. . . ELSE
16244 ;. . . IF PARITY ERROR INDICATORS EQUAL 0 THEN
16245 ;. . . . ERROR FROCE MISS INVALIDATES CACHE
16246 ;. . . . ELSE
16247 ;. . . . IF ALL PARITY INDICATORS SET THEN
16248 ;. . . . . ERROR PARITY ABORT AFTER FORCE MISS
16249 ;. . . . . ENDIF
16250 ;. . . . IF TAG PARITY ERROR THEN
16251 ;. . . . . ERROR TAG PARITY ERROR AFTER FORCE MISS
16252 ;. . . . . ELSE
16253 ;. . . . . IF B0 AND B1 ERROR THEN
16254 ;. . . . . . ERROR DATA PARITY ERROR AFTER FORCE MISS
16255 ;. . . . . . ENDIF
16256 ;. . . . . IF B0 PARITY ERROR THEN
16257 ;. . . . . . ERROR LOW BYTE PARITY ERROR
16258 ;. . . . . . ENDIF
16259 ;. . . . . IF B1 PARITY ERROR THEN
16260 ;. . . . . . ERROR HIGH BYTE PARITY ERROR
16261 ;. . . . . . ENDIF
16262 ;. . . . . . ENDIF
16263 ;. . . . . . ENDIF
16264 ;. . . . . . ENDIF
16265 ;. . . . . . ELSE
16266 ;. . . . . . ERROR IN DATA PATH
16267 ;. . . . . . ENDIF
16268 ;ENDIF
16269 ;SET CCR<3;2> = 1,0
16270 ;READ TEST ADDRESS
16271 ;SAVE HIT/MISS REGISTER DATA
16272 ;COMPARE RECEIVED DATA TO PATTERN 2
16273 ;IF DATA NOT EQUAL THEN

```

```

16274      ;.      IF RECIEVED DATA EQUAL TO PATTERN 1 THEN
16275      ;.      .      IF HIT THEN
16276      ;.      .      .      ERROR FORCE MISS READS FROM CACHE
16277      ;.      .      .      ELSE
16278      ;.      .      .      .      ERROR FORCE MISS READS FROM CACHE AND MISS
16279      ;.      .      .      .      ENDIF
16280      ;.      .      ELSE
16281      ;.      .      .      ERROR IN DATA PATH
16282      ;.      .      .      ENDIF
16283      ;ENDIF
16284      ;CLEAR CCR<3:2>
16285      ;WRITE TEST ADDRESS
16286      ;ENDTST
16287      ;
16288      ;*****
16289      TST4:  SCOPE
16290      101724 000004      MOV      #0114, SLOC00      ;SAVE CONTENTS OF VECTOR 114
16291      101726 013737 000114 002762      MOV      #FMPARR,#0114      ;SETUP PARITY VECTOR TO POINT TO HANDLER
16292      101734 012737 102230 000114      CLR      R3      ;CLEAR MSER SAVE LOCATION
16293      101742 005003      CLR      #0TSTLOC      ;WRITE TEST LOCATION WITH PATTERN 1
16294      101744 005037 003122      MOV      #BIT02, CCR      ;SET CCR BITS<3:2> = 0,1
16295      101750 012737 000004 177746      MOV      #177777,#0TSTLOC      ;WRITE TEST LOCATION WITH PATTERN 2
16296      101756 012737 177777 003122      MOV      #200, CCR      ;CLEAR CCR BIT 3 AND SET PARITY ABORTS
16297      101764 012737 000200 177746      MOV      #177777,#GDDAT      ;SAVE DATA IN MEMORY
16298      101772 012737 177777 001124      MOV      #0TSTLOC,R1      ;READ TEST ADDRESS
16299      102000 013701 003122      MOV      #0MITHIS,R2      ;SAVE HIT/MISS DATA
16300      102004 013702 177752      TST      R1      ;COMPARE RECEIVED DATA TO PATTERN 1
16301      102010 005701      BEQ      1#      ;IF DATAS NOT EQUAL THEN
16302      102012 001451      CMP      #177777,R1      ;IF DATA EQUAL TO PATTERN 2
16303      102014 022701 177777      BNE      106#      ;THEN
16304      102020 001045      BIT      #BIT01, R2      ;IF HIT
16305      102022 032702 000002      BEQ      100#      ;THEN
16306      102026 001402      ERROR   +5      ;FORCE MISS WRITES TO CACHE
16307      102030 104005      BR      1#      ;ELSE
16308      102032 000441      BIT      #100340,R3      ;IF PARITY INDICATORS EQUAL 0
16309      102034 032703 100340 100#      BNE      101#      ;THEN
16310      102040 001002      ERROR   +6      ;FORCE MISS WRITE INVALIDATES CACHE
16311      102042 104006      BR      1#      ;ELSE
16312      102044 000434      CMP      #100340,R3      ;IF ALL PARITY INDICATORS SET
16313      102046 022703 100340 101#      BNE      102#      ;THEN
16314      102052 001002      ERROR   +7      ;PARITY ABORT AFTER FORCE MISS
16315      102054 104007      BR      1#      ;ELSE
16316      102056 000427      BIT      #BIT05, R3      ;IF TAG PARITY ERROR
16317      102060 032703 000040 102#      BEQ      103#      ;THEN
16318      102064 001402      ERROR   +10      ;TAG PARITY ERROR AFTER FORCE MISS
16319      102066 104010      BR      1#      ;ELSE
16320      102070 000422      MOV      R3, R4      ;COPY MSER INTO REG 4
16321      102072 010304 103#      BIC      #177477,R4      ;MASK FOR B0 AND B1 DATA
16322      102074 042704 177477 103#      CMP      #300, R4      ;IF B0 AND B1 DATA
16323      102100 022704 000300      BNE      104#      ;THEN
16324      102104 001002      ERROR   +11      ;DATA PARITY ERROR AFTER FORCE MISS
16325      102106 104011      BR      1#      ;ELSE
16326      102110 000412      BIT      #100, R3      ;IF B0 ERROR
16327      102112 032703 000100 104#      BEQ      105#      ;THEN
16328      102116 001401      ERROR   +12      ;LOW BYTE PARITY ERROR AFTER FORCE MISS
16329      102120 104012      BR      1#      ;IF B1 ERROR
16329      102122 032703 000200 105#      BIT      #200, R3

```


16359
16360
16361
16362
16363
16364
16365
16366
16367
16368
16369
16370
16371
16372
16373
16374
16375
16376
16377
16378
16379
16380
16381
16382
16383
16384
16385
16386
16387
16388
16389
16390
16391
16392
16393
16394
16395
16396
16397
16398
16399
16400
16401
16402
16403
16404
16405
16406
16407

102242 000004
102244 013737 000114 002762
102252 012737 102366 000114
102260 005037 003122
102264 012737 000004 177746
102272 012737 177777 003122
102300 012737 000200 177746
102306 013701 003122
102312 013737 177752 110152
102320 032737 000004 110152
102326 001001
102330 104045
102332 013701 023122 11:
102336 013737 177752 110152
102344 032737 000004 110152
102352 001401
102354 104045
102356 013737 002762 000114 2:
102364 000403
102366 013703 177744
102372 000002

```
.SBTTL T ST - HIT/MISS REGISTER TEST PART 1
;HIT/MIS REGISTER TEST PART 1 - THIS TEST WILL VERIFY THAT THE HIT/MISS
;REGISTER CORRECTLY LOGS HITS AND MISSES.FIRST WRITE A TEST ADDRESS WITH
;BITS<3:2> CLEARED TO ALLOCATE CACHE AND SET A KNOWN DATA PATTERN INTO
;THE CACHE. THEN SET BIT<2> AND REWRITE THE SAME ADDRESS WITH NEW DATA.
;NEXT CLEAR CCR BITS<3:2> AND READ THE TEST ADDRESS, THE HIT/MISS REGISTER
;SHOULD LOGGED A HIT. FINALLY READ THE TEST ADDRESS PLUS 20000(8) THE
;HIT/MISS REGISTER SHOULD HAVE LOGGED A MISS.
;
;
;BGNTST
;WRITE TEST ADDRESS WITH PATTERN 1
;SET CCR BITS<3:2> = 0,1
;WRITE TEST ADDRESS WITH PATTERN 2
;CLEAR CCR BIT<3>
;READ TEST ADDRESS
;IF HIT/MISS REGISTER BIT 1 NOT SET THEN
;. ERROR IN RECORDING HITS IN HIT/MISS
;ENDIF
;READ TEST ADDRESS + 20000(8)
;IF HIT/MISS REGISTER BIT 1 SET THEN
;. ERROR IN RECORDING HITS IN HIT/MISS
;ENDIF
;ENDTST
;
;*****
TST5: SCOPE
MOV #114, SLOC00 ;SAVE CONTENTS OF VECTOR 114
MOV HMPARR,#114 ;SETUP PARITY VECTOR TO POINT TO HANDLER
CLR #TSTLOC ;WRITE TEST LOCATION WITH PATTERN 1
MOV #BIT02, CCR ;SET CCR BITS<3:2> = 0,1
MOV #177777,#TSTLOC ;WRITE TEST LOCATION WITH PATTERN 2
MOV #200, CCR ;CLEAR CCR BIT 3 AND SET PARITY ABORTS
MOV #TSTLOC,R1 ;READ TEST ADDRESS
MOV HITMIS,RECDAT ;STORE REGISTER
BIT #BIT02,RECDAT ;IF HIT/MISS REGISTER BIT 1 NOT SET
BNE 11 ;THEN
ERROR +45 ;ERROR IN RECORDING HITS IN HIT/MISS
MOV #TSTLOC+8192.,R1 ;READ TEST LOCATION + 20000(8)
MOV HITMIS,RECDAT ;STORE REGISTER
BIT #BIT02,RECDAT ;IF HIT/MISS REGISTER BIT 1 SET
BEQ 21 ;THEN
ERROR +45 ;ERROR IN RECORDING HITS IN HIT/MISS
MOV SLOC00, #114 ;RESTORE VECTOR 114
BR TST6 ;GO TO NEXT TEST

HMPARR: MOV MSER, R3 ;SAVE CONTENTS OF MEMORY SYSTEM ERROR
RTI ;REGISTER AND RETURN
```

16408
16409
16410
16411
16412
16413
16414
16415
16416
16417
16418
16419
16420
16421
16422
16423
16424
16425
16426
16427
16428
16429
16430
16431
16432
16433
16434
16435
16436
16437
16438
16439
16440
16441
16442
16443
16444
16445
16446
16447
16448
16449
16450
16451
16452
16453
16454
16455
16456
16457
16458
16459
16460
16461
16462
16463

```

.SBTTL TEST - HIT/MISS REGISTER TEST
;HIT/MISS REGISTER TEST - THIS TEST WILL VERIFY THAT THE HIT/MISS
;REGISTER CORRECTLY LOGS CACHE HITS AND MISSES. IT WILL ALSO VERIFY
;THAT EACH BIT OF THE REGISTER IS UNIQUE. THIS WILL BE DONE BY
;FLOATING A ZERO THROUGH A FIELD OF ONES. THE ROTATING WILL BE DONE
;BY EXECUTING A TST @HM (WHERE HM IS THE ADDRESS OF THE HIT/MISS
;REGISTER) AT SUCCESSIVE POSITIONS IN A SET OF EIGHT NOPS. THE READ
;OF THE I/O PAGE ADDRESS OF THE HIT/MISS REGISTER SHOULD CAUSE A
;MISS TO BE RECORDED.
;
;BGNTST
;INITIALIZE LOOP INDICATOR
;INITIALIZE EXPECTED DATA
;DO UNTIL LOOP INDICATOR = SEVEN
;. PUT BACKGROUND DATA INTO EXECUTION BUFFER
;. PUT TST INSTRUCTION INTO TEST LOCATION
;. JUMP TO EXECUTE BUFFER
;. IF EXPECTED DATA NE RECEIVED DATA THEN
;. ERROR IN RECORDING HITS IN HIT/MISS
;. ENDF
;. INCREMENT LOOP INDICATOR
;. UPDATE EXPECTED DATA
;ENDDO
;EXIT TST
;
;BACKGROUND DATA:NOP
; NOP
; NOP
; NOP
; NOP
; NOP
; NOP
; NOP
; MOV @HM,R2
; RTS PC
;ENDTST
;*****
TST6: SCOPE
CLR LOOPIN ;INITIALIZE LOOP INDICATOR
MOV @TSTLOC+2002,@TMP1 ;SAVE FOR LATER
MOV @TSTLOC+2,R3 ;GET ADDRESS OF EXECUTION BUFFER
MOV @EXPTBL,R4 ;GET ADDRESS OF EXPECTED DATA TABLE
MOV @HITMIS,R5 ;PUT ADDRESS OF HIT/MISS REGISTER IN GPR
1@: CMP LOOPIN,@7 ;DO UNTIL LOOP INDICATOR EQUALS 7
BEQ ENDMRT ;THEN EXIT
MOV @13,R2
MOV @BACDAT,R0 ;PUT BACKGROUND DATA INTO
MOV @TSTLOC,R1 ;EXECUTION BUFFER
2@: MOV (R0), (R1)+
SOB R2,@2 ;LOOP FOR TEN WORDS
CMP LOOPIN,@6 ;IS THIS LAST LOOP
BNE 3@ ;IF YES THEN
MOV @TMP1,@TSTLOC+2002 ;INVALIDATE FETCH OF "RECDAT"
BR 4@ ;ELSE
3@: MOV @5737,(R3)+ ;MOVE "TST" INSTRUCTION TO BUFFER
MOV @HITMIS,(R3) ;MOVE HIT.MISS REG. ADD. TO BUFFER

```

102374	000004			
102376	005037	003114		
102402	013737	023144	001162	
102410	012703	003124		
102414	012704	102564		
102420	012705	177752		
102424	023727	003114	000007	1@:
102432	001440			
102434	012702	000013		
102440	012700	102536		
102444	012701	003122		
102450	012021			2@:
102452	077202			
102454	023727	003114	000006	
102462	001004			
102464	013737	001162	023144	
102472	000404			
102474	012723	005737		3@:
102500	012713	177752		

16494
16495
16496
16497
16498
16499
16500
16501
16502
16503
16504
16505
16506
16507
16508
16509
16510
16511
16512
16513
16514
16515
16516
16517
16518
16519
16520
16521
16522
16523
16524
16525
16526
16527
16528
16529
16530
16531
16532
16533
16534
16535
16536
16537
16538
16539
16540
16541
16542
16543
16544
16545
16546
16547
16548
16549

```
.SBTTL TEST - BYTE ALLOCATION TEST
;BYTE ALLOCATION TEST - THIS TEST WILL VERIFY THAT THE CACHE SYSTEM CORRECTLY
;HANDLES BYTE ACCESSES. THE TEST WILL FIRST CHECK THAT A WRITE ACCESS WHICH
;IS A MISS DOES NOT UPDATE THE CACHE. THIS WILL BE DONE BY FIRST ASSURING
;A MISS AT A TEST LOCATION. THEN A WRITE BYTE ACCESS WILL BE DONE. FINALLY
;THE LOCATION WILL BE READ. THE WRITE BYTE SHOULD NOT HAVE ALLOCATED THE
;ADDRESS. NEXT THE TEST WILL VERIFY THAT IF A WRITE BYTE ACCESS IS A HIT
;THAT THE CACHE LOCATION IS UPDATED. THE TEST WILL FIRST WRITE A TEST LOCATION
;WITH A PATTERN TO ALLOCATE THE ADDRESS. THEN A SECOND PATTERN WILL BE WRITTEN
;TO THE HIGH BYTE OF THE TEST LOCATION. THE TEST LOCATION WILL THEN BE READ.
;IF THE HIGH BYTE OF THE TEST LOCATION IS EQUAL TO THE SECOND PATTERN THEN THE
;LOCATION WAS UPDATED. THE SECOND TEST WILL BE REPEATED TO TEST LOW BYTE
;ACCESSES.
;
;BGNTST
;SAVE VECTOR 114
;LET VECTOR 114 POINT TO BYTE PARITY ROUTINE
;SET PARITY ABORT BIT IN CACHE CONTROL REGISTER
;READ TEST LOCATION + 4K
;WRITE LOW BYTE TO TEST ADDRESS
;READ LOW BYTE OF TEST ADDRESS
;IF HIT/MISS REGISTER BIT 1 SET THEN
;.      ERROR WRITE BYTE ALLOCATES THE CACHE
;ENDIF
;WRITE PATTERN 1 TO TEST LOCATION
;WRITE BYTE PATTERN 2 TO TEST LOCATION+1
;IF BIT1 NOTSET IN HIT/MISS REGISTER THEN
;.      IF B0 PARITY ERROR THEN
;.          ERROR LOW BYTE PARITY ERROR ON WRITE BYTE HIT
;.      ELSE
;.          IF B1 PARITY ERROR THEN
;.              ERROR HIGH BYTE PARITY ERROR ON WRITE BYTE HIT
;.          ELSE
;.              WRITE BYTE HIT DOES NOT RECORD A HIT
;.          ENDF
;.      ENDF
;ELSE
;.      READ TEST LOCATION
;.      IF RECIEVED DATA NOT EQUAL TO EXPECTED DATA THEN
;.          IF BYTE DATA REVERSED THEN
;.              ERROR BYTES REVERSED ON WRITE CYCLES
;.          ELSE
;.              IF HIGH BYTE DATA ZERO THEN
;.                  ERROR IN WRITING TO HIGH BYTE
;.              ELSE
;.                  ERROR IN WRITING TO HIGH BYTE
;.              ENDF
;.          ENDF
;.      ENDF
;ENDIF
;WRITE PATTERN 1 TO TEST LOCATION
;WRITE BYTE PATTERN 2 TO TEST LOCATION LOW BYTE
;IF BIT1 NOTSET IN HIT/MISS REGISTER THEN
;.      IF B0 PARITY ERROR THEN
;.          ERROR LOW BYTE PARITY
;.      ELSE
```

```

16550      .      IF B1 PARITY ERROR THEN
16551      .      .      ERROR HIGH BYTE PRITY
16552      .      .      ELSE
16553      .      .      .      WRITE BYTE HIT DOES NOT RECORD A HIT
16554      .      .      .      ENDIF
16555      .      .      ENDIF
16556      .      ELSE
16557      .      .      READ TEST LOCATION
16558      .      .      IF RECIEVED DATA NOT EQUAL TO EXPECTED DATA THEN
16559      .      .      .      IF BYTE DATA REVERSED THEN
16560      .      .      .      .      ERROR BYTES REVERSED
16561      .      .      .      .      ELSE
16562      .      .      .      .      .      IF LOW BYTE DATA ZERO THEN
16563      .      .      .      .      .      .      ERROR IN DATA PATH
16564      .      .      .      .      .      .      ELSE
16565      .      .      .      .      .      .      .      ERROR IN DATA PATH
16566      .      .      .      .      .      .      .      ENDIF
16567      .      .      .      .      .      .      ENDIF
16568      .      .      .      .      .      .      ENDIF
16569      .      .      .      .      .      .      ENDIF
16570      .      .      .      .      .      .      CLEAR CACHE CONTROL REGISTER
16571      .      .      .      .      .      .      RESTORE VECTOR 114
16572      .      .      .      .      .      .      EXIT TST
16573      .      .      .      .      .      .      .
16574      .      .      .      .      .      .      .      BYTE PARITY ROUTINE:   SAVE MSER
16575      .      .      .      .      .      .      .      .      RETURN
16576      .      .      .      .      .      .      .      .
16577      .      .      .      .      .      .      .      .      .
16578      .      .      .      .      .      .      .      .      .
16579      .      .      .      .      .      .      .      .      .      .
16580      .      .      .      .      .      .      .      .      .      .      .
16581      .      .      .      .      .      .      .      .      .      .      .
16582      .      .      .      .      .      .      .      .      .      .      .
16583      .      .      .      .      .      .      .      .      .      .      .
16584      .      .      .      .      .      .      .      .      .      .      .
16585      .      .      .      .      .      .      .      .      .      .      .
16586      .      .      .      .      .      .      .      .      .      .      .
16587      .      .      .      .      .      .      .      .      .      .      .
16588      .      .      .      .      .      .      .      .      .      .      .
16589      .      .      .      .      .      .      .      .      .      .      .
16590      .      .      .      .      .      .      .      .      .      .      .
16591      .      .      .      .      .      .      .      .      .      .      .
16592      .      .      .      .      .      .      .      .      .      .      .
16593      .      .      .      .      .      .      .      .      .      .      .
16594      .      .      .      .      .      .      .      .      .      .      .
16595      .      .      .      .      .      .      .      .      .      .      .
16596      .      .      .      .      .      .      .      .      .      .      .
16597      .      .      .      .      .      .      .      .      .      .      .
16598      .      .      .      .      .      .      .      .      .      .      .
16599      .      .      .      .      .      .      .      .      .      .      .
16600      .      .      .      .      .      .      .      .      .      .      .
16601      .      .      .      .      .      .      .      .      .      .      .
16602      .      .      .      .      .      .      .      .      .      .      .
16603      .      .      .      .      .      .      .      .      .      .      .
16604      .      .      .      .      .      .      .      .      .      .      .
16605      .      .      .      .      .      .      .      .      .      .      .

```

```

TST7:  SCOPE
      MOV    @B114, SLOC00      ;SAVE VECTOR 114
      MOV    @BYPAR, @B114      ;LET VECTOR 114 POINT TO ABORT ROUTINE
      CLR    R3                  ;CLEAR MSER SAVE REGISTER
      MOV    @BIT07, CCR        ;SET PARITY ABORT BIT IN CCR
      TST    TSTLOC+8192.       ;READ TEST LOCATION + 4K TO CAUSE MISS
      CLRB   TSTLOC             ;WRITE LOW BYTE OF TEST LOCATION
      TSTB   TSTLOC             ;READ LOW BYTE OF TEST LOCATION
      MOV    MITHIS, RECDAT      ;STORE REGISTER
      BIT    @BIT02, RECDAT     ;IF BIT1 OF HIT/MISS REGISTER SET
      BEQ    1#                 ;THEN
      ERROR  +20                ;WRITE BYTE ALLOCATES CACHE
1#:    CLR    TSTLOC             ;WRITE PATTERN 1 TO TEST LOCATION
      BISB   @377, @TSTLOC+1    ;WRITE PATTERN 2 TO HIGH BYTE
      MOV    MITHIS, RECDAT      ;STORE REGISTER
      BIT    @BIT02, RECDAT     ;IF BIT1 NOTSETIN HIT/MISS REGISTER
      BNE   2#                 ;THEN
101#:  ERROR  +21                ;WRITE BYTE HIT DOES NOT RECORD HIT
      BR    3#                 ;ELSE
2#:    CMP    @177400, @TSTLOC   ;IF TEST LOCATION NOT EQUAL TO
      BEQ    3#                 ;PATTERN 2 THEN
      ERROR  +22                ;BYTES REVERSED ON WRITE CYCLES
3#:    CLR    TSTLOC             ;WRITE PATTFRN 1 TO TEST LOCATION
      BISB   @377, @TSTLOC     ;WRITE PATTERN 2 TO LOW BYTE
      MOV    MITHIS, RECDAT      ;STORE REGISTER
      BIT    @BIT02, RECDAT     ;IF BIT1 NOTSETIN HIT/MISS REGISTER
      BNE   4#                 ;THEN
4#:

```



```

16606 102762 104012          ERROR      +12           ;LOW BYTE PARITY ERROR ON WRITE BYTE HIT
16607 102764 022737 000377 003122 4#:      CMP      @377, @TSTLOC ;IF TEST LOCATION NOT EQUAL TO
16608 102772 001401          BEQ      5#           ;PATTERN 2 THEN
16609 102774 104022          ERROR      +22           ;BYTES REVERSED ON WRITE CYCLES
16610 102776 005037 177746          CLR      CCR         ;CLEAR CCR BEFORE EXIT
16611 103002 013737 002762 000114 5#:      MOV      SLOC00, @114 ;RESTORE VECTOR 114
16612 103010 000405          BR       TST10       ;GO TO NEXT TEST
16613
16614
16615 103012 011637 001122          BYPARR: MOV      (SP), @BDADR ;SAVE ADDRESS THAT CAUSE ABORT
16616 103016 013703 177744          MOV      MSR,      R3   ;SAVE CONTENTS OF MSR
16617 103022 000002          RTI                     ;RETURN
16618

```

```

16619
16620
16621
16622
16623
16624
16625
16626
16627
16628
16629
16630
16631
16632
16633
16634
16635
16636
16637
16638
16639
16640
16641
16642
16643
16644
16645
16646
16647
16648
16649
16650
16651
16652
16653
16654
16655
16656
16657
16658
16659
16660
16661
16662
16663
16664
16665 103024 000004
16666 103026 004737 131362
16667 103032 005037 003122
16668 103036 012737 177777 001124
16669 103044 052737 100000 172300
16670 103052 005237 177572
16671 103056 012737 177777 003122
16672 103064 005037 177572
16673 103070 042737 100000 172300
16674 103076 013701 003122

```

```

.SBTTL TEST - PDR BIT15 (BYPASS) TEST
;PDR BIT15 (BYPASS) TEST - THIS TEST WILL VERIFY THAT WHEN BIT<15> IS SET
;IN A PDR AND AN ACCESS IS MADE TO A LOCATION MAPPED BY THE SELECTED PDR
;THAT WOULD NORMALLY CAUSE A CACHE ACCESS, THE CACHE IS BYPASSED (I.E. THE
;CACHE LOCATION IS INVALIDATED AND A MAIN MEMORY IS READ. THIS WILL BE DONE
;BY FIRST WRITING A TEST LOCATION WITH A KNOWN PATTERN TO ALLOCATE THE ADDRESS.
;THEN THE LOCATION WILL BE WRITTEN AGAIN WITH THE MMU ENABLED AND BIT <15> SET
;IN THE CONTROLLING PDR WITH A NEW PATTERN. THE LOCATION WILL THEN BE READ
;AND A MISS SHOULD BE LOGGED IN THE HIT/MISS REGISTER. THIS READ WILL ALSO
;BRING VALID DATA INTO CACHE FROM MEMORY. THE MMU WILL AGAIN BE ENABLED
;WITH BIT <15> SET AND A READ CYCLE DONE. THIS SHOULD INVALIDATE THE CACHE.
;NEXT THE MMU WILL BE DISABLED AND THE LOCATION READ FOR A THIRD TIME. THIS
;WILL BE DONE WITH BIT<15> STILL SET. A MISS SHOULD ALSO BE LOGGED. LASTLY
;BIT<15> WILL BE CLEARED AND THE MMU ENABLED AND THE LOCATION AGAIN READ.
;THIS TIME A CACHE HIT SHOULD BE LOGGED.
;
;
;BGNST
;SETUP MMU REGISTERS
;WRITE TEST LOCATION WITH PATTERN 1
;SET BIT<15> IN PDR FOR TEST LOCATION
;ENABLE MMU
;WRITE TEST LOCATION WITH PATTERN 2
;DISABLE MMU AND CLEAR BIT<15> IN PDR
;READ TEST LOCATION
;IF HIT/MISS REGISTER BIT<1> SET THEN
;. ERROR CONDITIONAL BYPASS DOESN'T INVALIDATE CACHE
;ENDIF
;SET BIT<15> IN PDR FOR TEST LOCATION
;ENABLE MMU
;READ TEST LOCATION (SHOULD INVALIDATE CACHE)
;DISABLE MMU
;READ TEST LOCATION
;IF HIT/MISS REGISTER BIT<1> SET THEN
;. ERROR CONDITIONAL BYPASS DOESN'T INVALIDATE CACHE
;ENDIF
;CLEAR BIT<15> IN PDR
;TURN ON MMU
;READ TEST LOCATION
;IF HIT/MISS REGISTER BIT<1> NOT SET THEN
;. ERROR IN RECORDING HITS IN HIT/MISS
;ENDIF
;TURN OFF MMU
;ENDTST
;
;*****
TST10: SCOPE
        JSR      PC,      INITMM      ;SETUP MEMORY MANAGEMENT REGISTERS
        CLR      @TSTLOC             ;WRITE TEST LOCATION WITH PATTERN 1
        MOV      @177777,@GDDAT      ;SAVE DATA IN MEMORY
        BIS      @BIT15,KIPDRO        ;SET BIT15 IN PDR FOR TEST LOCATION
        INC      SRO                  ;TURN ON MEMORY MANAGEMENT
        MOV      @177777,@TSTLOC      ;WRITE TEST LOCATION WITH PATTERN 2
        CLR      SRO                  ;TURN OFF MEMORY MANAGEMENT
        BIC      @BIT15,KIPDRO        ;CLEAR BIT15 IN PDR FOR TEST LOCATION
        MOV      @TSTLOC,R1           ;READ TEST LOCATION

```



```

16697 .SBTTL TEST - FLUSH CACHE TEST
16698 ;FLUSH CACHE TEST - THIS TEST WILL VERIFY THAT WHEN CCR BIT<8> IS
16699 ;SET, THE ENTIRE CACHE IS INVALIDATED. FIRST 8K BYTES OF ADDRESSES
16700 ;WILL BE READ TO ALLOCATE CACHE. THEN THE CACHE WILL BE FLUSHED.
16701 ;THE SAME SET OF ADDRESS WILL THEN BE READ AND THE HIT/MISS REGISTER
16702 ;CHECKED AFTER EACH READ FOR A MISS TO BE LOGGED.
16703 ;
16704 ;BGNTST
16705 ;GET FIRST ADDRESS OF 8KB BUFFER
16706 ;INITIALIZE LOOP COUNTER TO 4KWORD COUNT
16707 ;DO UNTIL LOOP COUNTER = 0
16708 ;. READ &ADDRESS.
16709 ;ENDDO
16710 ;GET FIRST ADDRESS OF 8KB BUFFER
16711 ;INITIALIZE LOOP COUNTER TO 2KWORD COUNT
16712 ;INITIALIZE MISS COUNT TO 4KWORD COUNT
16713 ;FLUSH CACHE
16714 ;DO UNTIL LOOP COUNTER = 0
16715 ;. READ &ADDRESS.
16716 ;. ICREMENT ADDRESS TO READ EVERY 2WORDS
16717 ;. IF HIT/MISS REGISTER BIT<1> SET THEN
16718 ;. DECREMENT MISS COUNT
16719 ;. ENDIF
16720 ;ENDDO
16721 ;GET FIRST ADDRESS OF 8KB BUFFER
16722 ;INITIALIZE LOOP COUNTER TO 4KWORD COUNT
16723 ;DO UNTIL LOOP COUNTER = 0
16724 ;. READ &ADDRESS.
16725 ;ENDDO
16726 ;GET LAST ADDRESS OF 8KB BUFFER
16727 ;INITIALIZE LOOP COUNTER TO 2KWORD COUNT
16728 ;FLUSH CACHE
16729 ;DO UNTIL LOOP COUNTER = 0
16730 ;. READ &ADDRESS-.
16731 ;. DECREMENT ADDRESS TO READ EVERY 2WORDS
16732 ;. IF HIT/MISS REGISTER BIT<1> SET THEN
16733 ;. DECREMENT MISS COUNT
16734 ;. ENDIF
16735 ;ENDDO
16736 ;IF MISS COUNT NOT EQUAL TO 4096. THEN
16737 ;. ERROR HITS RECORDED AFTER FLUSHING CACHE
16738 ;ENDIF
16739 ;ENDTST
16740 ;
16741 ;*****
16742 103234 000004 TST11: SCOPE
16743 103236 004737 131362 JSR PC, INITMM ;INITIALIZE MMU
16744 103242 012737 001600 172354 MOV #1600,KIPAR6 ;LET PAR6 POINT TO LOW 28K
16745 103250 012701 140000 MOV #140000,R1 ;GET ADDRESS OF 8K BYTE BUFFER
16746 103254 005237 177572 INC SRO ;ENABLE MMU
16747 103260 012702 010000 MOV #4096.. R2 ;INIT LOOP COUNTER TO 4K WORD COUNT
16748 103264 005721 11: TST (R1). ;READ ADDRESS TO ALLOCATE CACHE
16749 103266 077202 SOB R2, 11 ;DO UNTIL ALL LOCATIONS ALLOCATED
16750 103270 012701 140000 MOV #140000,R1 ;GET ADDRESS OF 8K BYTE BUFFER
16751 103274 012702 004000 MOV #2048.. R2 ;INIT LOOP COUNTER TO 2K WORD COUNT
16752 103300 012703 010000 MOV #4096.. R3 ;INITIALIZE MISS COUNT TO 4K

```


16782
16783
16784
16785
16786
16787
16788
16789
16790
16791
16792
16793
16794
16795
16796
16797
16798
16799
16800
16801
16802
16803
16804
16805
16806
16807
16808
16809
16810
16811 103442 000004
16812 103444 005737 003122
16813 103450 005737 003124
16814 103454 052737 001000 177746
16815 103462 005737 003122
16816 103466 013737 177752 110152
16817 103474 032737 000004 110152
16818 103502 001001
16819 103504 104045
16820 103506 005037 003124
16821 103512 013737 177752 110152
16822 103520 032737 000004 110152
16823 103526 001001
16824 103530 104045
16825 103532 005737 003122
16826 103536 013737 177752 110152
16827 103544 032737 000004 110152
16828 103552 001401
16829 103554 104025
16830 103556 005037 003124
16831 103562 013737 177752 110152
16832 103570 032737 000004 110152
16833 103576 001401
16834 103600 104025
16835 103602 042737 001000 177746
16836

```

.SBTTL TEST - UNCONDITIONAL BYPASS TEST
;UNCONDITIONAL BYPASS TEST - THIS TEST WILL VERIFY THAT WHEN CCR
;BIT<9> IS SET, A MEMORY REFERENCE IS FORCED TO MAIN MEMORY. THIS
;WILL ALSO VERIFY THAT READ AND WRITE HIT INVALIDATE THE CACHE
;LOCATIONS WHEN BYPASS IS SET.
;
;BGNTST
;READ TEST LOCATIONS TO SETUP POSSIBILITY OF HIT
;SET CCR BIT<9>
;READ FIRST TEST LOCATION
;IF HIT/MISS REGISTER BIT<1> NOT SET THEN
;. ERROR IN RECORDING HITS IN HIT/MISS
;ENDIF
;WRITE SECOND TEST LOCATION
;IF HIT/MISS REGISTER BIT<1> NOT SET THEN
;. ERROR IN RECORDING HITS IN HIT/MISS
;ENDIF
;CLEAR CCR BIT<9>
;READ FIRST LOCATION
;IF HIT/MISS REGISTER BIT<1> SET THEN
;. ERROR BYPASS DOESN'T INVALIDATE CACHE
;ENDIF
;READ SECOND LOCATION
;IF HIT/MISS REGISTER BIT<1> SET THEN
;. ERROR BYPASS DOESN'T INVALIDATE CACHE
;ENDIF
;ENDTST
;
;*****

```

```

TST12: SCOPE
TST      @TSTLOC           ;ALLOCATE FIRST TEST LOCATION
TST      @TSTLOC+2       ;ALLOCATE SECOND TEST LOCATION
BIS      @BIT09,CCR       ;SET CCR BIT 9 (CACHE BYPASS)
10:      TST      @TSTLOC   ;READ FIRST TEST LOCATION
MOV      HITMIS,RECDAT    ;STORE HIT/MISS TO REGISTER 2
BIT      @BIT02,RECDAT    ;IF HIT/MISS REG. BIT 1 NOT SET
BNE      20              ;THEN
ERROR    +45             ;ERROR IN RECORDING HITS IN HIT/MISS WITH CCR<9>
20:      CLR      @TSTLOC+2 ;WRITE SECOND LOCATION
MOV      HITMIS,RECDAT    ;STORE HIT/MISS TO REGISTER 2
BIT      @BIT02,RECDAT    ;IF HIT/MISS REG. BIT 1 NOT SET
BNE      30              ;THEN
ERROR    +45             ;ERROR IN RECORDING HITS IN HIT/MISS WITH CCR<9>
30:      TST      @TSTLOC   ;READ FIRST TEST LOCATION
MOV      HITMIS,RECDAT    ;STORE HIT/MISS TO REGISTER 2
BIT      @BIT02,RECDAT    ;IF HIT/MISS REG. BIT 1 SET
BEQ      40              ;THEN
ERROR    +25             ;BYPASS DOESN'T INVALIDATE CACHE
40:      CLR      @TSTLOC+2 ;WRITE SECOND LOCATION
MOV      HITMIS,RECDAT    ;STORE HIT/MISS TO REGISTER 2
BIT      @BIT02,RECDAT    ;IF HIT/MISS REG. BIT 1 SET
BEQ      50              ;THEN
ERROR    +25             ;BYPASS DOESN'T INVALIDATE CACHE
50:      BIC      @BIT09,CCR ;RESTORE CCR

```

```

16837 .SBITL TEST - WRITE WRONG DATA PARITY TEST
16838 ;WRITE WRONG DATA PARITY TEST - THIS TEST WILL VERIFY THAT WHEN CCR
16839 ;BIT<6> = 1 AND CCR BITS<7,0> = 0,1, A READ MISS OCCURS AFTER A
16840 ;WRITE. THE WRITE WITH CCR BIT<6> = 1 TO A LOCATION WILL CAUSE A
16841 ;CACHE UPDATE AND WRONG PARITY TO BE WRITTEN SO WHEN THE LOCATION
16842 ;IS READ INSTEAD OF A HIT BEING RECORDED THE CACHE PARITY ERROR
16843 ;WILL CAUSE A CACHE MISS. THIS TEST WILL BE DONE A BYTE AT A TIME.
16844 ;
16845 ;BGNTST
16846 ;SAVE CONTENTS OF VECTOR 114
16847 ;LET VECTOR 114 POINT TO ABORT ROUTINE
16848 ;CLEAR MSER
16849 ;IF MSER NOT CLEAR THEN
16850 ;. ERROR MSER DOESN'T CLEAR ON WRITE REFERENCE
16851 ;ENDIF
16852 ;WRITE TEST LOCATION
16853 ;SET BITS<6,0> IN CCR
16854 ;WRITE TEST LOCATION LOW BYTE
16855 ;CLEAR CCR BIT<6> (WRITE WRONG DATA PARITY)
16856 ;INITIALIZE ERROR INDICATORS
16857 ;READ TEST LOCATION LOW BYTE
16858 ;IF BIT<1> SET IN HIT/MISS REGISTER THEN
16859 ;. PARITY ERROR DOESN'T CAUSE MISS
16860 ;ELSE
16861 ;. IF MSER BITS <7:5> ZERO THEN
16862 ;. PARITY ERROR DOESN'T SET MSER PROPERLY
16863 ;. ELSE
16864 ;. SET ERROR IN LOW BYTE INDICATOR
16865 ;. ENDF
16866 ;. ENDF
16867 ;ENDIF
16868 ;CLEAR MSER
16869 ;IF MSER NOT CLEAR THEN
16870 ;. ERROR MSER DOESN'T CLEAR ON WRITE REFERENCE
16871 ;ENDIF
16872 ;SET CCR BIT<6>
16873 ;WRITE TEST LOCATION HIGH BYTE
16874 ;CLEAR CCR BIT<6>
16875 ;READ TEST LOCATI HIGH BYTE
16876 ;IF BIT<1> SET IN HIT/MISS REGISTER THEN
16877 ;. IF MSER BITS<7:5> NOT SET THEN
16878 ;. PARITY ERROR DOESN'T CAUSE A MISS
16879 ;. ELSE
16880 ;. SET ERROR IN HIGH BYTE INDICATOR
16881 ;. ENDF
16882 ;ELSE
16883 ;. IF MSER BITS <7:5> ZERO THEN
16884 ;. PARITY ERROR DOESN'T SET MSER
16885 ;. ENDF
16886 ;ENDIF
16887 ;RESTORE CONTENTS OF VECTOR 114
16888 ;IF ERROR INDICATORS SET THEN
16889 ;. IF ERROR IN BOTH BYTES THEN
16890 ;. PARITY ERROR IGNORED
16891 ;. ELSE
16892 ;. IF ERROR IN LOW BYTE THEN

```

```

16893                                     ;.      :      .      LOW BYTE PARITY ERROR IGNORED
16894                                     ;.      :      ELSE
16895                                     ;.      :      HIGH BYTE PARITY ERROR IGNORED
16896                                     ;.      :      ENDIF
16897                                     ;.      .      ENDIF
16898 ;ENDIF
16899 ;EXIT TST
16900
16901 ;DATA PARITY ABORT ROUTINE:
16902 ;
16903 ;                                     ILLEGAL PARITY INTERRUPT
16904 ;                                     RETURN
16905 ;
16906 ;ENDIF
16907 ;*****
16907 103610 000004 TST13: SCOPE
16908 103612 013737 000114 002762 MOV #114, SLOC00 ;SAVE CONTENTS OF VECTOR 114
16909 103620 012737 104062 000114 MOV #DAPAB0,B#114 ;LET VECTOR POINT TO ABORT ROUTINE
16910 103626 005037 177744 CLR MSER ;CLEAR MSER
16911 103632 005737 177744 TST MSER ;IF MSER NOT CLEAR
16912 103636 001401 BEQ 1# ;THEN
16913 103640 104026 ERROR +26 ;MSER DOES NOT CLEAR ON WRITE REFERENCE
16914 103642 005037 003122 1# : CLR #TSTLOC ;WRITE TEST LOCATION TO ALLOCATE CACHE
16915 103646 012737 000101 177746 MOV #101, CCR ;SET BITS<6,0> IN CCR
16916 103654 112737 000377 003122 MOVB #377, TSTLOC ;WRITE LOW BYTE WITH BAD PARITY
16917 103662 042737 000100 177746 BIC #BIT06, CCR ;CLEAR WRITE WRONG DATA PARITY BIT
16918 103670 005002 CLR R2 ;CLEAR ERROR INDICATORS
16919 103672 105737 003122 TSTB #TSTLOC ;READ LOW BYTE OF TEST LOCATION
16920 103676 013703 177752 MOV HITMIS, R3 ;SAVE HIT/MISS
16921 103702 032703 000004 BIT #BIT02, R3 ;IF BIT 1 SET IN HIT/MISS REGISTER
16922 103706 001402 BEQ 2# ;THEN
16923 103710 104027 ERROR +27 ;PARITY ERROR DON'T CAUSE A MISS
16924 103712 000405 BR 3# ;ELSE
16925 103714 032737 000340 177744 2# : BIT #340, MSER ;IF MSER BIT<7:5> NOT ZERO
16926 103722 001001 BNE 3# ;THEN
16927 103724 104030 ERROR +30 ;PARITY ERROR DON'T SET MSER WITH CCR<7>=0
16928 103726 005037 177744 3# : CLR MSER ;CLEAR MSER
16929 103732 005737 177744 TST MSER ;IF MSER NOT CLEAR
16930 103736 001401 BEQ 4# ;THEN
16931 103740 104026 ERROR +26 ;MSER DOES NOT CLEAR ON WRITE REFERENCE
16932 103742 052737 000100 177746 4# : BIS #BIT06, CCR ;SET CCR BIT 6 (WRITE WRONG PARITY)
16933 103750 112737 000377 003123 MOVB #377, #TSTLOC+1 ;WRITE HIGH BYTE OF TEST LOCATION
16934 103756 042737 000100 177746 BIC #BIT06, CCR ;CLEAR WRITE WRONG PARITY BIT
16935 103764 105737 003123 TSTB #TSTLOC+1 ;READ HIGH BYTE OF TEST LOCATION
16936 103770 013737 177752 110152 MOV HITMIS,RECDAT ;SAVE HIT/MISS
16937 103776 032737 000004 110152 BIT #BIT02,RECDAT ;IF BIT 1 SET IN HIT/MISS REGISTER
16938 104004 001402 BEQ 5# ;THEN
16939 104006 104027 ERROR +27 ;PARITY ERROR DON'T CAUSE A MISS
16940 104010 000405 BR 6# ;ELSE
16941 104012 032737 000340 177744 5# : BIT #340, MSER ;IF BITS <7:5> ZERO
16942 104020 001001 BNE 6# ;THEN
16943 104022 104030 ERROR +30 ;PARITY ERROR DON'T SET MSER WITH CCR<7>=0
16944 104024 005037 177746 6# : CLR CCR ;CLEAR CCR BEFORE EXIT
16945 104030 013737 002762 000114 MOV SLOC00, B#114 ;RESTORE CONTENTS OF VECTOR 114
16946 104036 032702 000003 BIT #3, R2 ;IF ERROR INDICATORS SET
16947 104042 001401 BEQ 7# ;THEN
16948 104044 104031 ERROR +31 ;PARITY ERROR IGNORED

```


COKDAAO KDJ11-B CLUSTER MACY11 30(1046) 23-JAN-84 18:56 PAGE 310
COKDAA.P11 23-JAN-84 18:55 TEST - WRITE WRONG DATA PARITY TEST

SEQ 0310

16949	104046	005037	177746	74:	CLR	CCR		;CLEAR CCR
16950	104052	013737	002762	000114	MOV	SLOC00,8#114		;RESTORE PARITY TRAP
16951	104060	000404			BR	TST14		;GO TO NEXT TEST
16952								
16953								
16954	104062	011637	001122	DAPABO:	MOV	(SP),	#BDADR	;SAVE ADDRESS THAT CAUSED ABORT
16955	104066	104007			ERROR	+7		;ILLEGAL PARITY INTERRUPT
16956	104070	000002			RTI			
16957								

16958
16959
16960
16961
16962
16963
16964
16965
16966
16967
16968
16969
16970
16971
16972
16973
16974
16975
16976
16977
16978
16979
16980
16981
16982
16983
16984
16985
16986
16987
16988
16989
16990
16991
16992
16993
16994
16995
16996
16997
16998
16999
17000
17001
17002
17003
17004
17005
17006
17007
17008
17009
17010
17011
17012
17013

```

.SBTTL TEST - WRITE WRONG TAG PARITY
;WRITE WRONG TAG PARITY - THIS TEST WILL VERIFY THAT A READ MISS
;OCCURS AFTER A WRITE WILL CCR<10> = 1 AND CCR<7,0> = 0.1. THE WRITE
;TO THE LOCATION WILL CAUSE A CACHE UPDATE BUT THE TAG WILL BE
;WRITTEN WITH THE WRONG PARITY. WHEN THE LOCATION IS READ INSTEAD
;OF A CACHE HIT OCCURRING THE PARITY ERROR SHOULD CAUSE A CACHE
;MISS.
;
;BGNTST
;SAVE CONTENTS OF VECTOR 114
;LET VECTOR 114 POINT TO ABORT ROUTINE
;CLEAR MSER
;SET WRITE WRONG TAG PARITY BIT<10>
;WRITE TEST LOCATION
;CLEAR CCR BIT<10> AND SET ABORT DISABLE BIT<0>
;READ TEST LOCATION
;IF BIT<1> SET IN HIT/MISS REGISTER THEN
;.   IF MSER BITS <7:5> SET THEN
;.   .   PARITY ERROR DOESN'T CAUSE MISS
;.   .   ELSE
;.   .   PARITY ERROR DOESN'T SET MSER WITH CCR<7>=0
;.   .   ENDF
;ENDIF
;SET WRITE WRONG TAG PARITY BIT<10>
;WRITE TO A BYTE OF A TEST LOCATION
;SAVE HIT/MISS REGISTER
;CLEAR WRITE WRONG TAG PARITY BIT
;IF BIT<1> NOT SET IN HIT/MISS REGISTER THEN
;.   ERROR
;ENDIF
;RESTORE VECTOR 114
;EXIT TST

```

ILLEGAL PARITY INTERRUPT
RETURN

ENDTST

```

TST14: SCOPE
        MOV     @114, SLOC00      ;SAVE CONTENTS OF VECTOR 114
        MOV     @TAPAB0,@114     ;LET VECTOR POINT TO ABORT ROUTINE
        CLR     MSER             ;CLEAR MSER
        MOV     @BIT10, CCR       ;SET WRITE WRONG TAG PARITY
        CLR     @TSTLOC          ;WRITE LOCATION WITH BAD TAG PARITY
        MOV     @BIT00, CCR       ;CLEAR BIT 10 AND SET BIT 0
        TST     @TSTLOC          ;READ TEST LOCATION
        MOV     HITMIS,RECDAT     ;SAVE HIT/MISS REGISTER
        BIT     @BIT02,RECDAT     ;IF BIT 1 SET IN HIT/MISS REGISTER
        BEQ     2#               ;THEN
        ERROR   +27              ;PARITY ERROR DON'T CAUSE A MISS
        MOV     SLOC00, @114     ;RESTORE CONTENTS OF VECTOR 114
        CLR     MSER             ;CLEAR ERRORS
        BR      TST15            ;GO TO NEXT TEST

TAPAB0: MOV     (SP),@BDADR       ;SAVE ADDRESS THAT CAUSE ABORT

```

104072	000004		
104074	013737	000114	002762
104102	012737	104174	000114
104110	005037	177744	
104114	012737	002000	177746
104122	005037	003122	
104126	012737	000001	177746
104134	005737	003122	
104140	013737	177752	110152
104146	032737	000004	110152
104154	001401		
104156	104027		
104160	013737	002762	000114
104166	005037	177744	
104172	000404		
104174	011637	001122	

B9

COKDAAO KDJ11 B CLUSTER MACY11 30(1046) 23 JAN 84 18:56 PAGE 312
COKDAA.P11 23 JAN-84 18:55 TEST - WRITE WRONG TAG PARITY

SEQ 0312

17014 104200 104007
17015 104202 000002
17016

ERROR .7
RTI

ILLEGAL PARITY INTERRUPT

```

17017 .SBTTL TEST - PARITY ABORT TEST
17018 ;PARITY ABORT TEST - THIS TEST WILL VERIFY THAT WHEN CCR<7,0> =
17019 ;1,0, AN ABORT OCCURS ON THE EXECUTION OF AN INSTRUCTION THAT HAS
17020 ;BEEN WRITTEN WITH WRONG PARITY.
17021 ;
17022 ;
17023 ;BGNTST
17024 ;SAVF VECTOR 114
17025 ;SAVE VECTOR 4
17026 ;LET VECTOR 114 POINT TO ABORT ROUTINE
17027 ;LET VECTOR 4 POINT TO ERROR ROUTINE
17028 ;CLEAR EXPECTING ABORT FLAG
17029 ;SET CCR<10> WRITE WRONG TAG PARITY BIT
17030 ;WRITE TEST ADDRESS
17031 ;CLEAR CCR<10>
17032 ;SET CCR TO #200 ENABLE PARITY ABORTS
17033 ;SET EXPECTING ABORT FLAG
17034 ;READ TEST ADDRESS
17035 ;IF ABORT FLAG NE 0 THEN
17036 ;. ERROR IN PARITY ABORT LOGIC
17037 ;ENDIF
17038 ;RESTORE VECTOR 114
17039 ;RESTORE VECTOR 4
17040 ;EXIT TST
17041 ;
17042 ;ABORT ROUTINE: IF EXPECTING ABORT FLAG NOT SET THEN
17043 ;. ERROR NO ABORT SHOULD HAVE OCCURRED
17044 ;. ELSE
17045 ;. CLEAR (EXPECTING) ABORT FLAG
17046 ;. ENDIF
17047 ;IF MSER NOT EQUAL TO 100040 THEN
17048 ;. PARITY ABORT LOGIC DOESN'T SET MSER PROPERLY
17049 ;. ENDIF
17050 ;IF PC = UPDATED PC THEN
17051 ;. ILLEGAL PARITY ABORT
17052 ;. ENDIF
17053 ;RETURN
17054 ;
17055 ;ENDTST
17056 ;*****
17057 104204 000004 TST15: SCOPE
17058 104206 013737 000114 002762 MOV #0114, SLOC00 ;SAVE VECTOR 114
17059 104214 013737 000004 002764 MOV #004, SLOC01 ;SAVE VECTOR 4
17060 104222 012737 104324 000114 MOV #ABORTR,#0114 ;LET VECTOR 114 POINT TO ABORT ROUTINE
17061 ;
17062 ; TO AVOID CONFUSION ALLOCATE IN CACHE FOLLOWING INSTRUCTIONS
17063 ;
17064 104230 012704 104230 MOV #.,R4 ;START WITH CURRENT
17065 104234 005724 TST (R4); ;READ A WORD
17066 104236 022704 104324 CMP #ABORTR,R4 ;GOT TO ABORT ROUTINE?
17067 104242 001374 BNE 1# ;IF NOT, KEEP ON ALLOCATING
17068 104244 005000 CLR R0 ;CLEAR EXPECTING ABORT FLAG
17069 104246 012737 002000 177746 MOV #BIT10, CCR ;SET WRITE WRONG PARITY BIT
17070 104254 005037 003122 CLR #TSTLOC ;WRITE TEST LOCATION WITH BAD PARITY
17071 104260 012737 000200 177746 MOV #BIT07, CCR ;ENABLE ABORTS, CLEAR WWP BIT
17072 104266 005100 COM R0 ;SET EXPECTING ABORT FLAG

```

D9

```

17073 104270 005737 003122          ABORTI: TST      @TSTLOC          ;READ TEST LOCATION (SHOULD CAUSE ABORT)
17074 104274 005700                    TST      RO              ;IF ABORT FLAG NOT EQUAL ZERO
17075 104276 001401                    BEQ      1#              ;THEN
17076 104300 104034                    ERROR   +34             ;PARITY ABORT LOGIC DOESN'T WORK
17077 104302 013737 002762 000114 1#:  MOV     SLOC00, @#114    ;RESTORE VECTOR 114
17078 104310 013737 002764 000004    MOV     SLOC01, @#4      ;RESTORE VECTORE 4
17079 104316 005037 177744            CLR     MSER
17080 104322 000426                    BR      TST16           ;GO TO NEXT TEST
17081
17082
17083 104324 013703 177744          ABORTR: MOV     MSER,R3          ;SAVE MSER
17084 104330 005700                    TST     RO              ;IF EXPECTING ABORT FLAG NOT SET
17085 104332 001004                    BNE     1#              ;THEN
17086 104334 011637 001122          MOV     (SP), @BDADR    ;SAVE ABORT ADDRESS
17087 104340 104007                    ERROR   +7              ;ILLEGAL PARITY INTERRUPT
17088 104342 000401                    BR      2#              ;ELSE
17089 104344 005000                    CLR     RO              ;CLEAR (EXPECTING) ABORT FLAG
17090 104346 022737 100040 177744 2#:  CMP     @100040,MSER    ;IF MSER NOT EQUAL TO 100040
17091 104354 001404                    BEQ     3#              ;THEN
17092 104356 012737 100040 001124    MOV     @100040,@GDDAT ;SAVE PROPER MSER SETTING
17093 104364 104035                    ERROR   +35             ;PARITY ABORT DON'T SET MSER PROPERLY
17094 104366 021627 104274          3#:  CMP     (SP), @ABORTI+4 ;IF PC EQUAL TO UPDATE PC
17095 104372 001401                    BEQ     4#              ;THEN
17096 104374 104007                    ERROR   +7              ;ILLEGAL PARITY INTERRUPT
17097 104376 000002          4#:  RTI
17098
    
```

```

17099 .SBTTL TEST - PARITY INTERRUPT TEST
17100 ;PARITY INTERRUPT TEST - THIS TEST WILL VERIFY THAT WHEN CCR<7,0> =
17101 ;0,0, A PARITY INTERRUPT OCCURS AFTER EXECUTION OF AN INSTRUCTION
17102 ;THAT HAS BEEN WRITTEN WITH WRONG PARITY.
17103 ;
17104 ;BGNTST
17105 ;SAVE CONTENTS OF 114
17106 ;SETUP VECTOR 114 TO POINT TO INTERRUPT ROUTINE
17107 ;CLEAR EXPECTING INTERRUPT FLAG
17108 ;WRITE TEST ADDRESS WITH BAD PARITY
17109 ;SET EXPECTING INTERRUPT FLAG
17110 ;READ TEST ADDRESS
17111 ;IF INTERRUPT FLAG NE 0 THEN
17112 ;. PARITY INTERRUPT LOGIC DOESN'T WORK
17113 ;ENDIF
17114 ;RESTORE CONTENTS OF VECTOR 114
17115 ;EXIT TST
17116 ;
17117 ;INTERRUPT ROUTINE: IF EXPECTING INTERRUPT FLAG NE 1 THEN
17118 ;. ERROR NO INTERRUPT SHOULD HAVE OCCURRED
17119 ;. ELSE
17120 ;. CLEAR (EXPECTING) INTERRUPT FLAG
17121 ;. ENDF
17122 ;. IF SAVED PC NE TO UPDATED PC THEN
17123 ;. IF PC = TEST INSTRUCTION PC THEN
17124 ;. ERROR INSTRUCTION ABORTED
17125 ;. ELSE
17126 ;. ILLEGAL PARITY ABORT
17127 ;. ENDF
17128 ;. ENDF
17129 ;. IF MSER NE #340 THEN
17130 ;. PARITY INTERRUPT DOESN'T SET MSER PROPERLY
17131 ;. ENDF
17132 ;. RETURN
17133 ;
17134 ;ENDTST
17135 ;*****
17136 104400 000004 TST16: SCOPE
17137 104402 013737 000114 002762 MOV #0114, SLOC00 ;SAVE CONTENTS OF VECTOR 114
17138 104410 012737 104476 000114 MOV #INTERR,#0114 ;LET VECTOR POINT TO INTERRUPT ROUTINE
17139 ;
17140 ; TO AVOID CONFUSION ALLOCATE IN CACHE FOLLOWING INSTRUCTIONS
17141 ;
17142 104416 012704 104416 MOV #.,R4 ;START WITH CURRENT
17143 104422 005724 104416 10: TST (R4)+ ;READ A WORD
17144 104424 022704 104476 CMP #INTERR,R4 ;GOT TO INTERRUPT ROUTINE?
17145 104430 001374 BNE 10 ;IF NOT, KEEP ON ALLOCATING
17146 104432 005001 CLR R1 ;CLEAR EXPECTING INTERRUPT FLAG
17147 104434 052737 000100 177746 BIS #BIT06, CCR ;SET WRITE WRONG DATA PARITY
17148 104442 005037 003122 CLR #0TSTLOC ;WRITE LOCATION WITH BAD DATA PARITY
17149 104446 005037 177746 CLR CCR ;CLEAR WRITE WRONG DATA PARITY
17150 104452 005101 COM R1 ;SET EXPECTING INTERRUPT FLAG
17151 104454 005737 003122 INTRPC: TST #0TSTLOC ;READ TEST LOCATION
17152 104460 005701 TST R1 ;IF INTERRUPT FLAG NOT EQUAL ZERO
17153 104462 001401 BEQ 10 ;THEN
17154 104464 104036 ERROR +36 ;PARITY INTERRUPT LOGIC DOESN'T WORK

```

```

17155 104466 013737 002762 000114 1$: MOV SLOC00, 8#114 ;RESTORE VECTOR 114
17156 104474 000424 BR TST17 ;GO TO NEXT TEST
17157
17158
17159 104476 005701 INTERR: TST R1 ;IF EXPECTING INTERRUPT FLAG NOT SET
17160 104500 001004 BNE 1$ ;THEN
17161 104502 011637 001122 MOV (SP), #BDADR ;SAVE INTERRUPT ADDRESS
17162 104506 104007 ERROR .7 ;ILLEGAL PARITY INTERRUPT
17163 104510 000401 BR 2$ ;ELSE
17164 104512 005001 1$: CLR R1 ;CLEAR (EXPECTING) INTERRUPT FLAG
17165 104514 021627 104460 2$: CMP (SP), #INTRPC+4 ;IF SAVED PC NOT EQUAL TO UPDATED PC
17166 104520 001401 BEQ 4$ ;THEN
17167 104522 104007 ERROR .7 ;ILLEGAL PARITY INTERRUPT
17168 104524 022737 000340 177744 4$: CMP #340, MSER ;IF MSER NOT EQUAL TO EXPECTED VALUE
17169 104532 001404 BEQ 5$ ;THEN
17170 104534 012737 000340 001124 MOV #340, #GDDAT ;SAVE PROPER MSER
17171 104542 104035 ERROR +35 ;PARITY INTERRUPT DON'T SET MSER PROPERLY
17172 104544 000002 5$: RTI ;RETURN
17173
    
```

```

17174 .SBTTL TEST - MISCELLANEOUS PARITY TEST
17175 ;MISCELLANEOUS PARITY TEST - THIS TEST CHECKS THAT BYPASS CYCLES WITH
17176 ;PARITY ERRORS CAUSE CACHE HIT RESPONSE AND THAT FORCE MISS CYCLES
17177 ;IGNORE PARITY ERRORS.
17178 ;
17179 ;BGNTST
17180 ;WRITE A LOCATION WITH BAD PARITY
17181 ;SET BYPASS IN CCR
17182 ;READ THE LOCATION BACK
17183 ;IF NO HIT OR MSER NOT SET THEN
17184 ;. ERROR
17185 ;ENDIF
17186 ;WRITE A LOCATION WITH BAD PARITY AND SET BYPASS
17187 ;IF MSER SET WHILE READING IT BACK
17188 ;. ERROR
17189 ;ENDIF
17190 ;ENDTST
17191 ;*****
17192 104546 000004 TST17: SCOPE
17193 104550 012703 104550 MOV #.,R3 ;START WITH CURRENT INSTRUCTION
17194 104554 005723 104720 10: TST (R3)+ ;READ A WORD
17195 104556 022703 104720 CMP #4,R3 ;LAST WORD?
17196 104562 001374 BNE 10: ;IF NOT, CONTINUE
17197 ;
17198 ; CHECK BYPASS AND BAD PARITY
17199 ;
17200 104564 013737 000114 002762 MOV #0114, SLOC00 ;SAVE PARITY VECTOR
17201 104572 012737 104626 000114 MOV #11, #0114 ;POINT NEW VECTOR
17202 104600 052737 002101 177746 BIS #BIT10!BIT06!BIT00,CCR ;DATA AND TAG PAR., NO INT.
17203 104606 005037 003122 CLR #TSTLOC ;WRITE CYCLE
17204 104612 012737 001000 177746 MOV #BIT09,CCR ;SET BYPASS
17205 104620 005737 003122 TST #TSTLOC ;BYPASS WITH WRONG PARITY
17206 104624 000410 BR 2: ;
17207 104626 062706 000004 18: ADD #4,SP ;ADJUST STACK
17208 104632 104045 ERROR +45 ;ERROR
17209 104634 032737 000340 177744 BIT #340,MSER ;MSER OK?
17210 104642 001001 BNE 2: ;IF YES, BRANCH
17211 104644 104042 ERROR +42 ;BYPASS WRONG
17212 ;
17213 ; CHECK FORCE MISS AND BAD PARITY
17214 ;
17215 104646 005037 177744 20: CLR MSER ;CLEAR MSER
17216 104652 005037 177746 CLR CCR ;CLEAR CCR
17217 104656 012737 104712 000114 MOV #31, #0114 ;POINT NEW VECTOR
17218 104664 052737 002101 177746 BIS #BIT10!BIT06!BIT00,CCR ;DATA AND TAG PAR., NO INTER
17219 104672 005037 003122 CLR #TSTLOC ;FORCE MISS WITH PARITY
17220 104676 012737 000014 177746 MOV #14,CCR ;FORCE MISS
17221 104704 005737 003122 TST #TSTLOC ;ALLOCATE CACHE
17222 104710 000403 BR 4: ;
17223 104712 104042 30: ERROR +42 ;ADJUST STACK
17224 104714 062706 000004 ADD #4,SP ;CLEAR CCR
17225 104720 005037 177746 40: CLR CCR ;RESTORE PARITY VECTOR
17226 104724 013737 002762 000114 MOV SLOC00, #0114 ;FLUSH CACHE
17227 104732 012737 000400 177746 MOV #BIT08,CCR
17228

```



```

17229 .SBTTL TEST - MEMORY SYSTEM ERROR REGISTER TEST
17230 ;MEMORY SYSTEM ERROR REGISTER TEST - THIS TEST WILL VERIFY THE
17231 ;FUNCTIONALITY OF BITS <15> AND <7:5> OF THE MEMORY SYSTEM ERROR
17232 ;REGISTER. THIS TEST WILL USE THE WRITE WRONG PARITY BITS (BITS<10>
17233 ;AND <6> OF THE CCR) TO WRITE BAD PARITY INTO A LOCATION. THE
17234 ;LOCATION WILL THEN BE READ WITH CACHE TRAPS ENABLED AND THE MSER
17235 ;WILL BE CHECKED AFTER THE ABORT FOR THE CORRECT BIT(S) BEING SET.
17236 ;THIS WILL BE DONE FOR ALL COMBINATIONS OF BITS<10> AND <6> FOR WORD
17237 ;ACCESSES THEN REPEATED FOR ALL COMBINATIONS OF BITS<10> AND <6> FOR
17238 ;BYTE ACCESSES. THE TEST WILL THEN BE REPEATED A THIRD TIME FOR BYTE
17239 ;ACCESSES AND ABORTS DISABLED. THE MSER SHOULD CONTAIN BITS <7:5>
17240 ;SET TO 1'S AND BIT <15> A ZERO FOR ALL COMBINATIONS.
17241 ;
17242 ;BGNTST
17243 ;SAVE CONTENTS OF VECTOR 114
17244 ;SETUP VECTOR TO POINT TO ABORT ROUTINE
17245 ;INITIALIZE LOOP COUNTER
17246 ;DO UNTIL ALL WORD COMBINATIONS CHECKED
17247 ;.
17248 ;. INITIALIZE MSER
17249 ;. SETUP CCR FROM CCR TABLE
17250 ;. READ TEST LOCATION TO ALLOCATE LOCATION WITH DESIRED PARITY
17251 ;. CLEAR <10,6> FROM CCR
17252 ;. SETUP CCR FOR ABORT
17253 ;. READ TEST LOCATION ;THIS COULD CAUSE TRAP
17254 ;. IF EXPECTED DATA NE RECEIVED DATA THEN
17255 ;. ERROR IN SETTING MSER
17256 ;.
17257 ;. ENDF
17258 ;. UPDATE LOOP COUNTER
17259 ;ENDDO
17260 ;INITIALIZE LOOP COUNTER
17261 ;DO UNTIL ALL BYTE COMBINATIONS CHECKED
17262 ;.
17263 ;. INITIALIZE MSER
17264 ;. SETUP CCR FROM CCR TABLE
17265 ;. READ TEST LOCATION TO ALLOCATE LOCATION WITH DESIRED PARITY
17266 ;. CLEAR <10,6> FROM CCR
17267 ;. SETUP CCR FOR ABORT
17268 ;. READ LOW BYTE TEST LOCATION
17269 ;. GET EXPECTED BYTE DATA FROM TABLE
17270 ;. IF EXPECTED DATA NE RECEIVED DATA THEN
17271 ;. ERROR IN SETTING MSER
17272 ;.
17273 ;. ENDF
17274 ;. INCREMENT LOOP COUNTER
17275 ;ENDDO
17276 ;INITIALIZE LOOP COUNTER
17277 ;DO UNTIL ALL BYTE COMBINATIONS CHECKED
17278 ;.
17279 ;. INITIALIZE MSER
17280 ;. SETUP CCR FROM CCR TABLE
17281 ;. READ TEST LOCATION TO ALLOCATE LOCATION WITH DESIRED PARITY
17282 ;. CLEAR <10,6> FROM CCR
17283 ;. SETUP CCR FOR NO ABORTS
17284 ;.

```

```

17285 ;. READ LOW BYTE TEST LOCATION
17286 ;. IF RECEIVED DATA NE TO #340 THEN
17287 ;. ERROR IN SETTING MSER
17288 ;. ENDF
17289 ;. INITIALIZE MSER
17290 ;. READ HIGH BYTE TEST LOCATION
17291 ;. IF RECEIVED DATA NE #340 THEN
17292 ;. ERROR IN SETTING MSER
17293 ;. ENDF
17294 ;. INCREMENT LOOP COUNTER
17295 ;ENDDO
17296 ;EXIT TST
17297 ;
17298 ;CCR TABLE: 0
17299 ; 100
17300 ; 2000
17301 ; 2100
17302 ;EXPECTED WORD DATA: 0
17303 ; 100300
17304 ; 100040
17305 ; 100340
17306 ;EXPECTED BYTE DATA: 0
17307 ; 0
17308 ; 100100
17309 ; 100200
17310 ; 100040
17311 ; 100040
17312 ; 100140
17313 ; 100240
17314 ;ABORT ROUTINE: RTI
17315 ;
17316 ;ENDTST
17317 ;*****
17318 104740 000004 TST20: SCOPE
17319 104742 013737 000114 002762 MOV #0114, SLOC00 ;SAVE CONTENTS OF VECTOR 114
17320 104750 012737 105420 000114 MOV #ABROUT,#0114 ;SETUP VECTOR TO POINT TO ABORT ROUTINE
17321 104756 012704 000004 MOV #4, R4 ;INITIALIZE LOOP COUNTER
17322 104762 012700 105360 MOV #CCRTBL,R0 ;GET ADDRESS OF CCR TABLE
17323 104766 012701 105370 MOV #EXPWDT,R1 ;GET ADDRESS OF EXPECTED DATA TABLE
17324 104772 005037 177744 10: CLR MSER ;INITIALIZE MSER DATA
17325 104776 012037 177746 MOV (R0)+, CCR ;SETUP CCR FROM CCR TABLE
17326 105002 005037 003122 CLR #TSTLOC ;ALLOCATE CACHE LOC. WITH DESIRED PARITY
17327 105006 012737 000200 177746 MOV #BIT07, CCR ;SETUP CCR TO ABORT POSSIBLE BAD PARITY
17328 105014 005737 003122 TST #TSTLOC ;READ TEST LOCATION
17329 105020 021137 177744 CMP (R1), MSER ;IF RECEIVED DATA NOT EQUAL TO EXPECTED
17330 105024 001403 BEQ 20 ;DATA THEN
17331 105026 011137 001124 MOV (R1), #GDDAT ;SAVE PROPER MSER SETTING
17332 105032 104035 ERROR +35 ;MSER NOT SET PROPERLY
17333 105034 005721 20: TST (R1)+ ;INCREMENT POINTER THRU MSER TABLE
17334 105036 005737 023122 TST #TSTLOC+8192. ;TO INSURE MISS ON THE NEXT LOOP
17335 105042 077425 SOB R4, 10 ;LOOP UNTIL ALL COMBINATIONS CHECKED
17336 ;CHECK BYTE OPERATIONS NOW
17337 105044 012704 000004 MOV #4, R4 ;INITIALIZE LOOP COUNTER
17338 105050 012700 105360 MOV #CCRTBL,R0 ;GET ADDRESS OF CCR TABLE
17339 105054 012701 105400 MOV #EXPBDT,R1 ;GET ADDRESS OF EXPECTED BYTE DATA TABLE
17340 105060 005037 177744 30: CLR MSER ;INITIALIZE MSER

```

```

17341 105064 005737 003122          TST      @TSTLOC          ;ALLOCATE TO HAVE WRITE BYTE HIT
17342 105070 011037 177746          MOV      (R0), CCR        ;SETUP CCR FROM TABLE
17343 105074 105037 003122          CLR      @TSTLOC          ;ALLOCATE CACHE LOC. WITH DESIRED PARITY
17344 105100 012737 000200 177746  MOV      @BIT07, CCR      ;SETUP CCR TO ABORT POSSIBLE BAD PARITY
17345 105106 105737 003122          TSTB     @TSTLOC          ;READ LOW BYTE OF TEST LOCATION
17346 105112 021137 177744          CMP      (R1), MSER       ;IF RECEIVED DATA NOT EQUAL TO EXPECTED
17347 105116 001403                    BEQ      4#                ;THEN
17348 105120 011137 001124          MOV      (R1), %GDDAT     ;SAVE PROPER MSER SETTING
17349 105124 104035                    ERROR    +35              ;MSER NOT SET PROPERLY
17350 105126 005721                    4#:  TST      (R1)+         ;INCREMENT POINTER THRU MSER TABLE
17351 105130 005037 177744          CLR      MSER             ;INITIALIZE MSER
17352 105134 005737 003122          TST      @TSTLOC          ;ALLOCATE TO HAVE WRITE BYTE HIT
17353 105140 012037 177746          MOV      (R0)+, CCR       ;SETUP CCR FROM TABLE
17354 105144 105037 003123          CLR      @TSTLOC+1        ;ALLOCATE CACHE LOC. WITH DESIRED PARITY
17355 105150 012737 000200 177746  MOV      @BIT07, CCR      ;SETUP CCR TO ABORT POSSIBLE BAD PARITY
17356 105156 105737 003123          TSTB     @TSTLOC+1        ;READ HIGH BYTE OF TEST LOCATION
17357 105162 021137 177744          CMP      (R1), MSER       ;IF RECEIVED DATA NOT EQUAL TO EXPECTED
17358 105166 001403                    BEQ      5#                ;THEN
17359 105170 011137 001124          MOV      (R1), %GDDAT     ;SAVE PROPER MSER SETTING
17360 105174 104035                    ERROR    +35              ;MSER NOT SET PROPERLY
17361 105176 005721                    5#:  TST      (R1)+         ;INCREMENT POINTER THRU MSER TABLE
17362 105200 077451                    SOB      R4, 3#           ;DO UNTIL ALL BYTE COMBINATIONS CHECKED
17363                                     ;REPEAT WITHOUT ABORT
17364 105202 012704 000003          MOV      @3, R4           ;INITIALIZE LOOP COUNTER
17365 105206 012700 105362          MOV      @CCRTBL+2,R0     ;GET ADDRESS OF CCR TABLE
17366 105212 005037 177744          6#:  CLR      MSER             ;INITIALIZE MSER
17367 105216 005737 003122          TST      @TSTLOC          ;ALLOCATE CACHE LOC.
17368 105222 011037 177746          MOV      (R0), CCR        ;SETUP CCR FROM TABLE
17369 105226 105037 003122          CLR      @TSTLOC          ;ALLOCATE CACHE LOC. WITH DESIRED PARITY
17370 105232 012737 000001 177746  MOV      @BIT00, CCR      ;SETUP CCR TO NOT ABORT
17371 105240 105737 003122          TSTB     @TSTLOC          ;READ LOW BYTE OF TEST LOCATION
17372 105244 022737 000340 177744  CMP      @340, MSER       ;IF RECEIVED DATA NOT EQUAL TO EXPECTED
17373 105252 001404                    BEQ      7#                ;THEN
17374 105254 012737 000340 001124  MOV      @340, %GDDAT     ;SAVE PROPER MSER SETTING
17375 105262 104035                    ERROR    +35              ;MSER NOT SET PROPERLY
17376 105264 005037 177744          7#:  CLR      MSER             ;INITIALIZE MSER
17377 105270 005737 003122          TST      @TSTLOC          ;ALLOCATE CACHE LOC.
17378 105274 012037 177746          MOV      (R0)+, CCR       ;SETUP CCR FROM TABLE
17379 105300 105037 003123          CLR      @TSTLOC+1        ;ALLOCATE CACHE LOC. WITH DESIRED PARITY
17380 105304 012737 000001 177746  MOV      @BIT00, CCR      ;SETUP CCR TO NOT ABORT
17381 105312 105737 003123          TSTB     @TSTLOC+1        ;READ HIGH BYTE OF TEST LOCATION
17382 105316 022737 000340 177744  CMP      @340, MSER       ;IF RECEIVED DATA NOT EQUAL TO EXPECTED
17383 105324 001404                    BEQ      8#                ;THEN
17384 105326 012737 000340 001124  MOV      @340, %GDDAT     ;SAVE PROPER MSER SETTING
17385 105334 104035                    ERROR    +35              ;MSER NOT SET PROPERLY
17386 105336 077453                    8#:  SOB      R4, 6#           ;DO UNTIL ALL BYTE COMBINATIONS CHECKED
17387 105340 005037 177744          CLR      MSER             ;CLEAR ERROR REGISTER
17388 105344 013737 002762 000114  MOV      SLOC00, @114     ;RESTORE VECTOR 114
17389 105352 005037 177746          CLR      CCR              ;CLEAR ALL BIT IN CCR
17390 105356 000421                    BR       TST21            ;GO TO NEXT TEST
17391
17392
17393 105360 000000          CCRTBL: .WORD 0
17394 105362 000100          .WORD 100
17395 105364 002000          .WORD 2000
17396 105366 002100          .WORD 2100

```

17397				
17398	105370	000000	EXPWDT:	.WORD 0
17399	105372	100300		.WORD 100300
17400	105374	100040		.WORD 100040
17401	105376	100340		.WORD 100340
17402				
17403	105400	000000	EXPBDT:	.WORD 0
17404	105402	000000		.WORD 0
17405	105404	100100		.WORD 100100
17406	105406	100200		.WORD 100200
17407	105410	100040		.WORD 100040
17408	105412	100040		.WORD 100040
17409	105414	100140		.WORD 100140
17410	105416	100240		.WORD 100240
17411				
17412	105420	000002	ABROUT:	RTI
17413				
17414				

```

17415 .SBTTL TEST - CHECK PARITY ABORTS BLOCKED BY NON-EXISTENT MEMORY ABORT
17416 ;CHECK PARITY ABORTS BLOCKED BY NON-EXISTENT MEMORY ABORT - THIS TEST WILL
17417 ;VERIFY THAT IF A PARITY ERROR OCCURS ON THE SAME ADDRESS REFERENCE AS A
17418 ;NON-EXISTENT MEMORY ERROR THAT THE CACHE DATA PATH GATE ARRAY BLOCKS THE
17419 ;PARITY ERROR TO THE J-11 CHIP SET. THIS WILL BE DONE BY USING THE DIAGNOSTIC
17420 ;BIT TO CAUSE A PARITY ERROR IN A CACHE REFERENCE THAT DOES NOT HAVE A
17421 ;CORRESPONDING ADDRESS IN MAIN MEMORY. THE ADDRESS WILL THEN BE READ CAUSING
17422 ;BOTH A CACHE PARITY ERROR AND A NON-EXISTENT MEMORY ERROR. TO AVOID HAVING
17423 ;TO SIZE THE ENTIRE MEMORY TO FIND A NON-EXISTENT MEMORY ADDRESS THIS TEST
17424 ;WILL USE THE LARGEST NON-I/O ADDRESS (17757776). THE TEST WILL FIRST READ
17425 ;THIS ADDRESS AND IF A NXM TRAP OCCURS THE TEST WILL BE DONE. IF THE ACCESS
17426 ;TO THIS ADDRESS DOES NOT TRAP THEN THE TEST WILL BE SKIPPED.
17427 ;
17428 ;BGNTST
17429 ;SAVE CONTENTS OF VECTOR 4
17430 ;SAVE CONTENTS OF VECTOR 114
17431 ;LET VECTOR 4 POINT TO CONTINUE TESTING (A:)
17432 ;LET PAR6 = #177400
17433 ;ACCESS ADDRESS 157776 (PHYSICAL 17757776)
17434 ;IF NO TRAP THEN
17435 ;. GOTO ENDTST
17436 ;ENDIF
17437 ;A:
17438 ;SET DIAGNOSTIC AND WRITE WRONG PARITY BITS IN CCR
17439 ;WRITE ADDRESS 157776
17440 ;CLEAR CCR
17441 ;SET PARITY ERROR ABORT BIT IN CCR
17442 ;LET VECTOR 4 POINT TO CONTINUE TESTING (B:)
17443 ;LET VECTOR 114 POINT TO NXM-PARITY ERROR ROUTINE
17444 ;READ ADDRESS 157776
17445 ;IF NO TRAP THEN
17446 ;. ERROR IN ABORT LOGIC
17447 ;ENDIF
17448 ;B:
17449 ;CLEAR CCR
17450 ;RESTORE CONTENTS OF VECTOR 114
17451 ;RESTORE CONTENTS OF VECTOR 4
17452 ;EXIT TST
17453 ;
17454 ;
17455 ;NXM-PARITY ERROR ROUTINE: RESET STACK AFTER TRAP
17456 ; PARITY ABORT NOT BLOCKED BY NXM
17457 ; GOTO B:
17458 ;
17459 ;ENDTST
17460 ;*****
17460 105422 000004 TST21: SCOPE
17461 105424 013737 000004 002762 MOV B#4, SLOC00 ;SAVE CONTENTS OF VECTOR 4
17462 105432 013737 000114 002764 MOV B#114, SLOC01 ;SAVE CONTENTS OF VECTOR 114
17463 105440 012737 105466 000004 MOV #11, B#4 ;LET VECTOR 4 POINT TO CONTINUE TESTING
17464 105446 012737 177400 172354 MOV #177400,KIPAR6 ;LET PAR6 = OFFSET TO HIGHEST MEMORY
17465 105454 005237 177572 INC SRO ;TURN ON MMU
17466 105460 005737 157776 TST B#157776 ;ACCESS ADDRESS 17757776
17467 105464 000426 BR ABOEXT ;IF NO TRAP SKIP TEST
17468 105466 062706 000004 11: ADD #4, SP ;RESET STACK AFTER TRAP
17469 105472 012737 000102 177746 MOV #102, CCR ;SET DIAG. AND WRITE WRONG PARITY BITS
17470 105500 005037 157776 CLR B#157776 ;WRITE TO ADDRESS 17757776

```



```

17490 .SBTTL TEST - MULTIPROCESSING INSTRUCTION TESTS
17491 ;MULTIPROCESSING INSTRUCTION TESTS - THIS TEST WILL VERIFY THAT THE MULTI-
17492 ;PROCESSING INSTRUCTIONS DO A BYPASS OF THE CACHE. THIS TEST WILL NOT VERIFY
17493 ;THE REST OF THE FUNCTIONALITY OF THESE INSTRUCTIONS BECAUSE THAT WILL ALREADY
17494 ;HAVE BEEN CHECKED IN THE BASE INSTRUCTION TESTS. THE TEST WILL FIRST ALLOCATE
17495 ;AN ADDRESS IN CACHE THEN A TSTSET INSTRUCTION WILL BE DONE AT THAT ADDRESS.
17496 ;A HIT SHOULD BE RECORDED ON THE ACCESS. NEXT, THE ADDRESS WILL BE READ AND
17497 ;A MISS SHOULD BE RECORDED BECAUSE THE FORCED BYPASS ON THE TSTSET INSTRUCTION
17498 ;SHOULD HAVE INVALIDATED THE CACHE ENTRY. THE SAME SEQUENCE WILL THEN BE
17499 ;REPEATED FOR THE WRTLCK INSTRUCTION.
17500 ;
17501 ;BGNTST
17502 ;READ TEST LOCATION TO ALLOCATE CACHE
17503 ;DO TSTSET INSTRUCTION
17504 ;IF HIT/MISS REGISTER BIT 3 NOT SET OR BIT 2 SET THEN
17505 ;. ERROR IN MULTI-PROCESSOR HOOKS
17506 ;ENDIF
17507 ;READ TEST LOCATION (ALSO ALLOCATES CACHE FOR WRTLCK)
17508 ;DO WRTLCK INSTRUCTION
17509 ;IF HIT/MISS REGISTER BIT 3 NOT SET OR BIT 2 SET THEN
17510 ;. ERROR IN MULTI-PROCESSOR HOOKS
17511 ;ENDIF
17512 ;READ TEST LOCATION
17513 ;DO ASRB INSTRUCTION
17514 ;IF HIT/MISS REGISTER BIT 3 NOT SET OR BIT 2 SET THEN
17515 ;. ERROR IN MULTI-PROCESSOR HOOKS
17516 ;ENDIF
17517 ;ENDTST
17518 ;NOTE: THE CODE IS POSITION DEPENDENT
17519 ;
17520 ;*****
17521 105600 000004 TST22: SCOPE
17522 105602 005737 003122 TST TSTLOC ;READ TEST LOCATION TO ALLOCATE CACHE
17523 ; TSTSET TSTLOC ;DO TSTSET INSTRUCTION
17524 105606 007237 7#: .WORD 7237 ;THESE NEXT TWO LOCATIONS ARE THE TSTSET
17525 105610 003122 .WORD TSTLOC ;INSTR. BECAUSE THE ASSEMBLER WAS NOT READY
17526 105612 013737 177752 110152 MOV HITMIS,RECDAT ;STORE REGISTER
17527 105620 032737 000010 110152 BIT #BIT3,RECDAT ;IF HIT/MISS REGISTER BIT 3 NOT SET
17528 105626 001001 BNE 1# ;THEN
17529 105630 104045 ERROR +45 ;ERROR IN RECORDING HITS IN HIT/MISS
17530 105632 032737 000004 110152 1#: BIT #BIT2,RECDAT ;IF HIT/MISS REGISTER BIT 2 SET
17531 105640 001404 BEQ 2# ;THEN
17532 105642 013737 105606 001126 MOV B#7#, #BDDAT ;SAVE OPCODE
17533 105650 104041 ERROR +41 ;MULTI-PROCESSOR HOOK INSTRUCTION DOESN'T CAUSE
17534 ;2#: WRTLCK TSTLOC ;DO WRTLCK INSTRUCTION
17535 105652 007337 2#: .WORD 7337 ;THESE NEXT TWO WORDS ARE THE WRTLCK
17536 105654 003122 .WORD TSTLOC ;INSTR. BECAUSE THE ASSEMBLER WAS NOT READY
17537 105656 013737 177752 110152 MOV HITMIS,RECDAT ;STORE REGISTER
17538 105664 032737 000010 110152 BIT #BIT3,RECDAT ;IF HIT/MISS REGISTER BIT 3 NOT SET
17539 105672 001001 BNE 3# ;THEN
17540 105674 104045 ERROR +45 ;ERROR IN RECORDING HITS IN HIT/MISS
17541 105676 032737 000004 110152 3#: BIT #BIT2,RECDAT ;IF HIT/MISS REGISTER BIT 2 SET
17542 105704 001404 BEQ 4# ;THEN
17543 105706 013737 105652 001126 MOV B#2#, #BDDAT ;SAVE OPCODE
17544 105714 104041 ERROR +41 ;MULTI-PROCESSOR HOOK INSTRUCTION DOESN'T CAUSE
17545 105716 106237 003122 4#: ASRB TSTLOC ;THE THIRD BYPASS INSTRUCTION

```



```

17557
17558
17559
17560
17561
17562
17563
17564
17565
17566
17567
17568
17569
17570
17571
17572
17573
17574
17575
17576
17577
17578
17579
17580
17581
17582
17583
17584
17585
17586
17587
17588
17589
17590
17591
17592
17593
17594
17595
17596
17597
17598
17599
17600
17601
17602
17603
17604
17605
17606
17607
17608
17609
17610 105762 000004
17611 105764 004737 131362
17612 105770 012737 002000 172354

```

```

.SBTTL TEST - DATA STORE RAM TESTS
;DATA STORE RAM TESTS  THERE ARE TWO TESTS FOR THE DATA STORE RAM.
;THE FIRST TEST WILL BE A NO DUAL ADDRESSING TEST AND THE SECOND
;TEST WILL BE A DATA RELIABILITY TEST. THE NO DUAL ADDRESSING TEST
;WILL FIRST WRITE EACH WORD OF THE CACHE RAM WITH ITS WORD ADDRESS
;AND VERIFY THE CONTENTS WITH A READ OF EACH ADDRESS. THEN EACH
;BYTE WILL BE WRITTEN WITH ITS ADDRESS AND CHECKED. THE DATA
;RELIABILITY TEST THAT WILL BE USED IS A TEST CALLED MOVING INVERSIONS.
;
;BGNST 1
;SETUP MMU REGISTERS TO HAVE BYPASS ON KERNAL SPACE AND NO
;   BYPASS ON USER SPACE
;LET PS EQUAL KERNAL FOR CURRENT MODE AND USER FOR PREVIOUS
;   MODE
;ENABLE MMU
;GET FIRST ADDRESS OF 4K WORD DATA BUFFER
;CLEAR DATA TO BE WRITTEN
;SET DIAGNOSTIC BIT (BIT<1>) IN CCR
;DO UNTIL DATA TO BE WRITTEN EQUALS 20000(8)
;.   WRITE DATA TO ADDRESS
;.   ADD 2 TO ADDRESS
;.   ADD 2 TO DATA TO BE WRITTEN
;ENDDO
;GET FIRST ADDRESS OF 4K WORD DATA BUFFER
;CLEAR EXPECTED DATA
;DO UNTIL EXPECTED DATA EQUALS 20000(8)
;.   READ ADDRESS
;.   IF RECEIVED DATA NE EXPECTED DATA THEN
;.   .   GOTO DATA STORE PARITY ERROR ROUTINE
;.   ENDF
;.   ADD 2 TO EXPECTED DATA
;.   ADD 2 TO ADDRESS
;ENDDO
;GET FIRST ADDRESS OF 8K BYTE DATA BUFFER
;CLEAR DATA TO BE WRITTEN
;DO UNTIL ALL BYTES CHECKED
;.   WRITE DATA TO ADDRESS
;.   ADD 1 TO ADDRESS
;.   ADD 1 TO DATA TO BE WRITTEN
;ENDDO
;GET FIRST ADDRESS OF 8K BYTE DATA BUFFER
;CLEAR EXPECTED DATA
;DO UNTIL EXPECTED DATA EQUALS 20000(8)
;.   READ ADDRESS
;.   IF RECEIVED DATA NE EXPECTED DATA THEN
;.   .   GOTO DATA STORE PARITY ERROR ROUTINE
;.   ENDF
;.   ADD 1 TO EXPECTED DATA
;.   ADD 1 TO ADDRESS
;ENDDO
;ENDTST
;*****
TST23:  SCOPE
        JSR      PC,      INITMM      ;SETUP MMU REGISTERS
        MOV      #2000,   KIPAR6     ;LET PAR6 MAP TO ADDRESS 200000

```



```

17666 .SBTTL TEST - TAG STORE RAM TESTS
17667 ;TAG STORE RAM TESTS - THERE ARE TWO TESTS FOR THE TAG STORE RAMS. THE FIRST
17668 ;TEST IS AN ADDRESSING TEST TO ENSURE NO DUAL ADDRESSING OF THE TAG STORE,
17669 ;THE SECOND TEST IS A "MOVING INVERSIONS" TEST THAT CHECKS THE DATA RELIABILITY
17670 ;OF THE RAM STORE.
17671 ;
17672 ;DUAL ADDRESSING TEST - THIS WILL BE DONE BY FIRST FLUSHING THE CACHE, THEN
17673 ;THE FIRST 512(10) LOCATIONS (BLOCK 0) WILL BE WRITTEN WITH ADDRESSES THAT
17674 ;WILL CAUSE A INCREMENTING PATTERN TO BE STORED IN THOSE LOCATIONS OF THE TAG
17675 ;STORE RAM. NEXT THE ENTIRE 4K ADDRESS RANGE WILL BE READ, THE HIT/MISS
17676 ;REGISTER SHOULD ONLY REPORT HITS ON THE ADDRESSES THAT WERE ALLOCATED. THIS
17677 ;PROCESS WILL BE REPEATED FOR EACH BLOCK.
17678 ;
17679 ;INITIALIZE LOW ADDRESS
17680 ;SETUP AND ENABLE MMU
17681 ;INITIALIZE BLOCK COUNTER
17682 ;DO UNTIL ALL BLOCKS TESTED (8 TIMES)
17683 ;. FLUSH CACHE AND SET DIAGNOSTIC BIT
17684 ;. LET CURRENT ADDRESS = LOW ADDRESS
17685 ;. INITIALIZE ALLOCATION COUNTER
17686 ;. DO UNTIL ENTIRE BLOCK ALLOCATED (1000 TIMES)
17687 ;. READ CURRENT ADDRESS
17688 ;. ELSE
17689 ;. WRITE CURRENT ADDRESS
17690 ;. ENDIF
17691 ;. UPDATE CURRENT ADDRESS (ALSO ADD 200 TO PAR)
17692 ;. FOR I/O PAGE WRITE THE SAME ADDRESS AS BEFORE
17693 ;. ENDDO
17694 ;. INITIALIZE GOOD ADDRESS
17695 ;. INITIALIZE CURRENT ADDRESS
17696 ;. INITIALIZE LOCATION COUNTER
17697 ;. SAVE CONTENTS OF VECTOR 114
17698 ;. LET VECTOR 114 POINT TO TAG STORE PARITY ABORT ROUTINE
17699 ;. DO UNTIL ALL LOCATIONS CHECKED (1000 TIMES)
17700 ;. INITIALIZE CHECK COUNTER
17701 ;. DO UNTIL ADDRESS IN EACH BLOCK CHECKED
17702 ;. READ CURRENT ADDRESS
17703 ;. IF HIT THEN
17704 ;. IF CURRENT ADDRESS NE GOOD ADDRESS THEN
17705 ;. ERROR
17706 ;. ENDIF
17707 ;. ELSE
17708 ;. IF CURRENT ADDRESS EQUAL GOOD ADDRESS THEN
17709 ;. ERROR
17710 ;. ENDIF
17711 ;. ENDIF
17712 ;. UPDATE GOOD ADDRESS (ADD #2)
17713 ;. UPDATE CURRENT ADDRESS
17714 ;. ENDDO
17715 ;. UPDATE LOW ADDRESS (ADD #2000)
17716 ;. ENDDO
17717 ;ENDDO
17718 ;DISABLE MMU
17719 ;RESTORE VECTOR 114
17720 ;ENDTST
17721

```

```

17722
17723 106266 000004
17724 106270 013737 000004 001160
17725 106276 012737 107002 000004
17726 106304 012737 140000 002766
17727 106312 004737 131362
17728 106316 005237 177572
17729 106322 012737 000020 172516
17730 106330 012737 177770 003114
17731 106336 012701 000000
17732 106342 005037 172354
17733 106346 012737 000402 177746
17734 106354 013737 002766 110172
17735 106362 012737 177400 003112
17736 106370 022737 002000 172354
17737 106376 002413
17738 106400 052737 100000 172314
17739 106406 017702 001560
17740 106412 042737 100000 172314
17741 106420 010277 001546
17742 106424 000402
17743 106426 005077 001540
17744 106432 062737 000002 110172
17745 106440 062737 000200 172354
17746 106446 022737 177600 172354
17747 106454 001003
17748 106456 162737 000200 172354
17749 106464 005237 003112
17750 106470 002737
17751 106472 052737 000004 177746
17752 106500 013737 002766 002770
17753 106506 060137 002770
17754 106512 012737 140000 110172
17755 106520 060137 110172
17756 106524 005037 172354
17757 106530 072127 000006
17758 106534 060137 172354
17759 106540 012737 177600 003112
17760 106546 012737 177770 110146
17761 106554 013737 110172 001122
17762 106562 042737 160000 001122
17763 106570 042737 000004 177746
17764 106576 005777 001370
17765 106602 013737 177752 110152
17766 106610 032737 000004 110152
17767 106616 001406
17768 106620 023737 110172 002770
17769 106626 001407
17770 106630 104046
17771 106632 000405
17772 106634 023737 110172 002770
17773 106642 001001
17774 106644 104047
17775 106646 062737 001000 110172
17776 106654 052737 000004 177746
17777 106662 005237 110146

```

```

*****
TST24: SCOPE
MOV B#4, #TMP0 ;STORE TIMEOUT VECTOR
MOV #20#, B#4 ;POINT NEW
MOV #140000, LOWADD ;INITIALIZE LOW ADDRESS (USE PAR6)
JSR PC, INITMM ;INITIALIZE MMU
INC SR0 ;ENABLE MMU
MOV #BIT04, MMR3 ;ENABLE 22-BIT MAPPING
MOV #-10, LOOPIN ;DO UNTIL ALL BLOCKS TESTED
18: MOV #0, R1 ;DO IN 2 WORDS TO AVOID PHI MEMORY
98: CLR KIPAR6 ;SET UP PAR6 FOR THIS TEST
MOV #402, CCR ;FLUSH CACHE AND SET DIAG BIT
MOV LOWADD, CURADD ;GET FIRST ADDRESS IN CURRENT BLOCK
MOV #-400, ALLCTR ;DO UNTIL ALL ADDRESSES ALLOCATED
28: CMP #2000, KIPAR6 ;IF ADDRESS LESS THAN 32K
BLT 3# ;THEN
BIS #BIT15, KIPDR6 ;SET BYPASS
MOV #CURADD, R2 ;STORE CURRENT DATA
BIC #BIT15, KIPDR6 ;ALLOCATE NEXT ACCESS
MOV R2, #CURADD ;WRITE ALLOCATE
BR 4# ;ELSE
38: CLR #CURADD ;WRITE CURRENT ADDRESS
48: ADD #2, CURADD ;UPDATE CURRENT ADDRESS
ADD #200, KIPAR6
CMP #177600, KIPAR6 ;REACHED I/O PAGE?
BNE 10# ;BRANCH IF NOT
SUB #200, KIPAR6 ;DON'T UPDATE PAR FOR I/O PAGE
108: INC ALLCTR ;IF ALL ADDRESSES ALLOCATED
BLT 2# ;ENDDO
BIS #BIT02, CCR ;RUN WITH FORCE MISS
MOV LOWADD, GOODAD ;INITIALIZE GOOD ADDRESS
ADD R1, GOODAD
MOV #140000, CURADD ;GET FIRST ADDRESS
ADD R1, CURADD ;START WITH 1 OR 2 LOCATION
CLR KIPAR6
ASH #6, R1
ADD R1, KIPAR6 ;MAKE SURE ON THE RIGHT BOUNDARY
MOV #-200, ALLCTR ;DO UNTIL ALL LOCATIONS CHECKED
58: MOV #-10, DCOUNT ;DO UNTIL ADDRESS IN EACH BLOCK CHECKED
68: MOV CURADD, #BDADR ;IN CASE OF ERRORS
BIC #160000, #BDADR ;CLEAR PAR BITS
BIC #BIT02, CCR ;CLEAR FORCE MISS
TST #CURADD ;READ CURRENT ADDRESS
MOV HITMIS, RECDAT ;STORE REGISTER
BIT #BIT2, RECDAT ;IF ACCESS WAS A HIT
BEQ 7# ;THEN
17768 106620 023737 110172 002770 ;IF CURRENT ADDRESS NOT EQUAL TO GOOD
BEQ 8# ;ADDRESS THEN
17769 106626 001407 ;ERROR IN TAG STORE
ERROR +46
BR 8#
78: CMP CURADD, GOODAD ;IF CURRENT ADDRESS EQUAL GOOD ADDRESS
BNE 8# ;THEN
17774 106644 104047 ;ERROR IN TAG STORE
ERROR +47
88: ADD #1000, CURADD ;UPDATE TO NEXT BLOCK
BIS #BIT02, CCR ;RUN WITH FORCE MISS
INC DCOUNT ;IF ADDRESS NOT CHECKED FOR EACH BLOCK

```



```

17800 .SBTTL TEST - STANDALONE MODE TEST
17801 ;THIS TEST VERIFIES THAT NMX CAN BE CREATED IN STANDALONE MODE.
17802 ;
17803 ;ALLOCATE INSTRUCTIONS IN CACHE
17804 ;GUARANTY MISS ON TEST LOCATION
17805 ;IN STANALONE MODE ACCESS TEST LOCATION
17806 ;IF NO TIMEOUT THEN
17807 ;. ERROR
17808 ;ENDIF
17809 ;
17810 ;*****
17811 107004 000004 TST25: SCOPE
17812 107006 012737 000400 177746 MOV #400,CCR ;FLUSH CACHE
17813 107014 012701 107014 MOV #.,R1 ;START WITH CURRENT INSTRUCTION
17814 107020 005721 107014 1#: TST (R1)+ ;READ A WORD
17815 107022 022701 107104 CMP #10#,R1 ;DONE?
17816 107026 001374 BNE 1# ;IF NOT, CONTINUE
17817 107030 005737 020000 TST #20000 ;TO GUARANTY MISS ON 0
17818 107034 013702 000004 MOV #4,R2 ;STORE TIMEOUT VECTOR
17819 107040 012737 107066 000004 MOV #5#,R4 ;POINT NEW TO THE TEST
17820 107046 012737 000340 000006 MOV #340,R#6 ;AT PRIORITY 7
17821 107054 052737 000400 177520 BIS #BIT08,BCSR ;GO TO STANDALONE MODE
17822 107062 005737 000000 TST #0 ;MISS, SHOULD TIMEOUT
17823 107066 042737 000400 177520 5#: BIC #BIT08,BCSR ;CLEAR STANDALONE BIT
17824 107074 022716 107066 CMP #5#,(SP) ;TIMEOUT?
17825 107100 001401 BEQ 10# ;IF YES, BRANCH
17826 107102 104044 ERROR +44
17827 107104 012706 001100 10#: MOV #1100,SP ;RESTORE STACK
17828 107110 010237 000004 MOV R2,R#4 ;AND TIMEOUT VECTOR

```

```

17829 .SBTTL TEST - MOVING INVERSIONS TEST FOR DATA RAMS
17830 ;MOVING INVERSIONS TEST FOR DATA RAMS - THE TEST IS STARTED AFTER LOADING THE
17831 ;RAM STORE WITH 0'S. EACH ADDRESS IS READ AND VERIFIED TO BE ALL 0'S. THEN A
17832 ;1 IS SUBSTITUTED IN A BIT POSITION AND THE NEW WORD IS WRITTEN. NEXT THE
17833 ;ADDRESS IS READ TO VERIFY THE NEW CONTENTS. THIS IS REPEATED FOR EACH BIT OF
17834 ;THE WORD LEAVING THE ARRAY FILLED WITH 1'S. THE WHOLE PROCESS IS REPEATED
17835 ;PLUGGING IN 0'S TO THE 1'S AND REPEATED TWICE MORE ADDRESSING IN THE DOWNWARD
17836 ;DIRECTION. FINALLY EVERYTHING IS REPEATED FOR EACH BIT POSITION BEING THE
17837 ;LSB. TO SAVE TIME AND KNOWING THE LAYOUT OF THE RAM CHIPS INSTEAD OF DOING
17838 ;ONLY A SINGLE BIT AT A TIME EVERY FOURTH BIT WILL BE DONE CONCURRENTLY.
17839 ;THIS TEST RUNS IN STANDALONE MODE.
17840 ;
17841 ;BGNTST
17842 ;SETUP AND ENABLE MMU
17843 ;SETUP CCR TO ABORT PARITY ERRORS
17844 ;CLEAR CACHE
17845 ;DO IN STANDALONE MODE FOR EACH HALF SEPARATELY
17846 ;LET FWOSEQ = #1
17847 ;LET ADDLSB = #1
17848 ;DO UNTIL ADDLSB EQ #20000
17849 ;.   LET CURDAT = 0
17850 ;.   LET RITEDA = #1
17851 ;.   LET NEWDAT = #1
17852 ;.   IF FWOSEQ = #1 THEN
17853 ;.       LET FSTADD EQUAL FIRST ADDRESS OF 4K BYTE BUFFER
17854 ;.       LET LASTAD EQUAL LAST ADDRESS OF 4K BYTE BUFFER
17855 ;.   ELSE
17856 ;.       LET FSTADD EQUAL LAST ADDRESS OF 4K BYTE BUFFER
17857 ;.       LET LASTAD EQUAL FIRST ADDRESS OF 4K BYTE BUFFER
17858 ;.   ENDIF
17859 ;.   LET CURADD = FSTADD
17860 ;.   LET DCOUNT = #C
17861 ;.   SAVE CONTENTS OF VECTOR 114
17862 ;.   LET VECTOR 114 POINT TO DATA STORE PARITY ABORT ROUTINE
17863 ;.   DO UNTIL DCOUNT EQ #10
17864 ;.       LET RECDAT = @CURADD
17865 ;.       IF RECDAT NE CURDAT THEN
17866 ;.           LET R1 EQUAL CURRENT DATA
17867 ;.           GOTO DATA STORE PARITY ERROR ROUTINE
17868 ;.       ENDIF
17869 ;.       IF DCOUNT GT #3 THEN
17870 ;.           LET @CURADD = @CURADD CLEARBY RITEDA
17871 ;.       ELSE
17872 ;.           LET @CURADD = @CURADD SETBY RITEDA
17873 ;.       ENDIF
17874 ;.       LET RECDAT = @CURADD
17875 ;.       IF RECDAT NE NEWDAT THEN
17876 ;.           LET R1 EQUAL NEW DATA
17877 ;.           GOTO DATA STORE PARITY ERROR ROUTINE
17878 ;.       ENDIF
17879 ;.       IF CURADD EQ LASTAD THEN
17880 ;.           IF RITEDA = #210 THEN
17881 ;.               IF DCOUNT NE #7 THEN
17882 ;.                   LET CURDAT = #377
17883 ;.                   LET RITEDA = #1
17884 ;.                   LET NEWDAT = #376

```

```

17885      . . . . . ENDIF
17886      . . . . . ELSE
17887      . . . . . LET CURDAT = NEWDAT
17888      . . . . . ROTATE RITEDA
17889      . . . . . IF DCOUNT GT #3 THEN
17890      . . . . .     LET NEWDAT = NEWDAT CLEAREDBY RITEDA
17891      . . . . . ELSE
17892      . . . . .     LET NEWDAT = NEWDAT SETBY RITEDA
17893      . . . . . ENDIF
17894      . . . . . INCREMENT DCOUNT
17895      . . . . . LET CURADD = FSTADD
17896      . . . . . ELSE
17897      . . . . .     IF FWDSEQ = #1 THEN
17898      . . . . .         LET CURADD = CURADD + ADDLSB
17899      . . . . .         IF CARRY THEN
17900      . . . . .             LET CURADD = CURADD + #1
17901      . . . . .         ENDIF
17902      . . . . .     ELSE
17903      . . . . .         LET CURADD = CURADD - ADDLSB
17904      . . . . .         IF CARRY THEN
17905      . . . . .             LET CURADD = LASTAD - ADDLSB
17906      . . . . .             LET CURADD = CURADD - #1
17907      . . . . .         ENDIF
17908      . . . . .     ENDIF
17909      . . . . . ENDIF
17910      . . . . . ENDDO
17911      . . . . . IF FWDSEQ EQ #1 THEN
17912      . . . . .     LET FWDSEQ = #0
17913      . . . . . ELSE
17914      . . . . .     ROTATE ADDLSB
17915      . . . . .     LET FWDSEQ = #1
17916      . . . . . ENDIF
17917      . . . . . ENDDO
17918      . . . . . RESTORE VECTOR 114
17919      . . . . . ENDTST
17920
17921
17922

```

```

17923 107114 000004 TST26: SCOPE
17924 107116 032777 000200 072014 BIT #BIT07,BSWR ;RUN THIS TEST?
17925 107124 001002 BNE 100# ;IF SET, GO DO IT
17926 107126 000137 110174 JMP ENDMOV ;OTHERWISE, GO TO NEXT TEST
17927 107132 004737 131362 100#: JSR PC, INITHM ;SETUP MEMORY MANAGEMENT
17928 107136 012737 002000 172354 MOV #2000,KIPAR6 ;START ON 32K BOUNDARY
17929 107144 005237 177572 INC SRO ;TURN ON MMU
17930 107150 052737 000002 177746 BIS #2, CCR ;SET DIAG. BIT
17931 107156 013737 000004 001160 MOV #4, #TMPO ;SAVE 4
17932 ;
17933 ;STORE TEST IN THE FIRST 2K AND THEN IN THE SECOND 2K
17934 ;
17935 107164 012703 140000 MOV #140000,R3 ;START FOR THE TEST
17936 107170 012704 150000 MOV #150000,R4 ;LOWER BOUNDARY TEST AREA
17937 107174 012705 157777 MOV #157777,R5 ;HIGH BOUNDARY TEST AREA
17938 107200 000406 BR 2#
17939 107202 012703 150000 1#: MOV #150000,R3 ;START OF THE TEST
17940 107206 012704 140000 MOV #140000,R4 ;LOWER BOUNDARY TEST AREA

```



```

17941 107212 012705 147777          MOV      #147777,R5          ;HIGH BOUNDARY
17942 107216 012702 107330          2:      MOV      #STMOVI,R2      ;START WITH CURRENT
17943 107222 010300                    MOV      R3,R0              ;MOVE TO UPPER 4K
17944 107224 012220          3:      MOV      (R2), (R0),      ;WORD BY WORD
17945 107226 022702 110174          CMP      #ENDMOV,R2        ;ALL DONE
17946 107232 001374                    BNE      3:                  ;
17947 107234 010400                    MOV      R4,R0              ;CLEAR CACHE UNDER TEST
17948 107236 012701 004000          MOV      #4000, R1
17949 107242 005020          4:      CLR      (R0),      ;
17950 107244 077102                    SOB      R1, 4:             ;
17951 107246 004713                    JSR      PC,(R3)            ;GO DO THE ROUTINE
17952 107250 005702                    TST      R2                  ;ANY ERRORS?
17953 107252 001411                    BEQ      5:                  ;IF NOT, CONTINUE
17954 107254 010037 110152          MOV      R0,RECDAT          ;DATA RECEIVED
17955 107260 010237 001122          MOV      R2,#BDADR          ;ADDRESS RECIEVED
17956 107264 042737 140000 001122    BIC      #140000,#BDADR     ;STRIP OF PAR BITS
17957 107272 104043                    ERROR   +43                  ;
17958 107274 000403                    BR       6:                  ;EXIT
17959 107276 022703 150000          5:      CMP      #150000,R3      ;DONE FOR BOTH HALVES?
17960 107302 001337                    BNE      1:                  ;IF NOT, DO AGAIN
17961 107304 013737 001160 000004    6:      MOV      #TMO, #4        ;RESTORE TIMEOUT VECTOR
17962 107312 012737 000400 177746    MOV      #400,CCR           ;INIT CCR FOR EXIT
17963 107320 005037 177572          CLR      SRO                ;TURN OFF MPU
17964 107324 000137 110174          JMP      ENDMOV             ;GO TO NEXT TEST
17965
17966          .DSABL AMA
17967 107330 052737 000400 177520    STMOVI: BIS      #BIT08,#BCSR ;STANDALONE MODE
17968 107336 005002                    CLR      R2                  ;ERROR INDICATOR
17969 107340 012767 000001 000606    MOV      #1, FWDSEQ          ;INIT UPWARD ADDRESSING INDICATOR
17970 107346 012767 000001 000602    MOV      #1, ADDLSB          ;INIT LSB AND DO LOOP UNTIL SHIFTED OUT
17971 107354 042737 100000 172300    BIC      #100000,#KIPDRO     ;NO BYPASS
17972 107362 012737 172360 000004    MOV      #KDPARO,#4         ;ALLOCATE TIMEOUT VECTOR
17973 107370 012737 000340 000006    MOV      #340, #6           ;AT PRIORITY 7
17974 107376 012737 000006 172360    MOV      #6, #KDPARO        ;PUT RETURN
17975 107404 052737 100000 172300    BIS      #100000,#KIPDRO    ;BYPASS
17976 107412 005067 000546          TSTLUP: CLR      CURDAT      ;INIT CURRENT DATA
17977 107416 012767 000021 000534    MOV      #21, RITEDA         ;INIT DATA TO BE WRITTEN
17978 107424 012767 000021 000530    MOV      #21, NEWDAT        ;INIT EXPECTED DATA
17979 107432 005767 000516          TST      FWDSEQ             ;IF ADDRESSING UPWARD
17980 107436 001405                    BEQ      1:                  ;THEN
17981 107440 010467 000522          MOV      R4,FSTADD          ;LET FIRST ADDRESS EQUAL LOWEST VALUE
17982 107444 010567 000520          MOV      R5,LSTADD          ;LET LAST ADDRESS EQUAL HIGHEST VALUE
17983 107450 000404                    BR       2:                  ;ELSE
17984 107452 010567 000510          1:      MOV      R5,FSTADD          ;LET FIRST ADDRESS EQUAL HIGHEST VALUE
17985 107456 010467 000506          MOV      R4,LSTADD          ;LET LAST ADDRESS EQUAL LOWEST VALUE
17986 107462 016767 000500 000502    2:      MOV      FSTADD, CURADD   ;LET CURRENT ADDRESS EQUAL FIRST ADDRESS
17987 107470 005067 000452          CLR      DCOUNT             ;INIT LOOP COUNTER
17988 107474 022767 000010 000444    BGNTLP: CMP      #10, DCOUNT  ;DO LOOP 8 TIMES (4 TIMES TO WRITE 1'S
17989 107502 001567                    BEQ      ENDTLP             ;AND 4 TIMES TO WRITE BACK 0'S)
17990
17991          ; DON'T REWRITE TIMEOUT VECTOR
17992
17993 107504 016700 000462          MOV      CURADD, R0         ;STORE CURRENT ADDRESS
17994 107510 042700 170000          BIC      #170000,R0         ;LEAVE ONLY LOW 4K BITS
17995 107514 022700 000004          CMP      #4, R0             ;TIMEOUT VECTOR?
17996 107520 001531                    BEQ      8:                  ;IF SO, DON'T REWRITE IT

```

17997	107522	022700	000005			CMP	05,	RO		
17998	107526	001526				BEQ	80			
17999	107530	022700	000006			CMP	06,	RO		
18000	107534	001523				BEQ	80			
18001	107536	022700	000007			CMP	07,	RO		
18002	107542	001520				BEQ	80			
18003										
18004										
18005										
18006	107544	016701	000414			MOV	CURDAT, R1			; MOVE GOOD DATA TO R1
18007	107550	117767	000416	000374		MOV	BCURADD, RECDAT			; FIRST READ LOCATION
18008	107556	126767	000370	000400		CMP	RECDAT, CURDAT			; IF RECEIVED DATA NOT EQUAL TO EXPECTED
18009	107564	001402				BEQ	10			; DATA THEN
18010	107566	000167	000334			JMP	EXBAD			; EXIT TEST
18011	107572	016701	000364		10:	MOV	NEWDAT, R1			; MOVE GOOD DATA TO R1
18012	107576	022767	000003	000342		CMP	03,	DCOUNT		; IF LOOP COUNT GREATER THAN 3
18013	107604	002004				BGE	20			; THEN
18014	107606	146777	000346	000356		BIC	RITEDA, BCURADD			; CLEAR TEST DATA BY WRITE DATA
18015	107614	000403				BR	30			; ELSE
18016	107616	156777	000336	000346	20:	BIS	RITEDA, BCURADD			; SET TEST DATA BY WRITE DATA
18017	107624	117767	000342	000320	30:	MOV	BCURADD, RECDAT			; DO READ AFTER WRITE
18018	107632	126767	000314	000322		CMP	RECDAT, NEWDAT			; IF RECEIVED DATA NOT EQUAL TO EXPECTED
18019	107640	001402				BEQ	40			; DATA THEN
18020	107642	000167	000260			JMP	EXBAD			; EXIT TEST
18021	107646	026767	000320	000314	40:	CMP	CURADD, LSTADD			; IF CURRENT ADDRESS EQUALS LAST ADDRESS
18022	107654	001053				BNE	80			; THEN
18023	107656	022767	000210	000274		CMP	0210, RITEDA			; AND IF WRITE PATTERN EQUALS LAST
18024	107664	001016				BNE	50			; PATTERN THEN
18025	107666	022767	000007	000252		CMP	07,	DCOUNT		; AND TEST IS NOT ON LAST LOOP
18026	107674	001435				BEQ	70			; THEN
18027	107676	012767	000377	000260		MOV	0377, CURDAT			; SET UP TO WRITE 0'S
18028	107704	012767	000021	000246		MOV	021, RITEDA			
18029	107712	012767	000356	000242		MOV	0356, NEWDAT			
18030	107720	000423				BR	70			; ELSE
18031	107722	016767	000234	000234	50:	MOV	NEWDAT, CURDAT			; SET UP FOR NEXT DATA PATTERN
18032	107730	000241				CLC				
18033	107732	106167	000222			ROL	RITEDA			
18034	107736	005567	000216			ADC	RITEDA			; GET A PATTERN
18035	107742	022767	000003	000176		CMP	03,	DCOUNT		; AND IF DOWNWARD ADDRESSING
18036	107750	002004				BGE	60			; THEN
18037	107752	046767	000202	000202		BIC	RITEDA, NEWDAT			; LET NEWDAT BE CLEARED BY WRITE DATA
18038	107760	000403				BR	70			; ELSE
18039	107762	056767	000172	000172	60:	BIS	RITEDA, NEWDAT			; LET NEWDAT BE SET BY WRITE DATA
18040	107770	005267	000152		70:	INC	DCOUNT			; UPDATE LOOP COUNTER
18041	107774	016767	000166	000170		MOV	FSTADD, CURADD			; REINIT FIRST ADDRESS FOR THIS PASS
18042	110002	000426				BR	100			; ELSE
18043	110004	005767	000144		80:	TST	FWDSEQ			; IF ADDRESSING UPWARD
18044	110010	001412				BEQ	90			; THEN
18045	110012	066767	000140	000152		ADD	ADDLSB, CURADD			; CALCULATE NEXT HIGHER ADDRESS
18046	110020	020567	000146			CMP	R5, CURADD			; IF CURRENT ADDRESS HAS BEEN INCREASED
18047	110024	002015				BGE	100			; ABOVE HIGHEST ADDRESS THEN
18048	110026	162767	007777	000136		SUB	07777, CURADD			; ROLL ADDRESS BACK
18049	110034	000411				BR	100			; ELSE
18050	110036	166767	000114	000126	90:	SUB	ADDLSB, CURADD			; CALCULATE NEXT LOWER ADDRESS
18051	110044	020467	000122			CMP	R4, CURADD			; IF CURRENT ADDRESS HAS BEEN DECREASED
18052	110050	003403				BLE	100			; BELOW LOWEST ADDRESS THEN

```

18053 110052 062767 007777 000112      ADD      #7777, CURADD      ;ROLL ADDRESS BACK
18054 110060 000605                10#: BR      BGNTLP      ;ENDDO
18055 110062 005767 000066      ENDTLP: TST  FWDSEQ      ;IF ADDRESSING UPWARD FINISHED
18056 110066 001404                BEQ      1#              ;THEN
18057 110070 005067 000060                CLR      FWDSEQ      ;DO ADDRESSING DOWNWARD
18058 110074 000167 177312                JMP      TSTLUP
18059 110100 012767 000001 000046 1#: MOV     #1, FWDSEQ      ;SET ADDRESSING UPWARD INDICATOR
18060 110106 006167 000044                ROL      ADDLSB      ;UPDATE LSB TO NEXT POSITION
18061 110112 022767 020000 000036 ENDLUP: CMP   #20000,ADDLSB ;ALL DONE?
18062 110120 001406                BEQ      EXITST      ;ENDDO
18063 110122 000167 177264                JMP      TSTLUP
18064 110126 016700 000020      EXBAD: MOV  RECDAT,R0      ;STORE RECEIVED DATA
18065 110132 016702 000034                MOV     CURADD,R2      ;STORE ADDRESS
18066 110136 042737 000400 177520 EXITST: BIC  #BIT08,#BCSR ;OUT OF STANDALONE
18067 110144 000207                RTS      PC
18068
18069      .ENABL AMA
18070 110146 000000      DCOUNT: .WORD 0
18071 110150 000000      EXPDAT: .WORD 0      ;STORES EXPECTED (GOOD) DATA FOR COMPARISONS
18072 110152 000000      RECDAT: .WORD 0      ;STORES RECIEVED DATA TO BE VERIFIED
18073 110154 000000      FWDSEQ: .WORD 0      ;USED TO INDICATE DIRECTION OF ADDRESSING
18074 110156 000000      ADDLSB: .WORD 0      ;STORES LEAST SIGNIFICANT BIT FOR RAM TESTS
18075 110160 000000      RITEDA: .WORD 0      ;STORES WRITE ^ATA FOR RAM TESTS
18076 110162 000000      NEWDAT: .WORD 0      ;DATA STORE FC RAM TESTS
18077 110164 000000      CURDAT: .WORD 0      ;DATA STORE FOR RAM TESTS
18078 110166 000000      FSTADD: .WORD 0      ;STORES FIRST ADDRESS IN ADDRESSING SEQUENCE
18079 110170 000000      LSTADD: .WORD 0      ;STORES LAST ADDRESS IN ADDRESSING SEQUENCE
18080 110172 000000      CURADD: .WORD 0      ;STORES CURRENT ADDRESS FOR RAM TESTS
18081
18082 110174      ENDMOV:
    
```

```

18083 .SBTTL TEST - MOVING INVERSIONS TEST FOR TAG STORE
18084 ;MOVING INVERSIONS TEST - THE TEST IS STARTED AFTER LOADING THE RAM STORE
18085 ;WITH 0'S. EACH ADDRESS IS READ AND VERIFIED TO BE ALL 0'S. THEN A 1 IS
18086 ;SUBSTITUTED IN A BIT POSITION AND THE NEW WORD IS WRITTEN. NEXT THE ADDRESS
18087 ;IS READ 0 VERIFY THE NEW CONTENTS. THIS IS REPEATED FOR EACH BIT OF THE
18088 ;WORD LEAVING THE ARRAY FILLED WITH 1'S. THE WHOLE PROCESS IS REPEATED PLUGGING
18089 ;IN 0'S TO THE 1'S AND REPEATED TWICE MORE ADDRESS IN THE DOWARD DIRECTION.
18090 ;FINALLY EVERYTHING IS REPEATED FOR EACH BIT POSITION BEING THE LSB. TO SAVE
18091 ;TIME AND KNOWING THE LAYOUT OF THE RAM CHIPS INSTEAD OF DOING ONLY A SINGLE
18092 ;BIT AT A TIME EVERY THIRD BIT WILL BE DONE CONCURRENTLY. ALSO NOTE THAT
18093 ;SINCE THE TAG STORE CANNOT BE DIRECTLY ACCESSED THE ENTIRE PATTERN MUST BE
18094 ;DONE BY DOING MEMORY CYCLES TO THE CORRECT BUS ADDRESSES. TO DO THIS THE
18095 ;TEST WILL BE DONE WITH THE DIAGNOSTIC BIT IN THE CCR (BIT 1) SET TO A 1.
18096 ;THIS TEST RUNS IN STANDALONE MODE.
18097 ;
18098 ;
18099 ;BGNTST
18100 ;SETUP AND ENABLE MMU
18101 ;SETUP CCR TO ABORT PARITY ERRORS
18102 ;DO IN STANDALONE MODE FOR EACH HALF SEPARATELY
18103 ;LET FW0SEQ = #1
18104 ;LET ADDLSB = #1
18105 ;DO UNTIL ADDLSB EQ #20000
18106 ;. LET NEWDAT = 22200
18107 ;. LET CURDAT = 0
18108 ;. IF FW0SEQ = #1 THEN
18109 ;. . LET FSTADD EQUAL FIRST ADDRESS OF 4K BYTE BUFFER
18110 ;. . LET LASTAD EQUAL LAST ADDRESS OF 4K BYTE BUFFER
18111 ;. ELSE
18112 ;. . LET FSTADD EQUAL LAST ADDRESS OF 4K BYTE BUFFER
18113 ;. . LET LASTAD EQUAL FIRST ADDRESS OF 4K BYTE BUFFER
18114 ;. ENDF
18115 ;. LET DCOUNT = #0
18116 ;. DO UNTIL DCOUNT EQ #10
18117 ;. . READ CURADD USING CURDAT AS PAR
18118 ;. . IF MISS THEN
18119 ;. . . ERROR
18120 ;. . ENDF
18121 ;. . WRITE CURADD USING NEWDAT AS PAR
18122 ;. . ENDF
18123 ;. . IF HIT THEN
18124 ;. . . ERROR
18125 ;. . ENDF
18126 ;. . READ CURADD USING NEWDAT AS PAR
18127 ;. . IF MISS THEN
18128 ;. . . ERROR
18129 ;. . ENDF
18130 ;. . IF CURADD EQ LASTAD THEN
18131 ;. . . LET CURDAT = NEWDAT
18132 ;. . . IF DCOUNT < #1 THEN
18133 ;. . . . LET NEWDAT = NEWDAT SETBY RITEDA ROTATED LEFT
18134 ;. . . ENDF
18135 ;. . . IF DCOUNT > #1 THEN
18136 ;. . . . LET NEWDAT = NEWDAT CLR BY RITEDA ROTATED LEFT
18137 ;. . . ELSE
18138 ;. . . . LET NEWDAT = #155400 (NO ALL 1'S)

```

18139	:	:	:	:	LET RITEDA = #22200	:
18140	:	:	:	ENDIF	:	:
18141	:	:	:	INCREMENT DCOUNT	:	:
18142	:	:	:	ELSE	:	:
18143	:	:	:	IF FWDSEQ = #1 THEN	:	:
18144	:	:	:	LET CURADD = CURADD + ADDLSB	:	:
18145	:	:	:	IF CURADD GE HIGH ADDRESS THEN	:	:
18146	:	:	:	LET CURADD = CURADD + #7776	:	:
18147	:	:	:	ENDIF	:	:
18148	:	:	:	ELSE	:	:
18149	:	:	:	LET CURADD = CURADD - ADDLSB	:	:
18150	:	:	:	IF CURADD LE LOW ADDRESS THEN	:	:
18151	:	:	:	LET CURADD = CURADD - #7776	:	:
18152	:	:	:	ENDIF	:	:
18153	:	:	:	ENDIF	:	:
18154	:	:	:	ENDIF	:	:
18155	:	:	:	ENDDO	:	:
18156	:	:	:	IF FWDSEQ EQ #1 THEN	:	:
18157	:	:	:	LET FWDSEQ = #0	:	:
18158	:	:	:	ELSE	:	:
18159	:	:	:	ROTATE ADDLSB	:	:
18160	:	:	:	LET FWDSEQ = #1	:	:
18161	:	:	:	ENDIF	:	:
18162	:	:	:	ENDDO	:	:
18163	:	:	:	RESTORE PARITY ABORT VECTOR	:	:
18164	:	:	:	ENDTST	:	:
18165	:	:	:	;	:	:
18166	:	:	:	;	:	:
18167	110174	000004	:	TST27: SCOPE	:	:
18168	110176	032777	000100	BIT #BIT06,BSWR	;	RUN THIS TEST?
18169	110204	001002	070734	BNE 100#	;	IF SET, GO DO IT
18170	110206	000137	111262	JMP ENDTAG	;	OTHERWISE, GO TO NEXT TEST
18171	110212	004737	131362	100#: JSR PC, INITMM	;	SETUP MEMORY MANAGEMENT
18172	110216	005237	177572	INC SRO	;	TURN ON MMU
18173	110222	012737	000020	MOV #BIT04,MMR3	;	ENABLE 22-BIT MAPPING
18174	110230	052737	000002	BIS #2,CCR	;	SET DIAG. BIT
18175	110236	013737	000004	MOV #4,ITMPO	;	STORE TIMEOUT VECTOR
18176	:	:	:	;	:	:
18177	:	:	:	STORE TEST IN THE FIRST 2K AND THEN IN THE SECOND 2K	:	:
18178	:	:	:	;	:	:
18179	110244	012703	140000	MOV #140000,R3	;	START FOR THE TEST
18180	110250	012704	130000	MOV #130000,R4	;	LOWER BOUNDARY TEST AREA
18181	110254	012705	137776	MOV #137776,R5	;	HIGH BOUNDARY TEST AREA
18182	110260	000406	:	BR 2#	:	:
18183	110262	012703	150000	1#: MOV #150000,R3	;	START OF THE TEST
18184	110266	012704	120000	MOV #120000,R4	;	LOWER BOUNDARY TEST AREA
18185	110272	012705	127776	MOV #127776,R5	;	HIGH BOUNDARY
18186	110276	012737	002000	2#: MOV #2000,KIPAR6	;	ABOVE 32K
18187	110304	012702	110136	MOV #EXITST,R2	;	START WITH CURRENT
18188	110310	010300	:	MOV R3,R0	;	MOVE TO UPPER 4K
18189	110312	012220	:	3#: MOV (R2), (R0)	;	WORD BY WORD
18190	110314	022702	111262	CMP #ENDTAG,R2	;	ALL DONE?
18191	110320	001374	:	BNE 3#	;	:
18192	110322	012700	110416	MOV #STMOVT,R0	;	ADDRESS OF ROUTINE
18193	110326	162700	110136	SUB #EXITST,R0	;	PROPER OFFSET
18194	110332	050003	:	BIS R0,R3	;	:

18195	110334	004713				JSR	PC,(R3)		;GO DO THE ROUTINE
18196	110336	005700				TST	R0		;ANY ERRORS?
18197	110340	001407				BEQ	4:		;CONTINUE
18198	110342	010037	001122			MOV	R0,#BDADR		;STORE FAILED ADDRESS
18199	110346	042737	160000	001122		BIC	#160000,#BDADR		;CLEAR PAR
18200	110354	104050				ERROR	+50		
18201	110356	000403				BR	5:		;EXIT TEST
18202	110360	022703	150000		4:	CMP	#150000,R3		;DONE FOR BOTH HALVES?
18203	110364	103736				BLO	1:		;IF NOT, DO AGAIN
18204	110366	013737	001160	000004	5:	MOV	#TMP0, #4		;RESTORE TIMEOUT VECTOR
18205	110374	012737	000400	177746		MOV	#400, CCR		;INIT CCR FOR EXIT
18206	110402	005037	177572			CLR	SRO		;TURN OFF MMU
18207	110406	005037	172516			CLR	MMR3		
18208	110412	000137	111262			JMP	ENDTAG		;EXIT TEST
18209									
18210						.DSABL AMA			
18211	110416	052737	000400	177520		STMOVT: BIS	#BIT08,#BCSR		;STANDALONE MODE
18212	110424	042737	100000	172312		BIC	#BIT15,#KIPDR5		;NO BYPASS
18213	110432	042737	100000	172300		BIC	#100000,#KIPDR0		;NO BYPASS
18214	110440	012737	172360	000004		MOV	#KDPAR0,#4		;ALLOCATE TIMEOUT VECTOR
18215	110446	012737	000340	000006		MOV	#340, #6		;AT 7
18216	110454	012737	000006	172360		MOV	#6, #KDPAR0		;PUT RETURN
18217	110462	052737	100000	172300		BIS	#100000,#KIPDR0		;BYPASS
18218	110470	005037	172352			CLR	#KIPAR5		
18219	110474	010400				MOV	R4,R0		;CLEAR CACHE UNDER TEST
18220	110476	012701	004000			MOV	#4000, R1		
18221	110502	005020			4:	CLR	(R0)		
18222	110504	077102				SOB	R1, 4:		
18223	110506	005000				CLR	R0		;CLEAR ERROR FLAG
18224	110510	012767	000001	177436		MOV	#1, FWDSEQ		;SET UPWARD ADDRESSING INDICATOR
18225	110516	012767	000002	177432		MOV	#2, ADDLSB		;INITIALIZE LEAST SIGNIFIGANT BIT
18226	110524	005067	177434			TSLOOP: CLR	CURDAT		;OLD DATA
18227	110530	012767	022200	177424		MOV	#22200,NEWDAT		;SET ADDRESS BITS
18228	110536	012767	022200	177414		MOV	#22200,RITEDA		;SET ADDRESS BITS
18229	110544	005767	177404			TST	FWDSEQ		;IF ADDRESSING UPWARD
18230	110550	001405				BEQ	1:		;THEN
18231	110552	010467	177410			MOV	R4, FSTADD		;FIRST ADDRESS WILL BE LOWEST ADDRESS
18232	110556	010567	177406			MOV	R5, LSTADD		;AND LAST ADDRESS WILL BE HIGHEST
18233	110562	000404				BR	2:		;ELSE
18234	110564	010567	177376		1:	MOV	R5, FSTADD		;FIRST ADDRESS WILL BE HIGHEST ADDRESS
18235	110570	010467	177374			MOV	R4, LSTADD		;AND LAST ADDRESS WILL BE LOWEST
18236	110574	005067	177346		2:	CLR	DCOUNT		;INITIALIZE LOOP COUNTER
18237	110600	016767	177362	177364		MOV	FSTADD, CURADD		
18238									
18239									
18240									
18241	110606	016700	177360						
18242	110612	042700	170000		3:	MOV	CURADD, R0		;STORE CURRENT ADDRESS
18243	110616	022700	000004			BIC	#170000,R0		;LEAVE ONLY LOW 4K BITS
18244	110622	001526				CMP	#4, R0		;TIMOUT VECTOR?
18245	110624	022700	000006			BEQ	16:		;IF SO, DON'T REWRITE IT
18246	110630	001523				CMP	#6, R0		;OR PRIORITY
18247	110632	016737	177326	172352		BEQ	16:		
18248	110640	005777	177326			MOV	CURDAT, #KIPAR5		;GET OLD PATTERN
18249	110644	013767	177752	177300		TST	#CURADD		;OLD DATA OK?
18250	110652	032767	000004	177272	5:	MOV	#HITMIS,RECDAT		
						BIT	#BIT02, RECDAT		;IF ACCESS WAS A MISS

18251	110660	001002				BNE	6#		; THEN
18252	110662	000167	000346			JMP	EXBAD2		; ERROR, EXIT
18253	110666	016737	177270	172352	6#:	MOV	NEWDAT, @#KIPARS		; GET NEW PATTERN
18254	110674	005077	177272			CLR	@CURADD		; REGISTER AND WRITE LOCATION
18255	110700	013767	177752	177244		MOV	@#HITMIS, RECDAT		
18256	110706	032767	000004	177236	8#:	BIT	@BIT02, RECDAT		; IF ACCESS WAS A HIT
18257	110714	001406				BEQ	9#		; THEN
18258	110716	032767	000010	177226	10#:	BIT	@BIT03, RECDAT		; MISS?
18259	110724	001402				BEQ	9#		; IF SO, CONTINUE
18260	110726	000167	000302			JMP	EXBAD2		; ERROR
18261	110732	005777	177234		9#:	TST	@CURADD		; REGISTER AND READ LOCATION
18262	110736	013767	177752	177206		MOV	@#HITMIS, RECDAT		
18263	110744	032767	000004	177200	11#:	BIT	@BIT02, RECDAT		; IF ACCESS WAS A MISS
18264	110752	001002				BNE	12#		; THEN
18265	110754	000167	000254			JMP	EXBAD2		; ERROR, EXIT
18266	110760	026767	177204	177204	12#:	CHP	LSTADD, CURADD		; IF CURRENT ADDRESS IS LAST ADDRESS
18267	110766	001044				BNE	16#		; THEN
18268	110770	016767	177166	177166		MOV	NEWDAT, CURDAT		; NEW KIPARS
18269	110776	022767	000001	177142		CHP	#1, DCOUNT		; IF LOOP COUNTER LESS THAN 1
18270	111004	003406				BLE	13#		; THEN
18271	111006	006367	177146			ASL	RITEDA		; UPDATE OF NEW DATA....
18272	111012	056767	177142	177142		BIS	RITEDA, NEWDAT		; BY SETTING BITS
18273	111020	000421				BR	15#		; ENDIF
18274	111022	022767	000001	177116	13#:	CHP	#1, DCOUNT		; CHANGE PATTERN?
18275	111030	001007				BNE	14#		; IF SO, BRANCH
18276	111032	012767	022200	177120		MOV	@22200, RITEDA		; START WITH THE SAME
18277	111040	012767	155400	177114		MOV	@155400, NEWDAT		; DON'T DO ALL 1'S
18278	111046	000406				BR	15#		
18279	111050	006367	177104		14#:	ASL	RITEDA		; UPDATE OF NEW DATA....
18280	111054	046767	177100	177100		BIC	RITEDA, NEWDAT		; BY CLEARING BITS
18281	111062	000400				BR	15#		; ELSE
18282	111064	005267	177056		15#:	INC	DCOUNT		; INCREMENT THE LOOP COUNTER
18283	111070	016767	177072	177074		MOV	FSTADD, CURADD		; FINISH FIRST CURRENT ADDRESS
18284	111076	000426				BR	18#		; ELSE
18285	111100	005767	177050		16#:	TST	FWDSEQ		; IF ADDRESSING UPWARD
18286	111104	001412				BEQ	17#		; THEN
18287	111106	066767	177044	177056		ADD	ADDLSB, CURADD		; ADD THE VALUE OF THE CURRENT LSB
18288	111114	020567	177052			CHP	R5, CURADD		; IF CURRENT ADDRESS GREATER THAN HIGHEST
18289	111120	002015				BGE	18#		; VIRTUAL ADDRESS THEN
18290	111122	162767	007776	177042		SUB	@7776, CURADD		; ROLL IT BACK
18291	111130	000411				BR	18#		; ELSE
18292	111132	166767	177020	177032	17#:	SUB	ADDLSB, CURADD		; IF ADDRESSING DOWNWARD THEN SUBTRACT LSB
18293	111140	020467	177026			CHP	R4, CURADD		; IF CURRENT ADDRESS LESS THEN LOWEST
18294	111144	003403				BLE	18#		; VIRTUAL ADDRESS THEN
18295	111146	062767	007776	177016		ADD	@7776, CURADD		; ROLL IT BACK
18296	111154	022767	000005	176764	18#:	CHP	#5, DCOUNT		; IF LOOP COUNTER LESS THAN 7
18297	111162	003402				BLE	181#		; THEN LOOP BACK FOR NEXT BIT POSITION
18298	111164	000167	177416			JMP	3#		
18299	111170	005767	176760		181#:	TST	FWDSEQ		; IF ADDRESSING UPWARD
18300	111174	001404				BEQ	19#		; THEN
18301	111176	005067	176752			CLR	FWDSEQ		; START ADDRESSING DOWNWARD
18302	111202	000167	177316			JMP	TSLOOP		; ELSE
18303	111206	012767	000001	176740	19#:	MOV	#1, FWDSEQ		; START ADDRESSING UPWARD
18304	111214	006167	176736			ROL	ADDLSB		; ROTATE LSB TO NEXT POSITION
18305	111220	022767	020000	176730		CHP	@20000, ADDLSB		; ALL DONE?
18306	111226	001406				BEQ	TSEND		; EXIT

18307	111230	000167	177270		JMP	TSLOOP		;ENDDO
18308	111234	013701	172352		EXBAD2: MOV	@KIPARS,R1		;STORE PAR
18309	111240	016700	176726			MOV	CURADD, R0	;AND ADDRESS
18310	111244	012737	001200	172352	TSEND: MOV	@1200, @KIPARS		;RESTORE PAR
18311	111252	042737	000400	177520		BIC	@BIT08, @BCSR	;OUT OF STANDALONE MODE
18312	111260	000207				RTS	PC	;RETURN
18313	111262				ENDTAG:			
18314					.ENABL	AMA		
18315								


```

18316
18317
18318
18319
18320
18321
18322
18323
18324
18325
18326
18327
18328
18329
18330
18331
18332
18333
18334
18335
18336
18337
18338
18339
18340
18341
18342
18343 111262 000004
18344 111264 005037 177522
18345 111270 012702 111427
18346 111274 012704 111426
18347 111300 012703 000004
18348
18349
18350
18351 111304 111237 177523
18352 111310 121237 177523
18353 111314 001003
18354 111316 121437 177522
18355 111322 001405
18356 111324 111237 001125
18357 111330 111437 001124
18358 111334 104051
18359 111336 105724
18360
18361
18362
18363 111340 111237 177522
18364 111344 121237 177522
18365 111350 001003
18366 111352 121237 177522
18367 111356 001405
18368 111360 111237 001124
18369 111364 111237 001124
18370 111370 104051
18371 111372 105722

```

```

.SBTTL TEST - PCR READ/WRITE BITS
;PCR AND BCSR READ/WRITE BITS
;THE FIRST TEST WILL CHECK THAT PCR REGISTER IS BOTH WORD AND
;BYTE ADDRESSABLE. BITS 14-09 AND 06-01 WILL BE WRITTEN AND READ
;AS ZEROS AND ONES. THE REST OF THE BITS HAVE TO BE ALL 0'S.
;ROUTINE TEST
;. SAVE PCR
;. LET PCR=0
;. DO FOR PATTERN=001111,110011,101010,010101
;. . WRITE PCR<14-09>=PATTERN
;. . WRITE PCR<06-01>=PATTERN
;. . IF PCR<14-09> NE PATTERN OR PCR<06-01> NE PREVIOUS
;. . . . . PATTERN
;. . . . . THEN ERROR
;. . . . . ENDF
;. . . . . WRITE PCR<06-01>=PATTERN
;. . . . . IF PCR<14-09> NE PATTERN OR PCR<06-01> NE PATTERN
;. . . . . THEN ERROR
;. . . . . ENDF
;. ENDDO
;. WRITE PCR=0101010101010101
;. IF PCR NE 0101010001010100 THEN
;. . ERROR
;. ENDF
;ENDROUTINE

```

```

TST30: SCOPE
        CLR      PCR
        MOV      #SIXBIT+1,R2
        MOV      #SIXBIT,R4
        MOV      #4,R3
; INITIALIZE PCR TO 0
; R2->TABLE OF PATTERNS FOR 6 R/W BITS IN
; R3 POINTER TO PREVIOUS PATTERN
; DO 4 TIMES
; WRITE TO HIGH BYTE FIRST
1#:     MOV      (R2),PCR+1
        CMP      (R2),PCR+1
        BNE      2#
        CMP      (R4),PCR
        BEQ      3#
2#:     MOV      (R2),#GDDAT+1
        MOV      (R4),#GDDAT
        ERROR    +51
3#:     TST      (R4)+
; WRITE TO LOW BYTE
; WRITE TO LOW BYTE
; BYTE WRITTEN OK?
; IF NOT, BRANCH
; HIGH BYTE CHANGED?
; IF NOT, BRANCH
4#:     MOV      (R2),#GDDAT
        MOV      (R2),#GDDAT
        ERROR    +51
5#:     TST      (R2)+
; INCREMENT POINTER FOR NEW PATTERN

```

COKDAAO KDJ11-B CLUSTER MACY11 30(1046) 23-JAN-84 18:56 PAGE 343
 COKDAA.P11 23-JAN-84 18:55 TEST - PCR READ/WRITE BITS

SEQ 0343

```

18372 111374 077335          SOB      R3,1#          ;DO FOR ALL 4 PATTERNS
18373                                     ;
18374                                     ; NOW TRY WORD ADDRESSING
18375                                     ;
18376 111376 012737 052525 177522      MOV      #52525,PCR      ;WRITE A PATERN
18377 111404 022737 052124 177522      CMP      #52124,PCR      ;ALL BUT BITS <8,7,0> OK?
18378 111412 001404                                     BEQ      6#              ;IF SO, BRANCH
18379 111414 112737 052124 001124      MOVB    #52124,#GDDAT    ;EXPECTED PATTERN
18380 111422 104051                                     ERROR    +51            ;ERROR PCR READ/WRITE BITS
18381 111424                                     6#:
18382 111424 000403          BR        TST31          ;;GO TO NEXT TEST
18383
18384 111426      000      036      146 SIXBIT: .BYTE 0,36,146,124,52      ;001111,110011,101010,010101
18385 111431      124      052
18386
18387          111434          .EVEN          ;BINARY DIVIDE FOR 6 BITS
18388

```

18389
18390
18391
18392
18393
18394
18395
18396
18397
18398
18399
18400
18401
18402
18403
18404
18405
18406
18407
18408
18409
18410
18411
18412
18413
18414
18415
18416
18417
18418
18419 111434 000004
18420 111436 013737 177520 002710
18421 111444 005037 177520
18422
18423
18424
18425 111450 012703 111704
18426 111454 005037 001124
18427 111460 012702 000003
18428 111464 111337 177520
18429 111470 111337 001124
18430 111474 122337 177520
18431 111500 001401
18432 111502 104052
18433 111504 111337 177520
18434 111510 111337 001124
18435 111514 122337 177520
18436 111520 001401
18437 111522 104052
18438 111524 077221
18439
18440
18441
18442 111526 012737 000010 177520
18443 111534 032737 000010 177520
18444 111542 001403

```

.SBITL TEST - BCSR READ/WRITE BITS
;THE SECOND TEST WILL CHECK THAT BCSR<7-5,2-0> CAN BE WRITTEN AND
;READ AS ZEROES AND ONES. BCSR<14,03> SHOULD BE 0'S. BCSR<04>
;SHOULD BE CLEARED BY RESET INSTRUCTION.
;ROUTINE TEST
;.. FOR PATTERN=011,010,101 DO
;.. . WRITE BCSR<7-5>=PATTERN
;.. . IF BCSR<7-5> NE PATTERN THEN
;.. . . ERROR
;.. . . ENDF
;.. . WRITE BCSR<2-0>=PATTERN
;.. . IF BCSR<2-0> NE PATTERN THEN
;.. . . ERROR
;.. . . ENDF
;.. ENDDO
;.. IF BCSR<14,03> NE <0,0> THEN
;.. . ERROR
;.. ENDF
;.. LET BCSR<04>=1
;.. IF BCSR<04> NE #1 THEN
;.. . ERROR
;.. ENDF
;.. EXECUTE "RESET"
;.. IF BCSR<04> NE 0 THEN
;.. . ERROR
;.. ENDF
;.. LET BCSR<04>=0 (THIS BIT IS WRITE ENABLE FOR EROM)
;ENDROUTINE

;*****
TST31: SCOPE
MOV BCSR,SAVBR ;SAVE BCSR
CLR BCSR ;CLEAR BCSR

; WRITE TO BITS <7-5> AND <2-0>
;
MOV #THRBIT,R3 ;POINTER FOR PATTERN TABLE
CLR #GDDAT ;CLEAR A LOCATION
MOV #3,R2 ;DO FOR ALL PATTERNS
10: MOV (R3),BCSR ;WRITE TO BITS <7-5>
MOV (R3),#GDDAT ;EXPECTED PATTERN
CMPB (R3)+,BCSR ;BITS WRITTEN OK?
BEQ 20 ;IF SO, BRANCH
ERROR +52 ;ERROR IN BCSR READ/WRITE BITS
20: MOV (R3),BCSR ;WRITE TO BITS <2-0>
MOV (R3),#GDDAT ;EXPECTED PATTERN FOR ERRORS
CMPB (R3)+,BCSR ;BITS WRITTEN OK?
BEQ 30 ;IF SO, BRANCH
ERROR +52 ;ERROR IN BCSR READ/WRITE BITS
30: SOB R2,10 ;CONTINUE TILL ALL PATTERNS DONE

; CHECK UNUSED BITS <3>
;
MOV #10,BCSR ;WRITE TO BIT <3>
BIT #BIT03,BCSR ;ALL ZEROES?
BEQ 40 ;IF YES, BRANCH

```

```

18445 111544 005037 001124          CLR      #GDDAT          ;EXPECTED PATTERN
18446 111550 104052                ERROR    +52            ;ERROR IN BCSR READ/WRITE BITS
18447                                ;
18448                                ; CHECK THAT BIT <4> CLEARS BY RESET
18449                                ;
18450 111552 052737 000020 177520 4#:  BIS      #BIT04,BCSR      ;SET BIT 4
18451 111560 032737 000020 177520      BIT      #BIT04,BCSR      ;WRITTEN OK?
18452 111566 001005                BNE      5#             ;IF SO BRANCH
18453 111570 012737 000020 001124      MOV      #BIT04,#GDDAT    ;EXPECTED PATTERN
18454 111576 104052                ERROR    +52            ;ERROR IN BCSR READ/WRITE BITS
18455 111600 000421                BR       7#             ;EXIT TEST
18456 111602 042737 000020 177520 5#:  BIC      #BIT04,BCSR      ;TRY TO CLEAR BIT 4
18457 111610 032737 000020 177520      BIT      #BIT04,BCSR      ;CLEARED OK?
18458 111616 001403                BEQ      6#             ;IF SO BRANCH
18459 111620 005037 001124          CLR      #GDDAT          ;EXPECTED PATTERN
18460 111624 104052                ERROR    +52            ;ERROR IN BCSR READ/WRITE BITS
18461 111626 122737 000001 001220 6#:  CMPB    #APTENV,#ENV     ;RUNNING IN APT MODE?
18462 111634 001003                BNE      7#             ;NO, GO DO TEST
18463 111636 005737 001206          TST      #PASS           ;FIRST PASS?
18464 111642 001014                BNE      8#             ;IF APT AND NOT FIRST PASS.EXIT
18465 111644 052737 000020 177520 7#:  BIS      #BIT04,BCSR      ;SET BIT 4 AGAIN
18466 111652 000005                RESET                     ;EXECUTE RESET
18467 111654 032737 000020 177520      BIT      #BIT04,BCSR      ;BIT 4 CLEARED?
18468 111662 001404                BEQ      8#             ;IF YES, BRANCH
18469 111664 104053                ERROR    +53            ;RESET DOESN'T CLEAR BCSR<4>
18470 111666 042737 000020 177520      BIC      #BIT04,BCSR      ;CLEAR BIT 4
18471 111674 013737 002710 177520 8#:  MOV      SAVBR,BCSR      ;RESTORE BCSR
18472 111702 000403                BR       TST32          ;GO TO NEXT TEST
18473
18474 111704      140      003      100  THRBIT: .BYTE 140,3,100,2,240,5 ;011,010,101 FOR BITS <7-5,2-0>
18475 111707      002      240      005
18476

```

18477
18478
18479
18480
18481
18482
18483
18484
18485
18486
18487
18488
18489
18490
18491
18492
18493
18494
18495
18496
18497
18498
18499
18500
18501
18502
18503
18504
18505
18506
18507
18508
18509
18510
18511
18512
18513
18514
18515
18516
18517
18518
18519
18520
18521
18522
18523
18524
18525
18526
18527
18528
18529
18530
18531
18532

111712 000004
111714 013737 177520 002710
111722 042737 000340 177520

111730 005001
111732 005037 177522
111736 005037 002704
111742 005037 001160
111746 005002
111750 016203 173000
111754 016204 165000
111760 060337 002704
111764 060437 001160
111770 005722
111772 022702 000776

```
.SBTTL TEST - 16 BIT ROM CHECKSUM TEST
;ROM'S CHECKSUMS
;
;16 BIT ROM TEST
;THE FIRST TEST WILL CLEAR BCSR<07>, LOAD PCR<14-09> WITH
;ROM ADDRESS BITS <14-09>, AND CHECK CHECKSUMS OF 16-BIT ROM
;BY ACCESSING IT THRU BUS ADDRESSES 173000-173776. THEN WITH
;BCSR<06,05> BOTH CLEAR, PCR<06-01> USED AS ADDRESS BITS 14-09.
;THE SAME THING WILL BE DONE BY ADDRESSING 16-BIT ROM THRU BUS ADDRESSES
;165000-165776. THE RESULTS SHOULD BE THE SAME AND SHOULD COMPARE
;WITH THAT STORED IN THE BOOT AND DIAGNOSTIC ROM.
;
;BCSR <07> DISABLE 17773000
; <06> DISABLE 17765000
; <05> ROM SOCKET 3 AT 17765000
;
;ROUTINE TEST
;. LET BCSR<7,6,5>=0,0,0
;. DO FOR R1 FROM #0 TO #31. BY #1 DO
;. . LET PCR<14-09>=R1
;. . DO FOR R2 FROM #0 TO #776 BY 2
;. . . CALCULATE CHECKSUM THRU 173000
;. . . ENDDO
;. ENDDO
;. IF CHECKSUM NE #0 THEN
;. . ERROR
;. ENDF
;. DO FOR R1 FROM #0 TO #31. BY #1
;. . LET PCR<06-01>=R1
;. . DO FOR R2 FROM #0 TO #776 BY 2
;. . . CALCULATE CHECKSUM THRU 165000
;. . . ENDDO
;. ENDDO
;. IF CHECKSUM NE #0 THEN
;. . ERROR
;. ENDF
;ENDROUTINE
;*****
TST32: SCOPE
MOV BCSR,SAVBR ;SAVE BCSR
BIC #BIT07!BIT06!BIT05,BCSR ;READ 16 BIT ROM
;
; CALCULATE LOW BYTE CHECKSUM'S THRU 173000 AND 165000
;
CLR R1 ;PAGE COUNT FOR ALL BK
CLR PCR ;CLEAR PAGE CONTROL REGISTER
1#: CLR ACTCHS ;CLEAR CHECKSUM AT 173000
CLR #TMP0 ;AT 165000
CLR R2 ;CLEAR COUNTER THRU A PAGE
2#: MOV 173000(R2),R3 ;GET LOW BYTE THRU 173000
MOV 165000(R2),R4 ;THRU 165000
ADD R3,ACTCHS ;CALCULATE CHECKSUM THRU 173000
ADD R4,#TMP0 ;CALCULATE CHECKSUM THRU 165000
TST (R2)+ ;GET NEXT WORD
CMP #776,R2 ;WORD BEFORE LAST?
```


18584
18585
18586
18587
18588
18589
18590
18591
18592
18593
18594
18595
18596
18597
18598
18599
18600
18601
18602
18603
18604
18605
18606
18607
18608
18609
18610
18611
18612
18613
18614
18615
18616
18617
18618
18619
18620
18621
18622
18623
18624
18625
18626
18627
18628
18629

112216 000004
112220 013737 177520 002710
112226 042737 000100 177520
112234 052737 000040 177520
112242 005037 001160

112246 005001
112250 005037 177522
112254 005037 002704
112260 005002
112262 116204 165000
112266 060437 001160
112272 005722
112274 022702 000316
112300 001004
112302 122704 000252
112306 001765
112310 104055
112312 022702 000322
112316 003361
112320 113737 165010 001162
112326 105737 001160
112332 001401
112334 104055
112336 005037 177522
112342 013737 002710 177520

```
.SBTTL TEST - 8 BIT ROM CRC TEST
;THIS TEST WILL CLEAR BCSR<6>, SET BCSR<5>, LOAD PCR<5-1>
;WITH ADDRESS BITS 13-09, AND CHECK CRC PATTERNS OF 8-BIT ROM BY
;ACCESSING IT THRU ADDRESSES 165000-165776. THIS TEST VERIFIES THE
;RESPONSE ONLY OF THE BASE AREA.
;ROUTINE TEST
;. LET BCSR<5>=1
;. LET OLDCRC=#0
;. LET PCR<05-01>=#0
;. CALCULATE CHECKSUM FOR THE FIRST 320 LOCATIONS
;. IF RESULTING CHECKSUM NOT ZERO THEN
;. ERROR
;. ENDF
;ENDROUTINE

;*****
TST33: SCOPE
MOV BCSR,SAVBR ;SAVE BCSR
BIC #BIT06,BCSR ;ENABLE INTERNAL RESPONSE
BIS #BIT05,BCSR ;SELECT 8-BIT ROM
CLR #TMP0 ;CLEAR SUM

; CALCULATE LOW BYTE CHECKSUM'S THRU 165000
;
1#: CLR R1 ;PAGE COUNT FOR ALL 8K
CLR PCR ;CLEAR PAGE CONTROL REGISTER
2#: CLR ACTCHS ;CLEAR CHECKSUM AT 165000
CLR R2 ;CLEAR COUNTER THRU A PAGE
3#: MOVB 165000(R2),R4 ;GET A BYTE THRU 165000
ADD R4,#TMP0 ;CALCULATE CHEKCSUM THRU 165000
TST (R2)+ ;GET NEXT WORD
CMP #316,R2 ;WORD BEFORE LAST?
BNE 4# ;IF NOT, BRANCH
CMPB #252,R4 ;314 SHOULD HAVE 252
BEQ 3# ;IF YES, BRANCH
4#: ERROR +55 ;PAGE NUMBER STORED WRONG
CMP #322,R2 ;LAST WORD IN A PAGE?
BGT 3# ;IF NOT, BRANCH
MOVB 165010,#TMP1 ;STORE SIZE,<3>=1 2K
TSTB #TMP0 ;CHECKSUM 0 AT 165000?
BEQ 5# ;IF YES, BRANCH
5#: ERROR +55 ;IN CHECKSUM AT 165000
CLR PCR
MOV SAVBR,BCSR ;RESTORE BCSR
```

```

18630 .SBTTL TEST - LKS BIT 7
18631 ;THESE TESTS WILL CHECK FUNCTIONALITY OF LKS<7-6>
18632 ;
18633 ;ACCESS LKS, CHECK THAT READY LKS<07> CAN BE 0 AND 1.
18634 ;
18635 ;LKS <07> LINE CLOCK MONITOR
18636 ; <06> LINE CLOCK INTERRUPT ENABLE
18637 ;ROUTINE TEST
18638 ;IF UFD AND LKS IS DISABLED THEN
18639 ; EXIT TEST
18640 ;ENDIF
18641 ; READ LKS TO SEE IF IT TIMEOUTS
18642 ;.(CHECK LKS<07>)
18643 ; LET R1=#77777(WORST CASE COUNTER FOR SLOW CLOCK)
18644 ; LET 100=#ADDRESS OF LINE_CLOCK_INTERRUPT
18645 ; CLEAR INTERRUPT_FLAG
18646 ; DO 3 TIMES
18647 ; . REPEAT
18648 ; . . DECREMENT R1
18649 ; . . UNTIL R1 NE #0 OR LOW BYTE OF LKS LT #0
18650 ; . . IF LOW BYTE OF LKS GE #0 THEN (READY DIDN'T COME UP)
18651 ; . . ERROR
18652 ; . . ENDF
18653 ; . ENDDO
18654 ; IF INTERRUPT_FLAG NE #0 THEN (INTERUPT W/O LKS<6>=1)
18655 ; . ERROR
18656 ; . ENDF
18657 ;ENDROUTINE
18658
18659 ;*****
18660 112350 000004 TST34: SCOPE
18661 112352 032737 000040 000052 BIT #BIT05,#52 ;UFD MODE?
18662 112360 001404 BEQ 1# ;IF NOT, GO DO TEST
18663 112362 032737 010000 177520 BIT #BIT12,BCSR ;LKS DISABLED?
18664 112370 001053 BNE TST35 ;,IF DISABLED, EXIT TEST
18665
18666 ; TRY TO ACCESS LKS WITHOUT TIMEOUT
18667 ;
18668 112372 013737 000004 001160 1#: MOV ERRVEC,#TMPO ;SAVE TIMEOUT VECTOR
18669 112400 012737 112422 000004 MOV #2#,ERRVEC ;POINT NEW VECTOR TO PROGRAM
18670 112406 012737 000340 000006 MOV #340,ERRVEC+2 ;AT PRIORITY 7
18671 112414 005737 177546 TST LKS ;ACCESS LKS
18672 112420 000403 BR 3# ;IF NO TIMEOUT, CONTINUE
18673 112422 104056 2#: ERROR +56 ;TIMEOUT READING LKS
18674 112424 005726 TST (SP)+ ;ADJUST STACK POINTER
18675 112426 005726 TST (SP)+
18676 112430 013737 001160 000004 3#: MOV #TMPO,ERRVEC ;RESTORE TIMEOUT VECTOR
18677
18678 ; CHECK THAT READY BIT LKS<7> CAN BE 1
18679 ;
18680 112436 005037 002702 CLR LKSFL ;CLEAR INTERRUPT FLAG
18681 112442 012737 131650 000100 MOV #LKSINT,100 ;POINT VECTOR TO INERRUPT ROUTINE
18682 112450 012737 000340 000102 MOV #340,102 ;AT PRIORITY 7
18683 112456 012702 000003 MOV #3,R2 ;DO 3 TIMES TO SYNCHRONISE
18684 112462 012701 077777 4#: MOV #77777,R1 ;COUNTER FOR SLOW CLOCKS
18685 112466 105737 177546 5#: TSTB LKS ;READY LKS<7>=1?

```


18686	112472	100401	
18687	112474	077104	
18688	112476	105737	177546
18689	112502	100401	
18690	112504	104057	
18691	112506	077213	
18692	112510	005737	002702
18693	112514	001401	
18694	112516	104061	
18695			

6#:	BMI	6#
	SOB	R1,5#
	TSTB	LKS
	BMI	7#
	ERROR	+57
7#:	SOB	R2,4#
8#:	TST	LKSFL
	BEQ	TST35
	ERROR	+61

```

;IF SO, DO NEXT LOOP
;OTHERWISE, GO THRU COUNT
;WAS READY 1?
;IF YES, BRANCH
;LKS<07> DOES NOT BECOME 1
;DO ALL 3 TIMES
;ANY INTERRUPTS W/O LKS<6>=1?
;;IF NONE, EXIT TEST
;ILLEGAL CLOCK INTERRUPTS

```

```

18696 .SBTTL TEST - LKS INTERRUPT PRIORITY
18697 ;CHECK THAT LKS INTERRUPTS HAPPEN AT PRIORITY 5 CLEARING LKS<07>
18698 ;AND DON'T HAPPEN AT PRIORITY 6.
18699 ;ROUTINE TEST
18700 ;IF UFD AND LKS IS DISABLED THEN
18701 ;. EXIT TEST
18702 ;ENDIF
18703 ;. SET PRIORITY TO 5
18704 ;. CLEAR INTERRUPT_FLAG
18705 ;. LET LKS<06>=#01 (ENABLE INTERRUPTS)
18706 ;. SET COUNTER TO WAIT FOR 3 INTERRUPTS
18707 ;. REPEAT
18708 ;. DECREMENT COUNTER
18709 ;. UNTIL INTERRUPT_FLAG EQ #3 OR COUNTER EQ #0
18710 ;. CLEAR LKS<06>
18711 ;. IF LKS<07> EQ #1 THEN
18712 ;. ERROR (WAS NOT CLEARED ON INTERRUPT)
18713 ;. ENDIF
18714 ;. IF COUNTER LT TIME_REQUIRED_FOR_3_INTERRUPTS_FOR_800HZ
18715 ;. ERROR (INTERRUPTS NEVER GO LOW)
18716 ;. ENDIF
18717 ;. IF INTERRUPT_FLAG LT #3 THEN
18718 ;. ERROR (INTERRUPTS DON'T HAPPEN)
18719 ;. ENDIF
18720 ;. CLEAR INTERRUPT_FLAG
18721 ;. WAIT FOR LKS<7>=#1
18722 ;. LET LKS<7>=#0
18723 ;. IF LKS<7> NE #0 THEN
18724 ;. ERROR (LKS<7> NOT CLEARED)
18725 ;. ENDIF
18726 ;. SET PRIORITY TO 6
18727 ;. SET COUNTER TO 1 SLOW CLOCK INTERRUPT
18728 ;. SET LKS<06>
18729 ;. REPEAT
18730 ;. DECREMENT COUNTER
18731 ;. UNTIL COUNTER EQ #0 OR INTERRUPT_FLAG NE #0
18732 ;. IF INTERRUPT_FLAG NE #0 THEN
18733 ;. ERROR (INTERRUPT WAS AT WRONG PRIORITY)
18734 ;. ENDIF
18735 ;. RESTORE ORIGINAL PRIORITY
18736 ;ENDROUTINE
18737 ;
18738 ;ROUTINE LINE_CLOCK_INTERRUPT
18739 ;. INCREMENT INTERRUPT_FLAG
18740 ;ENDROUTINE
18741 ;
18742 ;*****
18743 112520 000004 TST35: SCOPE
18744 112522 032737 000040 000052 BIT #BIT05,#52 ;UFD MODE?
18745 112530 001404 BEQ #1 ;IF NOT, GO DO TEST
18746 112532 032737 010000 177520 BIT #BIT12,BCSR ;LKS DISABLED?
18747 112540 001121 BNE TST36 ;,IF DISABLED, EXIT TEST
18748 ;
18749 ; WAIT FOR 3 INTERRUPTS AND CHECK LKS<7> TO BE 0 AFTER INTERRUPT
18750 ;
18751 112542 005037 002702 10: CLR LKSFL ;CLEAR INTERRUPT FLAG

```

COKDAAO KDJ11-B CLUSTER MACY11 30(1046) 23 JAN 84 18:56 PAGE 352
 COKDAA.P11 23-JAN-84 18:55 TEST - LKS INTERRUPT PRIORITY

SEQ 0352

```

18752 112546 012737 131650 000100      MOV      #LKSINT,100      ;POINT VECTOR TO ROUTINE
18753 112554 012701 077777      MOV      #77777,R1      ;COUNTER FOR SLOW CLOCK
18754 112560 052737 000100 177546      BIS      #BIT06,LKS      ;SET INTERRUPT ENABLE BIT
18755 112566 032737 000100 177546      BIT      #BIT06,LKS      ;BIT SET OK?
18756 112574 001001      BNE      2#              ;IF YES, BRANCH
18757 112576 104131      ERROR   +131            ;ERROR WRITING 1 TO LKS<6>
18758 112600 106427 000240      MTPS    #240            ;SET PRIORITY TO 5
18759 112604 022737 000003 002702 3#:      CMP      #3,LKSFL      ;3 INTERRUPTS HAPPENED?
18760 112612 001401      BEQ     4#              ;IF YES, BRANCH
18761 112614 077105      SOB     R1,3#          ;STAY IN A LOOP
18762
18763      ;
18764      ; DISABLE INTERRUPTS AND CHECK THAT PROPER CONDITIONS ARE MET
18765 112616 106427 000340 4#:      MTPS    #340            ;RAISE PRIORITY
18766 112622 042737 000100 177546      BIC     #BIT06,LKS      ;DISABLE INTERRUPTS
18767 112630 032737 000200 177546      BIT     #BIT07,LKS      ;LKS<7> CLEARED AFTER INTERRUPTS?
18768 112636 001401      BEQ     5#              ;IF 0, BRANCH
18769 112640 104062      ERROR   +62            ;INTERRUPTS DON'T CLEAR LKS<7>
18770 112642 105737 177546      5#:      TSTB   LKS              ;LKS<7>=1?
18771 112646 100375      BPL     5#              ;IF NOT, WAIT
18772 112650 005037 177546      CLR     LKS              ;CLEAR LKS<7>
18773 112654 032737 000200 177546      BIT     #BIT07,LKS      ;LKS<7> CLEARED?
18774 112662 001401      BEQ     6#              ;IF YES, BRANCH
18775 112664 104060      ERROR   +60            ;LKS<7> NOT CLEARED ON WRITE
18776 112666 032737 000100 177546 6#:      BIT     #BIT06,LKS      ;LKS<6>=0?
18777 112674 001401      BEQ     7#              ;IF YES, BRANCH
18778 112676 104131      ERROR   +131            ;ERROR WRITING 0 TO LKS<6>
18779 112700 022701 077737 7#:      CMP     #77737,R1      ;COUNTER AT LESS THAN 800HZ?
18780 112704 002001      BGE     8#              ;IF NOT, BRANCH
18781 112706 104063      ERROR   +63            ;READY LINE DOES NOT GO LOW
18782 112710 022737 000003 002702 8#:      CMP     #3,LKSFL      ;DID 3 INTERRUPTS HAPPEN?
18783 112716 001404      BEQ     9#              ;IF YES, BRANCH
18784 112720 012737 000003 001124      MOV     #3,#GDDAT      ;3 INTERRUPTS EXPECTED
18785 112726 104064      ERROR   +64            ;INTERRUPTS DON'T HAPPEN
18786
18787      ;
18788      ; CHECK WHETHER INTERRUPTS HAPPEN AT PRIORITY 6
18789 112730 005037 002702 9#:      CLR     LKSFL          ;CLEAR INTERRUPT FLAG
18790 112734 106427 000300      MTPS    #300            ;RAISE PRIORITY TO 6
18791 112740 012701 077777      MOV     #77777,R1      ;COUNTER FOR SLOW CLOCK
18792 112744 052737 000100 177546      BIS     #BIT06,LKS      ;SET INTERRUPT ENABLE BIT
18793 112752 005737 002702 10#:     TST     LKSFL          ;ANY INTERRUPTS?
18794 112756 001001      BNE     11#            ;IF YES, EXIT LOOP
18795 112760 077104      SOB     R1,10#         ;CONTINUE WITH COUNT
18796 112762 005737 002702 11#:     TST     LKSFL          ;ANY INTERRUPTS?
18797 112766 001404      BEQ     12#            ;IF NO, BRANCH
18798 112770 012737 000005 001124      MOV     #5,#GDDAT      ;STORE PRIORITY FOR TYPE OUT
18799 112776 104065      ERROR   +65            ;INTERUPTS HAPPEN AT WRONG PRIORITY
18800 113000 106427 000340 12#:     MTPS    #340            ;RESTORE PRIORITY
18801

```

```

18802 .SBTTL TEST - LINE CLOCK DISABLE
18803 ;LINE CLOCK DISABLE(*)
18804 ;THIS TEST WILL CHECK THAT BCSR<12> DISABLES RESPONSE
18805 ;OF LKS REGISTER.
18806 ;
18807 ;BCSR <12> LINE CLOCK STATUS REGISTER DISABLE
18808 ;ROUTINE TEST
18809 ;IF UFD AND LKS IS NOT DISABLED THEN
18810 ;. EXIT TEST
18811 ;ENDIF
18812 ;. WRITE BCSR<12>=1
18813 ;. LET 4=ADDRESS OF LKS_TRAP
18814 ;. LET TRAP_LKS=0
18815 ;. READ LKS
18816 ;. IF TRAP_LKS NE 1 THEN
18817 ;. ERROR
18818 ;. ENDF
18819 ;ENDROUTINE
18820 ;
18821 ;ROUTINE LKS_TRAP
18822 ;. LET TRAP_LKS=1
18823 ;. LET BCSR<12>=0
18824 ;RTI
18825 ;
18826 ;*****
18827 113004 000004 ;ST36: SCOPE
18828 113006 032737 000040 000052 ; BIT #BIT05,#52 ;UFD MODE?
18829 113014 001404 ; BEQ 1# ;IF NOT, BRANCH
18830 113016 032737 010000 177520 ; BIT #BIT12,BCSR ;LKS DISABLED?
18831 113024 001052 ; BNE TST37 ;;IF DISABLED, EXIT TEST
18832 ;
18833 ; CHECK BCSR<12> TO BE 0 AND 1
18834 ;
18835 113026 013737 177520 002710 1#: MOV BCSR,SAVBR ;SAVE BCSR REGISTER
18836 113034 042737 010000 177520 ; BIC #BIT12,BCSR ;CLEAR BCSR
18837 113042 032737 010000 177520 ; BIT #BIT12,BCSR ;<12>=0?
18838 113050 001403 ; BEQ 2# ;IF OK, BRANCH
18839 113052 005037 001124 ; CLR #GDDAT ;CLEAR EXPECTED PATTERN
18840 113056 104052 ; ERROR +52 ;ERROR BCSR READ/WRITE BITS
18841 113060 052737 010000 177520 2#: BIS #BIT12,BCSR ;SET BIT 12
18842 113066 032737 010000 177520 ; BIT #BIT12,BCSR ;GOT SET OK?
18843 113074 001004 ; BNE 3# ;IF OK, BRANCH
18844 113076 012737 010000 001124 ; MOV #BIT12,#GDDAT ;EXPECTED PATTERN
18845 113104 104052 ; ERROR +52 ;ERROR BCSR READ/WRITE BITS
18846 ;
18847 ; TRY TO ACCESS LKS TO GET A TIMEOUT WITH BCSR<12>=1
18848 ;
18849 113106 013701 000004 3#: MOV ERRVEC,R1 ;SAVE TIMEOUT VECTOR
18850 113112 012737 113134 000004 ; MOV #41,ERRVEC ;POINT TO PROGRAM AREA
18851 113120 012737 000340 000006 ; MOV #340,ERRVEC+2 ;AT PRIORITY 7
18852 113126 005737 177546 ; TST LKS ;ACCESS LKS REGISTER
18853 113132 104066 ; ERROR +66 ;BCSR<12> DOES NOT DISABLE LKS
18854 113134 005726 4#: TST (SP). ;RESTORE STACK POINTER

```

E12

COKDAAO KDJ11 B CLUSTER MACY11 30(1046) 23 JAN 84 18:56 PAGE 354
COKDAA.P11 23-JAN-84 18:55 TEST - LINE CLOCK DISABLE

SEQ 0354

18855	113136	005726			TST	(SP).	
18856	113140	010137	000004		MOV	R1,ERRVEC	;RESTORE TIMEOUT VECTOR
18857	113144	013737	002710	177520	MOV	SAVBR,BCSR	;RESTORE BCSR
18858							
18859							

```

18860
18861
18862
18863
18864
18865
18866
18867
18868
18869
18870
18871
18872
18873
18874
18875
18876
18877
18878
18879
18880
18881
18882
18883
18884
18885
18886
18887
18888
18889
18890
18891
18892
18893
18894
18895
18896
18897
18898 113152 000004
18899 113154 032737 000040 000052
18900 113162 001404
18901 113164 032737 020000 177520
18902 113172 001525
18903
18904
18905
18906 113174 013737 177520 002710
18907 113202 042737 020000 177520
18908 113210 032737 020000 177520
18909 113216 001403
18910 113220 005037 001124
18911 113224 104052
18912 113226 052737 020000 177520
18913 113234 032737 020000 177520
18914 113242 001004
18915 113244 012737 020000 001124

```

```

.SBTTL TEST - UNCONDITIONAL CLOCK LINE INTERRUPTS
UNCONDITIONAL CLOCK LINE INTERRUPTS(*)
THIS TEST WILL CHECK THAT SETTING BCSR<13> TO 1 WILL
REQUEST INTERRUPTS WHENEVER A CLOCK LINE IS ASSERTED. THIS
SHOULD HAPPEN WITHOUT ACCESSING LKS, THEREFORE, EVEN WITH BCSR<12>=1
INTERRUPTS SHOULD HAPPEN.
BCSR <13> FORCE LINE CLOCK INTERRUPT ENABLE
;
;ROUTINE TEST
;IF UFD AND FORCE LKS NOT DISABLED THEN
;. EXIT TEST
;ENDIF
;. LET 100=ADDRESS OF UNCONDITIONAL_INTERRUPT_ROUTINE
;. DO FOR BCSR<12> FROM #0 TO #1(LKS DISABLED AND ENABLED)
;. (IF UFD DO ONLY FOR SELECTED LINE CLOCK)
;. . CLEAR UNCONDITIONAL_INTERRUPT
;. . SET COUNTER TO WAIT FOR 3 INTERRUPTS
;. . LET BCSR<13>=1
;. . REPEAT
;. . . DECREMENT COUNTER
;. . . UNTIL UNCONDITIONAL_INTERRUPT EQ #3 OR COUNTER EQ #0
;. . . IF COUNTER GT TIME_REQUIRED_FOR_3_INTERRUPTS_FOR_800HZ
;. . . . ERROR (INTERRUPTS NEVER GO LOW)
;. . . ENDF
;. . . IF UNCONDITIONAL_INTERRUPT LT #3 THEN
;. . . . ERROR (INTERRUPTS DON'T HAPPEN)
;. . . ENDF
;. . LET BCSR<13>=#0
;. ENDDO
;ENDROUTINE
;ROUTINE UNCONDITIONAL_INTERRUPT_ROUTINE
;. INCREMENT UNCONDITIONAL_INTERRUPT
;RETURN
;*****
TST37: SCOPE
BIT #BIT05,#52 ;UFD MODE?
BEQ 1# ;IF NOT, BRANCH
BIT #BIT13,BCSR ;FORCE INTERRUPT SET?
BEQ TST40 ;IF SET, EXIT TEST
;
; CHECK BSCR<13> TO BE 0 AND 1
;
1#: MOV BCSR,SAVBR ;SAVE BCSR REGISTER
BIC #BIT13,BCSR ;CLEAR BCSR
BIT #BIT13,BCSR ;<13>=0?
BEQ 2# ;IF OK, BRANCH
CLR #GDDAT ;CLEAR EXPECTED PATTERN
ERROR +52 ;ERROR BCSR READ/WRITE BITS
2#: BIS #BIT13,BCSR ;SET BIT 13
BIT #BIT13,BCSR ;GOT SET OK?
BNE 3# ;IF OK, BRANCH
MOV #BIT13,#GDDAT ;EXPECTED PATTERN

```

```

18916 113252 104052          ERROR +52          ;ERROR BCSR READ/WRITE BITS
18917
18918          ; SET UP TO DO UNCONDITIONAL INTERRUPTS
18919
18920 113254 012737 131650 000100 3:  MOV #LKSINT,0#100      ;SET UP INTERRUPT VECTOR
18921 113262 012737 000340 000102      MOV #340,0#102      ;AT PRIORITY 7
18922 113270 052737 010000 177520      BIS #BIT12,BCSR     ;FOR 1ST TIME DISABLE LKS
18923 113276 000403          BR 5#              ;GO DO IT
18924 113300 042737 010000 177520 4:  BIC #BIT12,BCSR     ;FOR THE 2ND TIME, ENABLE LKS
18925 113306 005037 002702          CLR LKSFL           ;CLEAR INTERRUPTS FLAG
18926 113312 012702 077777          MOV #77777,R2      ;COUNTER TO WAIT FOR INTERRUPTS
18927 113316 106427 000240          MTPS #240          ;LOWER PRIORITY TO 5
18928 113322 022737 000003 002702 6:  CMP #3,LKSFL       ;3 INTERRUPTS HAPPENED?
18929 113330 001401          BEQ 7#             ;EXIT LOOP, IF SO
18930 113332 077205          SOB R2,6#         ;OTHERWISE, KEEP WAITING
18931 113334 106427 000340          MTPS #340         ;RAISE PRIORITY TO 7
18932 113340 022702 077700          CMP #77700,R2     ;INTERRUPTS HAPPEN TOO OFTEN?
18933 113344 002001          BGE 8#            ;IF NOT, BRANCH
18934 113346 104063          ERROR +63         ;READY LINE DOESN'T GO LOW
18935 113350 022737 000003 002702 8:  CMP #3,LKSFL       ;AT LEAST 3 INTERRUPTS HAPPENED?
18936 113356 002004          BGE 9#            ;IF SO, BRANCH
18937 113360 012737 000003 001124      MOV #3,#GDDAT      ;EXPECTED DATA
18938 113366 104064          ERROR +64         ;INTERRUPTS DON'T HAPPEN
18939 113370 032737 010000 177520 9:  BIT #BIT12,BCSR    ;SECOND TIME THRU THE LOOP?
18940 113376 001340          BNE 4#            ;IF NOT, DO IT AGAIN
18941 113400 032737 000040 000052      BIT #BIT05,0#52    ;UFD MODE?
18942 113406 001404          BEQ 10#           ;IF NOT, BRANCH
18943 113410 032737 010000 177520      BIT #BIT12,BCSR    ;IF UFD AND LKS DISABLED?
18944 113416 001010          BNE 12#           ;DON'T CHECK LKS
18945 113420 032737 000100 177546 10: BIT #BIT06,LKS     ;INTERRUPT ENABLE LINE HOLD 1?
18946 113426 001001          BNE 11#           ;IF SO, BRANCH
18947 113430 104067          ERROR +67         ;BCSR<13> DOESN'T SET LKS<6>
18948 113432 042737 000100 177546 11: BIC #BIT06,LKS     ;DISABALE LKS INTERRUPTS
18949 113440 013737 002710 177520 12: MOV SAVBR,BCSR     ;RESTORE BCSR
18950
18951

```

```

18952 .SBTTL TEST - RESETTING LKS
18953 ;RESETTING LKS(*)
18954 ;THIS TEST WILL PROVE THAT RESET INSTRUCTION SETS LKS<07> AND
18955 ;CLEARS LKS<06>.
18956 ;ROUTINE TEST
18957 ;IF UFD AND LKS IS DISABLED THEN
18958 ;. EXIT TEST
18959 ;ENDIF
18960 ;. POINT LKS VECTOR 100 TO ERROR_LKS_ILLEGAL_INTERRUPT
18961 ;. SYNCHRONIZE LKS BY WAITING FOR 3 PULSES
18962 ;. LET LKS<06>=#1
18963 ;. CLEAR LKS (CLEARS LKS<07>)
18964 ;. EXECUTE "RESET"
18965 ;. IF LKS<7> NE #1 OR LKS<6> NE #0 THEN
18966 ;. ERROR
18967 ;. ENDIF
18968 ;. IF ILLEGAL_LINE_CLOCK_INTERRUPT NE 0 THEN
18969 ;. ERROR
18970 ;. ENDIF
18971 ;ENDROUTINE
18972 ;
18973 ;ROUTINE ERROR_LKS_ILLEGAL_INTERRUPT
18974 ;. FLAG_ILLEGAL_LINE_CLOCK_INTERRUPT
18975 ;RETURN
18976
18977 ;*****
18978 113446 000004 TST40: SCOPE
18979 113450 122737 000001 001220 CMPB #APTENV,#ENV ;RUNNING IN APT MODE?
18980 113456 001013 BNE 1# ;NO, GO DO TEST
18981 113460 005737 001206 TST #PASS ;FIRST PASS?
18982 113464 001057 BNE TST41 ;IF APT AND NOT FIRST PASS, EXIT TEST
18983 113466 032737 000040 000052 BIT #BIT05,#52 ;UFD MODE?
18984 113474 001404 BEQ 1# ;IF NOT, BRANCH
18985 113476 032737 010000 177520 BIT #BIT12,BCSR ;LKS DISABLED?
18986 113504 001447 BEQ TST41 ;IF DISABLED, EXIT TEST
18987
18988 ; SYNCHRONISE WITH LINE TIME CLOCK BY WAITING FOR 3 INTERRUPTS
18989 ;
18990 113506 013737 177520 002710 1#: MOV BCSR,SAVBR ;SAVE BCSR
18991 113514 042737 010000 177520 BIC #BIT12,BCSR ;ENABLE LKS RESPONSE
18992 113522 012737 131650 000100 MOV #LKSINT,#100 ;SET UP INTERRUPT VECTOR
18993 113530 012737 000340 000102 MOV #340,#102 ;AT PROIRITY 7
18994 113536 052737 000100 177546 BIS #BIT06,LKS ;SET INTERRUPT ENABLE BIT
18995 113544 005037 002702 CLR LKSFL ;CLEAR INTERRUPTS FLAG
18996 113550 012702 077777 MOV #77777,R2 ;COUNTER TO WAIT FOR INTERRUPTS
18997 113554 106427 000240 MTPS #240 ;LOWER PRIORITY TO 5
18998 113560 022737 000003 002702 2#: CMP #3,LKSFL ;3 INTERRUPTS HAPPENED?
18999 113566 001401 BEQ 3# ;EXIT LOOP, IF SO
19000 113570 077205 SOB R2,2# ;OTHERWISE, KEEP WAITING
19001 113572 106427 000340 3#: MTPS #340 ;RAISE PRIORITY TO 7
19002 113576 000005 RESET ;EXECUTE RESET
19003 113600 032737 000200 177546 BIT #BIT07,LKS ;READY BIT SET?
19004 113606 001001 BNE 4# ;IF SO, BRANCH
19005 113610 104070 ERROR #70 ;RESET DOESN'T SET LKS<07.
19006 113612 032737 000100 177546 4#: BIT #BIT06,LKS ;INTERRUPT ENABLE BIT CLEARED?
19007 113620 001401 BEQ TST41 ;IF SO, EXIT TEST

```


I12

COKDAAO KDJ11-B CLUSTER MACY11 30(1046) 23-JAN-84 18:56 PAGE 358
COKDAA.P11 23-JAN-84 18:55 TEST - RESETTING LKS

SEQ 0358

19008 113622 104071
19009
19010

ERROR +71

;RESET DOESN'T CLEAR LKS

19011
19012
19013
19014
19015
19016
19017
19018
19019
19020
19021
19022
19023
19024
19025
19026
19027
19028
19029
19030
19031
19032
19033
19034
19035
19036
19037
19038
19039
19040
19041
19042
19043
19044
19045
19046
19047
19048
19049
19050
19051
19052
19053
19054
19055
19056
19057
19058
19059
19060
19061
19062
19063
19064
19065
19066

```

.SBTTL TEST - LINE CLOCK INTERRUPTS
;LINE CLOCK INTERRUPTS(*)
;BY SETTING TO 1 LKS<06>, THIS TEST WILL CHECK FOR INTERRUPTS
;FROM BEVENT LINE AND FROM KDJ11-B 50HZ, 60HZ, 800HZ ON BOARD SIGNALS
;(THE LATTER SIGNALS WILL BE ACCESSED BY SETTING BCSR<11-10>).
;
;BCSR <11> <10>          CLOCK SELECT BITS 1 AND 0
;
;      0      0          EXTERNAL BEVENT LINE
;      0      1          ON-BOARD 50 HZ
;      1      0          ON-BOARD 60 HZ
;      1      1          ON-BOARD 800 HZ
;
;ROUTINE TEST
;IF UFD THEN
;.   IF LKS DISABLED THEN
;.       EXIT TEST
;.   ENDF
;.   SET FLAGS TO RUN ONLY WHAT SPECIFIED IN EAPROM
;ENDIF
;.   LET 100=ADDRESS OF LKS_INTERRUPT
;.   DO FOR BCSR<11,10> FROM #0 TO #3
;.       .   LET LKS<06>=#1
;.       .   WAIT FOR 10 INTERRUPTS FOR EACH CLOCK
;.       .   STORE ACTUAL NUMBER OF INTERRUPTS FOR EACH CLOCK
;.       .   LET INTERRUPT_FLAG=0
;.   ENDDO
;.   COMPARE NUMBER OF INTERRUPTS FOR EACH CLOCK
;ENDROUTINE
;
;ROUTINE LKS_INTERRUPT
;.   INCREMENT INTERRUPT_FLAG
;RETURN
;
;*****
TST41:  SCOPE
        BIT      #BIT05,B#52          ;UFD MODE?
        BEQ      1#                  ;IF NOT, GO DO THE TEST
        BIT      #BIT12,BCSR         ;LKS IS DISABLED?
        BNE      TST42              ;;IF DISABLED, EXIT TESTS
        CLR      R2                  ;CLEAR R2 TO SET FLAGS
        BIS      BCSR,R2             ;SET R2 ACCORDING TO BCSR
        BIC      #171777,R2         ;LEAVE ONLY BITS <11-10>
;
; SETUP FOR INTERRUPTS, IN UFD MODE ONLY FROM THE CLOCK SPECIFIED IN BCSR<11-10>
;
1#:     MOV      BCSR,SAVBR           ;STORE BCSR
        MOV      #LKSINT,100        ;SET UP LKS VECTOR
        MOV      #340,102           ;AT PRIORITY 7
        MOV      #TIMDEL,R5         ;POINTER TO DEL
        MOV      #4,R4              ;R4 IS THE COUNTER FOR ALL CLOCKS
        CLR      BCSR               ;DO FOR BEVENT LINE INTERRUPTS
        BR       3#                 ;GO DO THE LOOP
2#:     ADD      #2000,BCSR          ;SET UP FOR THE NEXT CLOCK LINE
3#:     BIT      #BIT05,B#52        ;UFD MODE?
        BEQ      4#                 ;IF NOT, BRANCH
4#:

```

113624	000004		
113626	032737	000040	000052
113634	001411		
113636	032737	010000	177520
113644	001120		
113646	005002		
113650	053702	177520	
113654	042702	171777	
013737	177520	002710	
012737	131650	000100	
012737	000340	000102	
012705	114076		
012704	000004		
005037	177520		
000403			
062737	002000	177520	
032737	000040	000052	
001402			

```

19067 113736 010237 177520      MOV      R2,BCSR
19068 113742 005037 002702      CLR      LKSFL
19069 113746 052737 000100 177546 4#:      BIS      #BIT06,LKS
19070 113754 012703 000010      MOV      #10,R3
19071 113760 012701 177777      5#:      MOV      #177777,R1
19072 113764 106427 000240      MTPS     #240
19073 113770 023703 002702      6#:      CMP      LKSFL,R3
19074 113774 001401      BEQ      7#
19075 113776 077104      SOB      R1,6#
19076 114000 010125      7#:      MOV      R1,(R5)+
19077 114002 032737 000040 000052      BIT      #BIT05,#52
19078 114010 001026      BNE      10#
19079 114012 077436      SOB      R4,2#
19080
19081      ;
19082      ; CHECK THE DELAY VALUES FOR ALL CLOCKS
19083      ;
19083 114014 106427 000340      MTPS     #340
19084 114020 042737 000100 177546      BIC      #BIT06,LKS
19085 114026 012705 114076      MOV      #TIMDEL,R5
19086 114032 021565 000006      CMP      (R5),6(R5)
19087 114036 103401      BLO      8#
19088 114040 104064      ERROR    +64
19089 114042 005725      8#:      TST      (R5)+
19090 114044 021565 000002      CMP      (R5),2(R5)
19091 114050 103401      BLO      9#
19092 114052 104064      ERROR    +64
19093 114054 005725      9#:      TST      (R5)+
19094 114056 021565 000002      CMP      (R5),2(R5)
19095 114062 103401      BLO      10#
19096 114064 104064      ERROR    +64
19097 114066 013737 002710 177520 10#:     MOV      SAVBR,BCSR
19098 114074 000404      BR       TST42
19099
19100      ;:EXIT TEST
19101      TIMDEL: .BLKW 4

```

```

;IN UFD, DO ONLY FOR SPECIFIED
;CLEAR INTERRUPT FLAG
;SET INTERRUPT ENABLE BIT
;START COUNTER FOR 10 INTERURRUPTS
;START COUNTER TO WAIT FOR INTERRUPT
;LOWER PRIORITY TO 5
;NEW INTERRUPT HAPPENED?
;IF SO, EXIT WAIT LOOP
;OTHERWISE, KEEP WAITING
;STORE DELAY FOR EACH CLOCK
;UFD MODE?
;IF UFD, DON'T DO FOR ANY OTHER
;ALL LINE CLOCKS DONE?

```

```

;RAISE PRIORITY
;DISABLE INTERRUPTS
;POINTER TO DELAY TABLE
;DELAY FOR BEVENT AND 800HZ?
;BEVENT IS NOT 800HZ
;WRONG # OF INTERRUPTS
;INCREMENT POINTER
;DELAY FOR 50HZ AND 60HZ?
;IF FIRST BIGGER, BRANCH
;WRONG # OF INTERRUPTS
;INCREMENT POINTER
;DELAY FOR 50HZ AND 800HZ
;IF FIRST BIGGER, BRANCH
;WRONG # OF INTERRUPTS
;RESTORE BCSR

```

```

19102 .SBTTL TEST - MAINTENANCE REGISTER TEST
19103 ;MAINTENANCE REGISTER TEST
19104 ;THIS TEST WILL ADDRESS MAINTENANCE REGISTER AND CHECK BITS
19105 ;7-4 TO BE 0010, 2-1 TO BE 10, AND READ BITS 10-08, 03, 00
19106 ;FOR FUTURE USE. THOSE BITS REPRESENT THE FOLLOWING SIGNALS:
19107 ;MULTIPROCESSOR SLAVE, UNIBUS SYSTEM, FPA AVAILABLE, HALT/TRAP
19108 ;OPTION, AND AC POWER OKAY.
19109 ;ROUTINE TEST
19110 ;. IF MAINT. REG. BITS <7-4> NE 0010 OR <2-1> NE 10 THEN
19111 ;. ERROR
19112 ;. ENDF
19113 ;. READ MAINT.REG. BITS <10-08,03,00>
19114 ;ENDROUTINE
19115
19116 ;*****
19117 114106 000004 TST42: SCOPE
19118 114110 032737 174000 177750 BIT #174000,MAIREG ;UNUSED BITS ALL ZEROS?
19119 114116 001401 BEQ 1# ;IF OK, BRANCH
19120 114120 104132 ERROR +132 ;MAINTENANCE REGISTER ERROR
19121 114122 032737 000044 177750 1#: BIT #44,MAIREG ;<5,2> SET ?
19122 114130 001001 BNE 2# ;IF SO, BRANCH
19123 114132 104132 ERROR +132 ;MAINTENANCE REGISTER ERROR
19124 114134 032737 000322 177750 2#: BIT #322,MAIREG ;<7,6,4,1> CLEAR?
19125 114142 001401 BEQ TST43 ;;IF YES, BRANCH
19126 114144 104132 ERROR +132
19127
19128

```

```

19129 .SBTTL TEST - SERIAL LINE UNIT REGISTERS
19130 ;SERIAL LINE UNIT TEST(*)
19131 ;BCR<2-0> WILL BE READ TO FIND OUT BAUD RATE. SLU WILL BE PROG-
19132 ;RAMMED TO CHECK THE INTERRUPT LEVELS BY SETTING BIT<06> IN
19133 ;RCSR AND XMIT. LOOP BACK CAPABILITIES WILL BE TESTED BY SETTING
19134 ;TO 1 XCSR<02>. THE LINE CLOCK INTERRUPT SUBROUTINE WILL BE
19135 ;USED TO RETURN TO THE EXECUTION OF THE DIAGNOSTICS, IF THE
19136 ;PROGRAM HANGS IN THE LOOP BACK MODE.
19137 ;ROUTINE TEST
19138 ;IF UFD AND CONSOLE NOT PRESENT
19139 ;. GO TO TEST_22
19140 ;ENDIF
19141 ;. IF BCR<07> EQ #0 THEN
19142 ;. READ BCR<2-0> TO GET BAUD RATE
19143 ;. ENDF
19144 ;. LET 4=ADDRESS OF TIMEOUT ROUTINE
19145 ;. DO FOR RCSR,XCSR,RBUF,XBUF
19146 ;. READ XRCSR,XCSR,RBUF,XBUF
19147 ;. IF TIMEOUT_FLAG NE #0 THEN
19148 ;. ERROR
19149 ;. ENDF
19150 ;. ENDDO
19151 ;ENDROUTINE
19152 ;
19153 ;ROUTINE TIMEOUT
19154 ;. LET TIMEOUT_FLAG=#1
19155 ;ENDROUTINE
19156
19157 ;*****
19158 TST43: SCOPE
19159 114146 000004 BIT #BIT05,#052 ;UFD MODE?
19160 114150 032737 000040 000052 BEQ 1# ;IF NOT, GO DO THE TEST
19161 114156 001406 BIT #BIT07,BCR ;IF UFD AND CONSOLE NOT PRESENT
19162 114160 032737 000200 177524 BEQ 1# ;NOT TRUE, DO THE TEST
19163 114166 001402 JMP SLEND ;IF TRUE, SKIP ALL SLU TESTS
19164 114170 000137 116044
19165 ;
19166 ; TRY TO ACCESS SLU REGISTERS
19167 ;
19167 114174 013701 000004 1#: MOV ERRVEC,R1 ;SAVE TIMEOUT VECTOR
19168 114200 012737 114224 000004 MOV #3#,ERRVEC ;POINT NEW ONE TO PROGRAM AREA
19169 114206 012737 000340 000006 MOV #340,ERRVEC+2 ;AT PRIORITY 7
19170 114214 012702 177560 MOV #RCSR,R2 ;START ACCESSING WITH RCSR
19171 114220 005712 2#: TST (R2) ;ACCESS SLU REGISTER
19172 114222 000403 BR 4# ;IF NO TIMEOUT, CONTINUE
19173 114224 010237 001126 3#: MOV R2,#BDDAT ;STORE ADDRESS THAT TIMED OUT
19174 114230 104072 ERROR +72 ;TIMEOUT ACCESSING SLU REGISTER
19175 114232 022722 177566 4#: CMP #XBUF,(R2)+ ;LAST REGISTER ACCESSED?
19176 114236 103770 BLO 2# ;IF NOT, BRANCH
19177 114240 010137 000004 MOV R1,ERRVEC ;RESTORE TIMEOUT VECTOR
19178
    
```

19179
19180
19181
19182
19183
19184
19185
19186
19187
19188
19189
19190
19191
19192
19193
19194
19195
19196
19197
19198
19199
19200
19201
19202
19203
19204
19205
19206
19207
19208
19209
19210
19211

114244 000004
114246 012701 001000
114252 105737 177564
114256 100401
114260 077104
114262 105737 177564
114266 100401
114270 104073
114272 012737 000000 177566
114300 105737 177564
114304 100001
114306 104073

```
.SBTTL TEST - XCSR BIT 7
;CHECK THAT XCSR<07> CAN BE 0 AND 1.
;
;XCSR <07> TRANSMITTER READY
;
;ROUTINE TEST
;. WAIT FOR XCSR<07>=#1 NO MORE THAN 200MSEC
;. IF XCSR<07> NE #1 THEN
;. . ERROR
;. ENDF
;. LET XBUF=#NULL
;. WAIT FOR XCSR<07>=#1
;. LET XBUF=#NULL
;. IF XCSR<07> NE 0 THEN
;. . ERROR (READY DIDN'T GO LOW)
;. ENDF
;ENDROUTINE

;*****
TST44: SCOPE
MOV #1000,R1 ;COUNTER FOR ABOUT 200MICROSEC.
1$: TSTB XCSR ;XCSR<7> READY 1?
BMI 2$ ;IF SO, EXIT WAIT LOOP
SOB R1,1$ ;IF NOT 1, CONTINUE WAITING
2$: TSTB XCSR ;XCSR<7>=1?
BMI 3$ ;IF YES, BRANCH
ERROR +73 ;XCSR<7> DOES NOT BECOME 1
3$: MOV #NULL,XBUF ;TRY TO TRANSMIT NULL CHARACTER
TSTB XCSR ;XCSR<7>=0
BPL TST45 ;;IF YES, EXIT TEST
ERROR +73 ;XMIT READY DIDN'T GO LOW
```

19212
19213
19214
19215
19216
19217
19218
19219
19220
19221
19222
19223
19224
19225
19226
19227
19228
19229
19230
19231
19232
19233
19234
19235
19236
19237
19238 114310 000004
19239 114312 012701 000013
19240 114316 105737 177564
19241 114322 100375
19242 114324 052737 000004 177564
19243 114332 032737 000004 177564
19244 114340 001004
19245 114342 005037 177564
19246 114346 104114
19247 114350 000456
19248
19249
19250
19251 114352 012701 002000
19252 114356 105737 177560
19253 114362 100402
19254 114364 077104
19255 114366 000402
19256 114370 005737 177562
19257
19258
19259
19260 114374 012737 000021 177566
19261 114402 012701 002000
19262 114406 105737 177560
19263 114412 100401
19264 114414 077104
19265 114416 105737 177560
19266 114422 100403
19267 114424 005037 177564

```

.SBTTL TEST - RCSR BIT 7 AND XCSR BIT 2
;CHECK THAT RCSR<07> CAN BE 0 AND 1 AND THAT XCSR<02> WORKS PROPERLY.
;
;RCSR <07> RECEIVER DONE
;XCSR <02> MAINTENANCE
;
;ROUTINE TEST
;.(CHECK RCSR<07> AND XCSR<07>)
;. WAIT FOR XCSR<07>=#1
;. LET XCSR<02>=#1 (LOOP BACK MODE)
;. LET XBUF=#125
;. WAIT FOR RCSR<07>=#1 NO MORE THAN 200MSEC
;. IF RCSR<07> NE #1 THEN
;. . ERROR (RCSR<07> DOES NOT BECOME 1 OR XCSR<02> DOES NOT
;. . WORK)
;. ENDF
;. IF RBUF NE #125 THEN
;. . ERROR
;. ENDF
;. IF RCSR<07> NE #0 THEN
;. . ERROR (RCSR<07> DOES NOT GO LOW)
;. ENDF
;. LET XCSR<02>=#0
;ENDROUTINE

;*****
TST45: SCOPE
MOV #13,R1 ;COUNTER FOR ABOUT 200MICROSEC.
10: TSTB XCSR ;XCSR<7> READY 1?
BPL 10 ;IF NOT 1, CONTINUE WAITING
20: BIS #BIT02,XCSR ;SET LOOP BACK MODE
BIT #BIT02,XCSR ;GOT SET OK?
BNE 30 ;IF YES, BRANCH
CLR XCSR ;RESET TO PRINT ERROR
ERROR +114 ;XCSR<2> DOES NOT BECOME 1
BR TST46 ;EXIT TEST

;
; STALL FOR A WHILE IN CASE XCSR<2> CAUSES RCSR<7> TO BE 1
;
30: MOV #2000,R1 ;STALL IN CASE XCSR<2> SETS READY
40: TSTB RCSR ;IF RECEIVER READY SET?
BMI 50 ;IF SET, BRANCH
SOB R1,40 ;OTHERWISE, STAY FOR A WHILE
BR 60 ;IF NOT READY, BRANCH
50: TST RBUF ;READ RBUF

;
; TRANSMIT XON AND CHECK RCSR<7>
;
60: MOV #21,XBUF ;TRANSMIT A CHARACTER
MOV #2000,R1 ;COUNTER TO WAIT
70: TSTB RCSR ;RCSR<7> READY 1?
BMI 80 ;IF YES, EXIT WAIT LOOP
SOB R1,70 ;OTHERWISE, CONTINUE WAITING
80: TSTB RCSR ;RCSR<7>=1?
BMI 90 ;IF YES, BRANCH
CLR XCSR ;RESET XCSR<2>

```



```

19282 .SBTTL TEST - RESET AND XCSR<2!0>
19283 ;CHECK THAT RESET CLEARS XCSR<0!2>.
19284 ;ROUTINE TEST
19285 ;.(CHECK RCSR<07> AND XCSR<07> AND RESET)
19286 ;. LET XCSR<02,00>=#1 (LOOP BACK MODE)
19287 ;. EXECUTE "RESET"
19288 ;. IF XCSR<02!00> NE #0 THEN
19289 ;. . ERROR
19290 ;. . ENDF
19291 ;. LET XCSR<02>=#0
19292 ;ENDROUTINE
19293
19294 ;*****
19295 114506 000004 TST46: SCOPE
19296 114510 122737 000001 001220 CMPB #APTENV,#ENV ;RUNNING IN APT MODE?
19297 114516 001003 BNE 1# ;NO, GO DO TEST
19298 114520 005737 001206 TST #PASS ;FIRST PASS?
19299 114524 001011 BNE TST47 ;;IF APT AND NOT FIRST PASS, EXIT TEST
19300 114526 052737 000005 177564 1#: BIS #BIT02!BIT00,XCSR ;LOOP BACK MODE
19301 ;
19302 ; EXECUTE RESET AND VALIDATE THAT XCSR<7,2> BECOMES <1,0>
19303 ;
19304 114534 000005 RESET ;EXECUTE RESET
19305 114536 032737 000005 177564 BIT #BIT02!BIT00,XCSR ;XCSR<2,0> CLEAR?
19306 114544 001401 BEQ TST47 ;;IF YES, BRANCH
19307 114546 104102 ERROR #102 ;XCSR<2,0> NOT CLEARED ON RESET
19308
19309

```

```

19310 .SBTTL TEST - RESET AND INTERRUPT ENABLE BITS
19311 ;CHECK THAT INTERRUPTS DON'T HAPPEN AT PRIORITY 4 AND THAT RESET
19312 ;CLEARS XCSR<06> AND RCSR<06>.
19313 ;
19314 ;RCSR <06> RECEIVER INTERRUPT ENABLE
19315 ;XCSR <06> TRANSMITTER INTERRUPT ENABLE
19316 ;
19317 ;ROUTINE TEST
19318 ;. LET 60=#ADDRESS_OF_ILLEGAL_INTERRUPT_XRCSR
19319 ;. LET 64=#ADDRESS_OF_ILLEGAL_INTERRUPT_XRCSR
19320 ;. SET PRIORITY TO 4
19321 ;. LET XCSR<02>=#1 (LOOPBACK MODE)
19322 ;. LET XCSR<06>=#1 (ENABLE TRANSMIT INTERRUPTS)
19323 ;. LET RCSR<06>=#1 (ENABLE RECEIVE INTERRUPTS)
19324 ;. WAIT FOR XCSR<07>=#1 (READY TO TRANSMIT)
19325 ;. LET XBUF=#NULL (SEND A CHARACTER)
19326 ;. WAIT FOR ILLEGAL INTERRUPTS (ABOUT 200MSEC)
19327 ;. EXECUTE "RESET"
19328 ;. IF XCSR<06> NE #0 OR RCSR<06> NE #0 OR XRCSR NE #0 THEN
19329 ;. ERROR
19330 ;. ENDIF
19331 ;. RESTORE PRIORITY TO NORMAL
19332 ;ENDROUTINE
19333 ;
19334 ;ROUTINE ILLEGAL_INTERRUPT_XRCSR
19335 ;. INCREMENT XRCSR
19336 ;ENDROUTINE
19337 ;
19338 ;*****
19339 114550 000004 TST47: SCOPE
19340 114552 122737 000001 001220 CMPB #APTENV,#ENV ;RUNNING IN APT MODE?
19341 114560 001003 BNE 1# ;NO, GO DO TEST
19342 114562 005737 001206 TST #PASS ;FIRST PASS?
19343 114566 001033 BNE 5# ;SKIP RESET PART OF THE TEST
19344 ;
19345 ; CHECK THAT INTERRUPTS ENABLE BITS FOR RECEIVER AND TRASMITTER OF SLU
19346 ; ARE CLEARED BY RESET
19347 ;
19348 114570 052737 000100 177564 1# : BIS #BIT06,XCSR ;SET INTERRUPT ENABLE BIT IN XCSR
19349 114576 032737 000100 177564 BIT #BIT06,XCSR ;GOT SET OK?
19350 114604 001001 BNE 2# ;IF YES, BRANCH
19351 114606 104110 ERROR +110 ;IN BIT 6 OF XCSR
19352 114610 052737 000100 177560 2# : BIS #BIT06,RCSR ;SET INTERRUPT ENABLE BIT IN RCSR
19353 114616 032737 000100 177560 BIT #BIT06,RCSR ;GOT SET OK?
19354 114624 001001 BNE 3# ;IF YES, BRANCH
19355 114626 104110 ERROR +110 ;IN BIT 6 OF RCSR
19356 114630 000005 RESET ;INLINE BUS RESET
19357 114632 032737 000100 177564 3# : BIT #BIT06,XCSR ;XMIT INTERRUPT ENABLE BIT CLEARED?
19358 114640 001401 BEQ 4# ;IF CLEARED, BRANCH
19359 114642 104102 ERROR +102 ;INTERRUPT ENABLE NOT CLEARED ON RESET
19360 114644 032737 000100 177560 4# : BIT #BIT06,RCSR ;RECEIVE INTERRUPT ENBLE CLEARED?
19361 114652 001401 BEQ 5# ;IF CLEARED, BRANCH
19362 114654 104102 ERROR +102 ;INTERRUPT ENABLE NOT CLEARED ON RESET
19363 ;
19364 ; CHECK THAT TRANSMIT INTERRUPTS DON'T HAPPEN AT PRIORITY HIGHER THAN 3
19365 ;

```

```

19366 114656 012737 114724 000064 5#: MOV #9#,R#64 ;POINT XMIT VECTOR TO PROGRAM AREA
19367 114664 012737 000340 000066 MOV #340,R#66 ;AT PRIORITY 7
19368 114672 052737 000100 177564 BIS #BIT06,XCSR ;SET INTERRUPT ENABLE BIT IN XCSR
19369 114700 012702 000340 MOV #340,R2 ;SET PRIORITY TO 7
19370 114704 000402 BR 7# ;GO WAIT IN CASE OF INTERRUPTS
19371 114706 162702 000040 6#: SUB #40,R2 ;LOWER PRIORITY LEVEL
19372 114712 106402 7#: MTPS R2 ;SET PRIORITY
19373 114714 012703 000026 MOV #26,R3 ;TIME DELAY
19374 114720 077301 8#: SOB R3,R# ;WAIT FOR INTERRUPTS
19375 114722 000403 BR 10# ;IF INTERRUPTS DIDN'T HAPPENED, BRANCH
19376 114724 104101 9#: ERROR +101 ;INTERRUPTS HAPPEN AT WRONG PRIORITY
19377 114726 005726 TST (SP)+ ;CLEAN UP THE STACK
19378 114730 005726 TST (SP)+
19379 114732 022702 000200 10#: CMP #200,R2 ;AT PRIORITY 4?
19380 114736 001363 BNE 6# ;IF NOT LAST ONE, CONTINUE
19381 114740 106427 000340 MTPS #340 ;RESTORE PRIORITY 7
19382 114744 042737 000100 177564 BIC #BIT06,XCSR ;CLEAR INTERRUPT ENABLE BIT
19383 ;
19384 ; CHECK THAT RECEIVE INTERRUPTS DON'T HAPPEN AT PRIORITY HIGHER THAN 3
19385 ;
19386 114752 012737 115042 000060 MOV #15#,R#60 ;POINT RECEIVE VECTOR TO PROGRAM AREA
19387 114760 012737 000340 000062 MOV #340,R#62 ;AT PRIORITY 7
19388 114766 105737 177564 11#: TSTB XCSR ;TRANSMITTER READY
19389 114772 100375 BPL 11# ;IF NOT, WAIT
19390 114774 012737 000000 177566 MOV #NULL,XBUF ;TRY TO TRANSMIT NULL
19391 115002 052737 000100 177560 BIS #BIT06,RCSR ;SET INTERRUPT ENABLE BIT IN RCSR
19392 115010 012702 000340 MOV #340,R2 ;SET PRIORITY TO 7
19393 115014 000402 BR 13# ;GO WAIT IN CASE OF INTERRUPTS
19394 115016 162702 000040 12#: SUB #40,R2 ;LOWER PRIORITY LEVEL
19395 115022 052737 000004 177564 13#: BIS #BIT02,XCSR ;SET LOOP BACK MODE
19396 115030 106402 MTPS R2 ;SET PRIORITY
19397 115032 012703 000100 MOV #100,R3 ;TIME DELAY
19398 115036 077301 14#: SOB R3,R# ;WAIT FOR INTERRUPTS
19399 115040 000406 BR 16# ;IF INTERRUPTS DIDN'T HAPPENED, BRANCH
19400 115042 042737 000004 177564 15#: BIC #BIT02,XCSR ;CLEAR LOOP BACK MODE
19401 115050 104101 ERROR +101 ;INTERRUPTS HAPPEN AT WRONG PRIORITY
19402 115052 005726 TST (SP)+ ;CLEAN UP THE STACK
19403 115054 005726 TST (SP)+
19404 115056 022702 000200 16#: CMP #200,R2 ;AT PRIORITY 4?
19405 115062 001355 BNE 12# ;IF NOT LAST ONE, CONTINUE
19406 ;
19407 ; CLEAN UP BEFORE NEXT TEST
19408 ;
19409 115064 106427 000340 MTPS #340 ;RESTORE PRIORITY 7
19410 115070 042737 000100 177560 BIC #BIT06,RCSR ;CLEAR INTERRUPT ENABLE BIT
19411 115076 012702 000300 MOV #300,R2 ;STALL DELAY
19412 115102 105737 177560 17#: TSTB RCSR ;RECEIVE READY?
19413 115106 100401 BMI 18# ;STOP WAITING, IF SO
19414 115110 077204 SOB R2,R# ;OTHERWISE, STAY IN THE LOOP
19415 115112 005737 177562 18#: TST RBUF ;READ CHARACTER TRANSMITTED
19416 115116 042737 000004 177564 BIC #BIT02,XCSR ;CLEAR LOOP BACK MODE
19417
    
```

```

19418 .SBTTL TEST - INTERRUPT PRIORITY FOR SLU
19419 ;CHECK THAT INTERRUPTS HAPPEN AT PRIORITY 3 AND THAT THEY CLEAR
19420 ;RCSR<06> AND XCSR<06>.
19421 ;
19422 ;ROUTINE TEST
19423 ;. LET 60=#ADDRESS_OF_LEGAL_RINTERRUPT
19424 ;. LET 64=#ADDRESS_OF_LEGAL_XINTERRUPT
19425 ;. LET XCSR<02>=#1
19426 ;. SET PRIORITY TO #3
19427 ;. WAIT FOR XINTERRUPT=#3
19428 ;. IF XCSR<07> EQ #1 THEN
19429 ;.     ERROR
19430 ;.     ENDF
19431 ;. WAIT FOR RINTERRUPT=#3
19432 ;. IF RCSR<07> EQ #0 THEN
19433 ;.     ERROR
19434 ;.     ENDF
19435 ;. LET XCSR<02>=#0
19436 ;. SET PRIORITY TO NORMAL
19437 ;ENDROUTINE
19438 ;
19439 ;ROUTINE LEGAL_XINTERRUPT
19440 ;. LET XBUF=#CHARACTER
19441 ;. INCREMENT XINTERRUPT
19442 ;ENDROUTINE
19443 ;
19444 ;ROUTINE LEGAL_RINTERRUPT
19445 ;. READ RCSR
19446 ;. INCREMENT RINTERRUPT
19447 ;ENDROUTINE
19448 ;
19449 ;*****
19450 115124 000004 TST50: SCOPE
19451 ;
19452 ; GET READY FOR INTERRUPTS
19453 ;
19454 115126 012737 115322 000060      MOV     #81,#060      ;STORE RECEIVER VECTOR
19455 115134 012737 115246 000064      MOV     #61,#064      ;STORE TRANSMITTER VECTOR
19456 115142 012737 000340 000062      MOV     #340,#062     ;AT PRIORITY 7
19457 115150 012737 000340 000066      MOV     #340,#066     ;FOR RECEIVER AND TRANSMITTER
19458 115156 052737 000004 177564      BIS     #BIT02,XCSR   ;SET LOOP BACK MODE
19459 115164 012701 000100              MOV     #100,R1       ;DELAY FOR UNEXPECTED CHARACTERS
19460 115170 105737 177560      10:    TSTB    RCSR      ;RECEIVER READY?
19461 115174 100401              BMI     20            ;IF YES, BRANCH
19462 115176 077104              SOB     R1,10        ;OTHERWISE, WAIT JUST IN CASE
19463 115200 005737 177562      20:    TST     RBUF      ;READ RECEIVER
19464 ;
19465 ; SET PRIORITIES AND XMIT INTERRUPTS
19466 ;
19467 115204 012702 000140      MOV     #140,R2       ;START WITH PRIORITY 3
19468 115210 000402              BR     40             ;TRY TO DO IT
19469 115212 162702 000040      30:    SUB     #40,R2     ;LOWER PRIORITY
19470 115216 106402              40:    MTPS   R2         ;TRY TO DO AT LOWER PRIORITY
19471 115220 052737 000100 177564      BIS     #BIT06,XCSR   ;LOOP BACK & INTERRUPT ENABLE
19472 115226 012703 000100      MOV     #100,R3       ;WAIT DELAY FOR INTERRUPTS
19473 115232 077301              50:    SOB     R3,50     ;WAIT FOR XMIT INTERRUPTS
    
```

```

19474 115234 042737 000004 177564      BIC    #BIT02,XCSR      ;CLEAR LOOP BACK BIT
19475 115242 104107                ERROR  +107             ;NO XMIT INTERRUPTS
19476 115244 000443                BR     TST51            ;,IF ERROR, EXIT TEST
19477
19478      ; TRANSMITTER INTERRUPT HERE
19479
19480 115246 005726      6#:    TST    (SP)+      ;CLEAN UP STACK
19481 115250 005726      TST    (SP)+
19482 115252 042737 000100 177564      BIC    #BIT06,XCSR      ;CLEAR INTERRUPT ENABLE
19483 115260 012737 000000 177566      MOV    #NULL,XBUF      ;TRANSMIT NULL
19484 115266 052737 000100 177560      BIS    #BIT06,RCSR      ;SET RECEIVE INTERRUPT
19485 115274 106402                MTPS   R2              ;SET NEXT PRIORITY
19486 115276 012703 020000                MOV    #20000,R3        ;WAIT DELAY FOR INTERRUPTS
19487 115302 077301      7#:    SOB    R3,7#      ;WAIT FOR RECEIVE INTERRUPTS
19488 115304 042737 000004 177564      BIC    #BIT02,XCSR      ;CLEAR LOOP BACK MODE BIT
19489 115312 104107                ERROR  +107             ;NO RECEIVE INTERRUPTS
19490 115314 000406                BR     9#              ;DON'T TOUCH STACK
19491 115316 106427 000340                MTPS   #340            ;RAISE PRIORITY
19492
19493      ; RECEIVER INTERRUPT HERE
19494
19495 115322 005726      8#:    TST    (SP)+      ;CLEAN UP STACK
19496 115324 005726      TST    (SP)+
19497 115326 005737 177562                TST    RBUF            ;READ RECEIVER BUFFER
19498 115332 005702      9#:    TST    R2          ;PRIORITY 0
19499 115334 001326                BNE    3#              ;IF NOT YET, CONTINUE
19500 115336 106427 000340                MTPS   #340            ;RAISE PRIORITY TO 7
19501 115342 042737 000100 177560      BIC    #BIT06,RCSR      ;CLEAR RECEIVE INTER. ENABLE
19502 115350 005037 177564                CLR    XCSR            ;CLEAR XCSR
19503

```

```

19504 .SBTTL TEST - BREAK CONDITION
19505 ;CHECK THAT SENDING BREAK CAUSES FRAMING ERROR.
19506 ;
19507 ;RCSR <15> ERROR
19508 ; <13> FRAMING ERROR
19509 ; <11> RECEIVED BREAK
19510 ;
19511 ;XCSR <00> TRANSMIT BREAK
19512 ;
19513 ;ROUTINE TEST
19514 ;. LET XCSR<02>=#1
19515 ;. LET XCSR<00>=#1
19516 ;. WAIT FOR RCSR<07>=#1
19517 ;. IF RBUF<15!13!11> NE #1 THEN
19518 ;. ERROR (ERROR, FRAMING ERROR, RECEIVE BREAK NE 1)
19519 ;.
19520 ;. ENDF
19521 ;. LET XCSR<00>=#0
19522 ;. IF XCSR<00> NE #0 THEN
19523 ;. ERROR (XCSR<00> DOES NOT GO LOW)
19524 ;.
19525 ;. ENDF
19526 ;. WAIT FOR XCSR<07>=#1
19527 ;. LET XBUF=#NULL (SEND NULL CHARACTER TO SEE ERROR CLEARED)
19528 ;. WAIT FOR RCSR<07>=#1
19529 ;. IF RBUF<15!13!11> NE #0 THEN
19530 ;. ERROR
19531 ;.
19532 ;. ENDF
19533 ;. LET XCSR<00>=#1
19534 ;. EXECUTE "RESET"
19535 ;. IF XCSR<00> NE #0 THEN
19536 ;. ERROR
19537 ;.
19538 ;. ENDF
19539 ;. LET XCSR<02>=#0
19540 ;ENDROUTINE
19541 ;*****
19542 TST51: SCOPE
19543 ; DECIDE WHETHER TO RUN THIS TEST
19544 ;
19545 ; BIT #BIT05,B#52 ;UFD MODE?
19546 ; BNE TST52 ;;IN UFD MODE, EXIT TEST
19547 ; TST #PASS ;FIRST PASS?
19548 ; BNE TST52 ;;IF APT AND NOT FIRST PASS, EXIT TEST
19549 ;
19550 ; SEND BREAK AND CHECK ERROR BITS IN RBUF
19551 ;
19552 ; 10: BIS #BIT02,XCSR ;TRANSMIT IN LOOP BACK
19553 ; MOV BCSR,SAVBR ;SAVE BCSR
19554 ; BIC #BIT09,BCSR ;DISABLE HALT ON BREAK
19555 ; BIS #BIT00,XCSR ;SET SEND BREAK BIT
19556 ; BIT #BIT00,XCSR ;GOT SET OK?
19557 ; BNE 20 ;IF YES, BRANCH
19558 ; ERROR +110 ;WRITING 1 TO XCSR<0>
19559 ; MOV #100,R1 ;STALL DELAY
19560 ; TSTB RCSR ;RECEIVER READY?
19561 ; BMI 50 ;IF YES, BRANCH

```

```

19560 115450 077104          SOB      R1,4#          ;WAIT JUST IN CASE OF A CHARACTER
19561 115452 005737 177562 5# :      TST      RBUF          ;READ A CHARACTER
19562 115456 052737 000001 177564      BIS      #BIT00,XCSR ;TRANSMIT BREAK
19563 115464 012701 001000          MOV      #1000,R1   ;ANOTHER DELAY TO GET BREAK
19564 115470 077101          SOB      R1,6#          ;WAIT A WHILE
19565 115472 105737 177560 6# :      TSTB   RCSR          ;RECEIVER READY?
19566 115476 100375 7# :      BPL      7#          ;IF NOT, WAIT
19567 115500 013737 177562 001126      MOV      RBUF,#BDDAT ;STORE WHATEVER RECEIVED
19568 115506 022737 124000 001126      CMP      #BIT15!BIT13!BIT11,#BDDAT ;ALL ERROR BITS SET?
19569 115514 001405          BEQ      8#          ;IF YES, BRANCH
19570 115516 042737 000004 177564      BIC      #BIT02,XCSR ;RESET TO ENABLE SLU
19571 115524 104105          ERROR   +105        ;BREAK DOES NOT CAUSE ERRORS
19572 115526 000446          BR       TST52      ;;EXIT
19573 115530 042737 000001 177564 8# :      BIC      #BIT00,XCSR ;CLEAR TRANSMIT BREAK
19574 115536 032737 000001 177564      BIT      #BIT00,XCSR ;GOT CLEARED OK?
19575 115544 001405          BEQ      9#          ;IF YES, BRANCH
19576 115546 042737 000004 177564      BIC      #BIT02,XCSR ;RESET TO ENABLE SLU
19577 115554 104110          ERROR   +110        ;ERROR WRITING 0 TO XCSR<0>
19578 115556 000432          BR       TST52      ;;EXIT
19579
19580          ; CHECK THAT BREAK CONDITION IS CLEARED
19581
19582 115560 013737 002710 177520 9# :      MOV      SAVBR,BCSR ;RESTORE BCSR
19583 115566 105737 177564 10# :      TSTB   XCSR          ;XMIT READY?
19584 115572 100375          BPL      10#         ;IF NOT, WAIT
19585 115574 012737 000177 177566      MOV      #177,XBUF  ;TRY TO TRANSMIT DELETE
19586 115602 105737 177560 11# :      TSTB   RCSR          ;RECEIVER READY
19587 115606 100375          BPL      11#         ;IF NOT, WAIT
19588 115610 013737 177562 001126      MOV      RBUF,#BDDAT ;STORE RECEIVE BUFFER
19589 115616 032737 124000 001126      BIT      #BIT15!BIT13!BIT11,#BDDAT ;ERRORS CLEARED?
19590 115624 001404          BEQ      12#         ;IF YES, BRANCH
19591 115626 042737 000004 177564      BIC      #BIT02,XCSR ;RESET TO ENABLE SLU
19592 115634 104106          ERROR   +106        ;BREAK NOT CLEARED ON NEXT CHARACTER
19593 115636 042737 000004 177564 12# :      BIC      #BIT02,XCSR ;CLEAR LOOP BACK MODE
19594
19595

```

19596
19597
19598
19599
19600
19601
19602
19603
19604
19605
19606
19607
19608
19609
19610
19611
19612
19613
19614
19615
19616
19617
19618
19619
19620
19621
19622
19623
19624
19625
19626
19627
19628
19629
19630
19631
19632
19633
19634
19635
19636
19637
19638
19639
19640
19641
19642
19643
19644
19645
19646
19647
19648
19649
19650
19651

115644 000004
115646 052737 000004 177564
115654 105737 177564
115660 100375
115662 012737 000021 177566
115670 105737 177560
115674 100375
115676 105737 177564
115702 100375
115704 012737 000177 177566
115712 012703 010000
115716 077301
115720 013737 177562 001126
115726 012737 140177 001124
115734 122737 000177 001126
115742 001404
115744 042737 000004 177564
115752 104111
115754 122737 000300 001127
115762 001404
115764 005037 177564
115770 104112
115772 000424
115774 105737 177564

```
.SBTTL TEST - OVERRUN CONDITION
;CHECK OVERRUN CONDITION
;
;RCSR <14> OVERRUN ERROR
;
;ROUTINE TEST
;.
  LET XCSR<02>=#1 (LOOPBACK MODE)
;.
  WAIT FOR XCSR<07>=#1
;.
  LET XBUF=#252
;.
  WAIT FOR XCSR<07>=#1
;.
  LET XBUF=#125 (SEND THE 2ND W/O READING THE 1ST CHARACTER)
;.
  WAIT FOR RCSR<07>=#1
;.
  STALL FOR LOWEST BAUD RATE TO GET 2ND CHARACTER
;.
  IF LOW BYTE OF RBUF NE #125 THEN
;.
    ERROR (1ST CHARACTER WASN'T OVERRUN)
;.
  ENDIF
;.
  IF RBUF<15!14> NE #1 THEN
;.
    ERROR (NO OVERRUN BIT SET)
;.
  ENDIF
;.
  WAIT FOR XCSR<07>=#1
;.
  LET XBUF=#NULL
;.
  WAIT FOR RCSR<07>=#1
;.
  IF RBUF<15!14> NE #0 THEN
;.
    ERROR (WASN'T CLEARED ON THE NEXT CHARACTER RECEIVED)
;.
  ENDIF
;.
  LET XCSR<02>=#0
;.
;ENDROUTINE

;*****
TST52: SCOPE
10:   BIS      #BIT02,XCSR           ;SET LOOP BACK MODE
      TSTB   XCSR                 ;READY TO TRANSMIT?
      BPL    10                   ;IF NOT, WAIT
      MOV    #21,XBUF             ;TRANSMIT A CHARACTER
20:   TSTB   RCSR                 ;RECEIVE READY?
      BPL    20                   ;IF NOT, WAIT
30:   TSTB   XCSR                 ;READY TO TRANSMIT?
      BPL    30                   ;IF NOT, WAIT
40:   MOV    #177,XBUF            ;TRANSMIT THE 2ND CHARACTER
      MOV    #10000,R3            ;STALL FOR THE 2ND CHARACTER
      SOB   R3,40                 ;WAIT A WHILE
      MOV    RBUF,#BDDAT         ;STORE RECEIVED DATA
      MOV    #140177,#GDDAT      ;EXPETED PATTERN
      CMPB  #177,#BDDAT          ;2ND CHARACTER RECEIVED?
      BEQ   50                   ;IF YES, BRANCH
      BIC   #BIT02,XCSR          ;RESET TO ENABLE SLU
      ERROR +111                 ;2ND CHARACTER DIDN'T OVERRUN 1ST
50:   CMPB  #BIT7!BIT6,#BDDAT+1 ;OVERRUN ERROR BITS SET?
      BEQ   60                   ;IF YES, BRANCH
      CLR   XCSR                 ;RESET TO ENABLE SLU
      ERROR +112                 ;OVERRUN DOES NOT SET ERRORS BITS
      BR    TST53                ;EXIT
;
; SEND NEXT CHARACTER TO CLEAR OVERRUN CONDITIONS
;
60:   TSTB   XCSR                 ;TRANSMITTER READY?
```


19652	116000	100375			BPL	6:					
19653	116002	012737	000000	177566	MOV		#NULL,XBUF				;IF NOT, BRANCH AND WAIT
19654	116010	105737	177560		TSTB	7:	RCSR				;TRANSMIT NULL CHARACTER
19655	116014	100375			BPL		7:				;RECEIVER READY?
19656	116016	032737	140000	177562	BIT		#BIT15!BIT14,RBUF				;IF NOT, BRANCH AND WAIT
19657	116024	001404			BEQ	8:					;ANY ERRORS SET?
19658	116026	042737	000004	177564	BIC		#BIT02,XCSR				;IF NOT, BRANCH
19659	116034	104113			ERROR		+113				;RESET TO ENABLE SLU
19660	116036	042737	000004	177564	BIC	8:	#BIT02,XCSR				;OVERRUN NOT CLEARED ON NEXT CHAR.
19661											;CLEAR LOOP BACK MODE BIT
19662	116044				SLEND:						;LAST SLU TEST

```

19663
19664
19665
19666
19667
19668
19669
19670
19671
19672
19673
19674
19675
19676 116044 000004
19677 116046 005005
19678 116050 032737 000040 000052
19679 116056 001027
19680 116060 005737 001206
19681 116064 001024
19682 116066 122737 000001 001220
19683 116074 001420
19684 116076 005105
19685 116100 104401 001175
19686 116104 104401 116226
19687 116110 012737 116206 000060
19688 116116 012737 000340 000062
19689 116124 052737 000100 177560
19690 116132 106427 000140
19691 116136 012704 000006
19692 116142 012701 000076
19693 116146 110137 177524
19694 116152 012703 000004
19695 116156 012702 177777
19696 116162 077201
19697 116164 077304
19698 116166 000261
19699 116170 006101
19700 116172 077413
19701 116174 005705
19702 116176 001407
19703 116200 104401 001170
19704 116204 000754
19705 116206 005737 177562
19706 116212 062706 000004
19707 116216 112737 000377 177524
19708 116224 000452
19709
19710 116226 006412 044124 051511
19711 116234 044440 020123 020101
19712 116242 042524 052123 043040
19713 116250 051117 047440 026516
19714 116256 047502 051101 020104
19715 116264 042514 023504 005123
19716 116272 015
19717 116273 124 050131 020105
19718 116300 047101 020131 044103

```

```

.SBTTL TEST - LED'S ON
;LED'S ON
;THIS TEST WILL INITIALIZE BDR TO CONTAIN A ROTATING PATTERN
;DISPLAYED IN LED'S.
;
;ROUTINE TEST
;. WHILE A KEY NOT RECEIVED FROM KEYBOARD DO
;. STALL ALLOWING TIME TO SEE PATTERN
;. ROTATE LEFT TO LIGHT UP NEXT LED'S
;. ENDDO
;ENDROUTINE

;*****
TST53: SCOPE
CLR R5 ;FLAG IN NO INTERRUPT MODE
BIT #BIT05,B#52 ;IF RUNNING IN UFD MODE
BNE 1# ;SKIP PRINTOUTS
TST #PASS ;1ST PASS?
BNE 1# ;IF NOT, SKIP PRINTOUTS
CMPB #APTENV,#ENV ;APT MODE?
BEQ 1# ;YES, SKIP PRINTOUT'S
COM R5 ;CLEAR FLAG IN INTERRUPT MODE
TYPE ,#CRLF
TYPE ,LEDS ;IDENTIFY THE TEST
MOV #5#,B#60 ;RECEIVE SLU VECTOR
MOV #340,B#62 ;AT PRIORITY 7
BIS #BIT06,RCSR ;ENABLE INTERRUPTS
MTPS #140 ;LOWER PRIORITY
1#: MOV #6,R4 ;FOR EACH LOOP
MOV #76,R1 ;START WITH 1
2#: MOVB R1,BDR ;TURN OFF FIRST LED
MOV #4,R3 ;STALL DELAY
3#: MOV #177777,R2 ;STALL DELAY
4#: SOB R2,#4 ;WAIT A WHILE
SOB R3,#3 ;WAIT A WHILE
SEC ;SET CARRY
ROL R1 ;GET ANOTHER LED
SOB R4,#2# ;DO A FEW TIMES
TST R5 ;RUNNING IN INTERACTIVE MODE?
BEQ 6# ;IF NOT, EXIT
TYPE ,#BELL
BR 1# ;REPEAT PATTERN
5#: TST RBUF ;READ BUFFER
ADD #4,SP ;ADJUST STACK
6#: MOVB #377,BDR ;NO MORE
BR TST54 ;EXIT TEST

LEDS: .ASCII <12><15>/THIS IS A TEST FOR ON-BOARD LED'S/<12><15>

.ASCIIZ /TYPE ANY CHARACTER ON A KEYBOARD TO CONTINUE/<12><15>

```

N13

COKDAAO KDJ11-B CLUSTER MACY11 30(1046) 23-JAN-84 18:56 PAGE 376
COKDAA.P11 23-JAN-84 18:55 TEST - LED'S ON

SEQ 0376

19719 116306 051101 041501 042524
19720 116314 020122 047117 040440
19721 116322 045440 054505 047502
19722 116330 051101 020104 047524
19723 116336 041440 047117 044524
19724 116344 052516 005105 000015
19725
19726

.EVEN

19727
19728
19729
19730
19731
19732
19733
19734
19735
19736
19737
19738
19739
19740
19741
19742
19743
19744
19745
19746
19747
19748
19749
19750
19751
19752
19753
19754
19755
19756
19757
19758
19759
19760
19761
19762
19763
19764
19765
19766
19767
19768 116352 000004
19769 116354 032737 000040 000052
19770 116362 001153
19771 116364 005737 001206
19772 116370 001150
19773 116372 122737 000001 001220
19774 116400 001544
19775
19776
19777
19778 116402 012737 000400 177746
19779 116410 013704 000004
19780 116414 012737 116550 000004
19781 116422 012737 000340 000006
19782 116430 004737 131362

```

.SBTTL TEST - MEMORY MAPPING
;MEMORY MAPPING
;THIS TEST WILL AUTOSIZE MEMORY IN 2K BYTES. EVERY PAGE WILL BE
;CHECKED FOR WHAT TYPE IT IS: Q-BUS, UNIBUS OR PMI BUS MEMORY BY
;SEEING HOW IT CAN BE CACHED.
;ROUTINE TEST
;. LET 4=ADDRESS OF NON-EXISTENT MEMORY
;. IF KMCR<05-00> NE #1 THEN (NOT ALL UNIBUS MEMORY)
;. TURN ON MMU AND REMAP THE PROGRAM AREA
;. REPEAT
;. DO FOR KDPAR0 FROM #0 TO #177600
;. DO FOR R1 FROM #0 TO #20000 BY #4000
;. READ (R1)
;. IF ABORT_NON-EXISTENT_MEMORY NE 1
;. MEMORY EXISTS
;. READ (R1)
;. READ (R1)
;. IF HIT/MISS EQ 2_HITS THEN
;. PMI MEMORY
;. ELSE
;. IF HIT/MISS EQ HIT THEN
;. Q-BUS MEMORY
;. ELSE
;. ERROR
;. ENDF
;. ENDF
;. LET ABORT_NON-EXISTENT_MEMORY=#0
;. ENDDO
;. ENDDO
;. UNTILL ABORT_NON-EXISTANT_MEMORY EQ #1
;. ENDF
;ENDROUTINE
;ROUTINE NON-EXISTENT_MEMORY
;. LET ABORT_NON-EXISTENT_MEMORY=#1
;. RETURN
;ENDROUTINE
;*****
TST54: SCOPE
BIT #BIT05,#052 ;UFD MODE?
BNE TST55 ;IF SO, EXIT TEST
TST #PASS ;FIRST PASS?
BNE TST55 ;IF APT AND NOT FIRST PASS, EXIT TEST
CMPB #APTENV,#ENV ;APT MODE?
BEQ TST55 ;YES, SKIP PRINTOUT'S
;
; SETUP ALL REGISTERS FOR MAPPING
;
MOV #400,CCR ;FLUSH THE CACHE
MOV ERRVEC,R4 ;STORE TIMEOUT VECTOR
MOV #71,#ERRVEC ;POINT TO PROGRAM AREA
MOV #340,ERRVEC+2 ;AT PRIORITY 4
JSR PC,INITMM ;REMAP PROGRAM AREA

```

```

19783 116434 005037 172354 CLR KIPAR6 ;USED FOR MAPPING MEMORY
19784 116440 005002 CLR R2 ;CLEAR PAGE COUNT FOR PMI
19785 116442 005003 CLR R3 ;CLEAR PAGE COUNT FOR QBUS
19786 116444 005237 177572 INC MMRO ;ENABLE MEMORY MANGEMENT
19787 116450 052737 000020 172516 BIS #BIT04,MMR3 ;ENABLE 22 BITS
19788 116456 000403 BR 2# ;GO ACCESS
19789
19790 ;
19791 ; TRY TO MAP ALL PAGES
19792 116460 062737 000200 172354 1# : ADD #200,KIPAR6 ;INCREMENT BY 4K WORDS
19793 116466 012701 140000 2# : MOV #140000,R1 ;ACCESS THRU KIPAR6
19794 116472 000402 BR 4# ;START DOING IT
19795 116474 062701 003776 3# : ADD #3776,R1 ;INCREMENT BY 1K WORDS
19796 116500 005721 4# : TST (R1)+ ;ACCESS 1ST LOCATION
19797 116502 005711 TST (R1) ;ACCESS 2ND LOCATION
19798 116504 013737 177752 110152 MOV HITMIS,RECDAT ;STORE REGISTER
19799 116512 032737 000004 110152 BIT #BIT02,RECDAT ;LAST (R1) HIT?
19800 116520 001402 BEQ 5# ;IF NOT, QBUS MEMORY
19801 116522 005202 INC R2 ;INCREMENT 1K COUNT FOR PMI
19802 116524 000401 BR 6# ;GO CONITNUE
19803 116526 005203 5# : INC R3 ;INCREMENT COUNT FOR QBUS MEM.
19804 116530 022701 154000 6# : CMP #154000,R1 ;LAST IN 4K PAGE?
19805 116534 101357 BHI 3# ;IF NOT, BRANCH
19806 116536 022737 177600 172354 CMP #177600,KIPAR6 ;2M BOUNDARY?
19807 116544 001345 BNE 1# ;IF NOT, BRANCH
19808 116546 000402 BR 8# ;IF 2M, DON'T TOUCH STACK
19809
19810 ;
19811 ; MAPPING IS DONE, FIND OUT HOW MANY PAGES WERE THERE
19812 116550 005726 7# : TST (SP)+ ;ADJUST STACK
19813 116552 005726 TST (SP)+
19814 116554 010437 000004 8# : MOV R4,ERRVEC ;RESTORE ERROR VECTOR
19815 116560 005037 177572 CLR MMRO ;DISABLE MEMORY MANGEMENT
19816 116564 042737 000020 172516 BIC #BIT04,MMR3 ;DISABLE 22 BITS
19817 116572 005702 TST R2 ;ANY PHI MEMORY?
19818 116574 001405 BEQ 9# ;IF NOT, GO CHECK QBUS MEMORY
19819 116576 006302 ASL R2 ;TRANSLATE TO BYTES
19820 116600 010246 MOV R2,-(SP) ;STORE 1K # ON STACK
19821 116602 104405 TYPDS ;TYPE # OF PAGES
19822 116604 104401 116630 TYPE ,MEMK ;TYPE ASCII
19823 116610 005703 9# : TST R3 ;ANY Q-BUS MEMORY?
19824 116612 001405 BEQ 10# ;IF NOT, BRANCH
19825 116614 006303 ASL R3 ;TRANSLATE TO BYTES
19826 116616 010346 MOV R3,-(SP) ;STORE 1K # ON STACK
19827 116620 104405 TYPDS ;TYPE # OF PAGES
19828 116622 104401 116660 TYPE ,MEMQ ;TYPE ASCII
19829 116626 10# :
19830 116626 000431 BR TST55 ;EXIT TEST
19831
19832 116630 020113 054502 042524 MEMK: .ASCIZ /K BYTES OF PHI MEMORY/<12><15>
19833 116636 020123 043117 050040
19834 116644 044515 046440 046505
19835 116652 051117 005131 000015
19836 116660 020113 054502 042524 MEMQ: .ASCIZ /K BYTES OF Q-BUS MEMORY/<12><15>
19837 116666 020123 043117 050440
19838 116674 041055 051525 046440

```

19839 116702 046505 051117 005131
19840 116710 000015
19841
19842
19843
19844
19845
19846
19847
19848
19849
19850
19851
19852
19853
19854
19855
19856
19857
19858
19859
19860
19861
19862 116712 000004
19863
19864
19865
19866 116714 013701 000004
19867 116720 012737 116756 000004
19868 116726 012737 000340 000006
19869 116734 005004
19870 116736 012702 172100
19871 116742 012703 002710
19872 116746 005712
19873 116750 010223
19874 116752 005204
19875 116754 000402
19876 116756 005726
19877 116760 005726
19878 116762 062702 000002
19879 116766 022702 172136
19880 116772 101365
19881 116774 010137 000004
19882 117000 052737 001000 177746
19883
19884
19885
19886
19887
19888 117006 013701 000114
19889 117012 012737 117100 000114
19890 117020 012737 000340 000116
19891 117026 010402
19892 117030 012703 002710
19893 117034 052773 000005 000000
19894 117042 042733 003740

```

.EVEN
.SBTTL WRONG PARITY ABORT TEST
;WRONG PARITY ABORT
;THIS TEST VERIFIES ABORT TO 114 USING PARITY OR ECC MEMORY CSR.
;IF MORE THEN 1 CSR PRESENT, ALL OF THEM WILL BE WRITTEN AT THE
;SAME TIME.
;
;ROUTINE TEST
;. SIZE FOR ALL POSSIBLE MEMORY CSR'S
;. STORE UP TO 16 CSR STARTING FROM TEMP
;. WRITE ALL WITH WRONG PARITY
;. WRITE TO 0
;. READ IT BACK
;. IF NO ABORT TO 114 THEN
;. ERROR IN PARITY ABORT LOGIC
;.
;. ENDF
;. RESTORE CSR'S
;ENDROUTINE

;*****
TST55: SCOPE
;
; FIND OUT ALL POSSIBLE MEMORY CSR LOCATIONS UP TO 16
;
;      MOV      ERRVEC,R1          ;STORE TIMEOUT VECTOR
;      MOV      #2!,ERRVEC        ;POINT NEW TO PROGRAM
;      MOV      #340,ERRVEC+2     ;AT PRIORITY 7
;      CLR      R4                ;COUNT FOR CSR'S
;      MOV      #172100,R2        ;FIRST POSSIBLE CSR
;      MOV      #TEMP,R3         ;STORAGE LOCATION
10:    TST      (R2)              ;IS CSR THERE?
;      MOV      R2,(R3)+         ;IF THERE, STORE
;      INC      R4               ;INCREMENT COUNT FOR CSR'S
;      BR      3!                ;BRANCH AROUND
20:    TST      (SP)+            ;RESTORE STACK
;      TST      (SP)+
30:    ADD      #2,R2            ;POINT TO NEW CSR
;      CMP      #172136,R2       ;ALL DONE?
;      BHI     1!                ;IF NOT, BRANCH
;      MOV      R1,ERRVEC        ;RESTORE ERROR VECTOR
;      BIS     #BIT09,CCR        ;SET CACHE BYPASS
;
; WRITE ALL CSR'S WITH WRONG ECC CODE
; NOTE: IN PARITY MEMORY THOSE BITS ARE READ ONLY AND
;       DIAGNOSTIC MODE BIT FOR ECC IS THE SAME AS WRONG PARITY
;
;      MOV      #0114,R1          ;STORE PARITY ABORT VECTOR
;      MOV      #6!,#0114        ;POINT NEW TO PROGRAM
;      MOV      #340,#0116       ;AT PRIORITY 7
;      MOV      R4,R2            ;STORE CSR COUNT
;      MOV      #TEMP,R3         ;START WITH 1ST CSR
40:    BIS     #BIT02!BIT00,#0(R3) ;DIAGNOSTIC OR WRONG PARITY
;      BIC     #3740,#(R3)+     ;CLEAR <10-5> CHECK BITS

```



```

19918 .SBTTL TEST - DMA TAG PARITY IN STANDALONE MODE
19919 ;CHECK DMA TAG STORE PARITY BIT.
19920 ;ROUTINE TEST
19921 ;. CACHE DMA_PARITY
19922 ;. LET BCSR<08>=#1
19923 ;. REPORT ALL ERRORS
19924 ;ENDROUTINE
19925 ;
19926 ;ROUTINE DMA_PARITY
19927 ;. GENERATE PARITY ERRORS
19928 ;. CHECK MSER<13>
19929 ;. LET BCSR<08>=#0
19930 ;ENDROUTINE
19931 ;
19932 ;*****
19933 117154 000004 TST56: SCOPE
19934 ;
19935 ; ALLOCATE CODE IN CACHE
19936 ;
19937 117156 012702 117204      MOV      #DMPAR,R2      ;POINT TO STANDALONE CODE
19938 117162 005722      1#: TST      (R2)+      ;ALLOCATE IN CACHE
19939 117164 022702 117244      CMP      #DPAREN,R2   ;LAST ADDRESS?
19940 117170 001374      BNE     1#           ;IF NOT, BRANCH
19941 117172 005737 002710      TST     TEMP         ;ALLOCATE TEST LOCATION
19942 117176 013737 177520 002710      MOV     BCSR,SAVBR   ;SAVE BCSR
19943 ;
19944 ; IN STANDALONE MODE TRY TO VERIFY RESPONSE TO PARITY ERRORS
19945 ;
19946 117204 052737 000400 177520 DMPAR: BIS     #BIT08,BCSR      ;SET STANDALONE MODE BIT
19947 117212 052737 002001 177746      BIS     #BIT10!BIT00,CCR   ;WRITE WRONG TAG PARITY
19948 117220 005037 002710      CLR     TEMP             ;WRITE HIT WITH WRONG PARITY
19949 117224 013705 177744      MOV     MSER,R5         ;STORE MSER
19950 117230 042737 002000 177746      BIC     #BIT10,CCR       ;CLEAR WRONG PARITY BIT
19951 117236 042737 000400 177520 2#: BIC     #BIT08,BCSR     ;CLEAR STANDALONE BIT
19952 ;
19953 ; RETURN FROM STANDALONE MODE
19954 ;
19955 117244      DPAREN:
19956 117244 022705 060020      CMP     #60020,R5       ;WRONG DMA PARITY?
19957 117250 001401      BEQ     4#           ;IF OK, BRANCH
19958 117252 104117      ERROR  +117          ;MSER NOT SET IN STANDALONE MODE
19959 117254 005037 177744      4#: CLR     MSER
19960 117260 012737 000400 177746      MOV     #400,CCR       ;FLUSH THE CACHE
19961 117266 013737 002710 177520      MOV     SAVBR,BCSR    ;RESTORE BCSR
19962

```


19963
19964
19965
19966
19967
19968
19969
19970
19971
19972
19973
19974
19975
19976
19977
19978
19979
19980
19981
19982
19983
19984
19985
19986
19987
19988
19989
19990
19991
19992
19993
19994
19995
19996
19997
19998
19999
20000
20001
20002
20003
20004
20005
20006
20007
20008
20009
20010
20011
20012
20013
20014

117274 000004
117276 032737 000040 000052
117304 001402
117306 000137 132724
117312 005737 002644
117316 001457

117320 012703 117320
117324 005723
117326 022703 117436
117332 001374

117334 013737 000114 001160
117342 012737 117410 000114
117350 052737 002000 177746
117356 005037 002710
117362 042737 002000 177746
117370 052737 000200 177746
117376 005000
117400 004737 132162
117404 104116
117406 000413
117410 013704 177744
117414 005037 177744
117420 005726
117422 005726
117424 005726
117426 032704 000020
117432 001001
117434 104116
117436 005037 177744
117442 012737 000400 177746
117450 013737 001160 000114

```
.SBTTL TEST - DMA TAG PARITY W/O STANDALONE MODE
;CHECK DMA TAG PARITY BIT WITHOUT GOING INTO STANDALONE MODE.
;
;CCR <10> WRITE WRONG TAG PARITY
;
;ROUTINE TEST
;. LET CCR<10>=#1
;. ALLOCATE LOCATION IN CACHE
;. INITIATE DMA WRITE TRANSFERS
;. IF MSER<04> NE #1 THEN
;. ERROR
;. ENDIF
;ENDROUTINE

;*****
TST57: SCOPE
      BIT #BIT05,#052 ;UFD MODE?
      BEQ 110# ;IF NOT, BRANCH
      JMP #EOP ;OTHERWISE, NEXT PASS
110#: TST CSR1 ;AT LEAST ONE Q22BE FOUND?
      BEQ TST60 ;;IF NOT, EXIT TEST
;
; ALLOCATE TEST IN CACHE
;
11#: MOV #.,R3 ;START WITH CURRENT INSTRUCTION
10#: TST (R3)+ ;READ A WORD
      CMP #4#,R3 ;ALL DONE?
      BNE 10# ;IF NOT, CONTINUE
;
; WRITE A WORD WITH WRONG PARITY
;
1#: MOV #0114,#TMP0 ;STORE PARITY VECTOR
      MOV #2#,0114 ;POINT TO TEST AREA
      BIS #BIT10,CCR ;WRITE WRONG TAG PARITY
      CLR TEMP ;WRITE MISS WITH WRONG TAG PARITY
      BIC #BIT10,CCR ;CLEAR WRONG TAG PARITY
      BIS #BIT07,CCR ;PARITY ABORT
      CLR R0 ;FLAG TO DO 1 TRANSFER
      JSR PC,DMATRN ;DO DMA WRITE TO TEMP THRU Q22BE
      ERROR +116 ;NO PARITY ABORT
      BR 4# ;BRANCH TO TEST MSER
2#: MOV MSER,R4 ;STORE REGISTER
      CLR MSER ;CLEAR MSER
      TST (SP)+
      TST (SP)+
      TST (SP)+
;
;RESTORE STACK
3#: BIT #BIT04,R4 ;MSER OK?
      BNE 4# ;IF SET, BRANCH
      ERROR +116 ;MSER<4> NOT SET
4#: CLR MSER ;CLEAR MSER
      MOV #400,CCR ;FLUSH CACHE
      MOV #TMP0,#0114 ;RESTORE VECTOR
```

20015
20016
20017
20018
20019
20020
20021
20022
20023
20024
20025
20026
20027
20028
20029
20030
20031
20032
20033
20034
20035
20036
20037
20038
20039
20040
20041
20042
20043
20044
20045
20046
20047
20048
20049
20050
20051
20052
20053
20054
20055
20056
20057
20058
20059
20060
20061
20062
20063
20064
20065
20066
20067
20068
20069
20070

117456 000004
117460 032737 000040 000052
117466 001402
117470 000137 132724
117474 005737 002644
117500 001002
117502 000137 132724

117506 012702 000340
117512 000402
117514 162702 000040
117520 005037 002710
117524 005000
117526 106402
117530 004737 132162
117534 005737 002710
117540 013737 177752 110152
117546 032737 000004 110152
117554 001401
117556 104120
117560 022737 012525 002710
117566 001401
117570 104123
117572 005702
117574 001347
117576 106427 000340

117602 005037 002710
117606 012737 000004 177746

```
.SBTTL TEST - DMA WRITE HIT CYCLES
;CHECK THAT DMA WRITE HITS INVALIDATE CACHE.
;ROUTINE TEST
;. ALLOCATE A LOCATION IN CACHE
;. INITIATE DMA WRITE TO THIS LOCATION
;. READ THIS LOCATION BACK
;. IF IT IS CHANGED OR HIT/MISS EQ HIT
;. ERROR
;. ENDF
;. WRITE TO THE FIRST 16 LOCATION THEIR ADDRESS
;. DO BLOCK MODE TRANSFER TO THOSE LOCATIONS
;. START READ WITH THE LAST LOCATION
;. IF RECORD ANY HITS THEN
;. ERROR
;. ENDF
;. INITIATE READ DMA TO THE SAME TEST LOCATIONS
;. READ THEM BACK
;. IF HIT/MISS NE HIT THEN
;. ERROR
;. ENDF
;ENDROUTINE

;*****
TST60: SCOPE
      BIT      #BIT05,#52
      BEQ      1#
      JMP      #EOP
1#:   TST      CSR1
      BNE      2#
      JMP      #EOP
; UFD MODE?
; IF NOT, BRANCH
; OTHERWISE, NEXT PASS
; AT LEAST 1 Q22BE?
; IF YES, BRANCH
; OTHERWISE, NEXT PASS

; TRY TO DO DMA WRITE AT ALL DIFFERENT PRIORITIES
;
2#:   MOV      #340,R2
      BR      4#
3#:   SUB      #40,R2
4#:   CLR      TEMP
      CLR      R0
      MTPS    R2
      JSR     PC,DMATR
      TST     TEMP
      MOV     HITMIS,RECDAT
      BIT     #BIT02,RECDAT
      BEQ     5#
      ERROR   +120
5#:   CMP      #12525,TEMP
      BEQ     6#
      ERROR   +123
6#:   TST     R2
      BNE     3#
      MTPS    #340
; START WITH 7
; GO DO IT
; LOWER PRIORITY
; CLEAR TEST LOCATION
; DO JUST 1 WORD
; LOWER PRIORITY
; DO DATO
; STILL CACHED?
; STORE HIT/MISS
; LAST ACCESS HIT?
; IF MISS, BRANCH

; DATO OK?
; IF SO, BRANCH
; DATO
; LAST PRIORITY 0?
; IF NOT, BRANCH
; RESTORE PRIORITY

; VERIFY THAT DMA WITH FORCE MISS DOES NOT INVALIDATE CACHE
;
      CLR     TEMP
      MOV     #BIT2,CCR
; ALLOCATE CACHE
; SET FORCE MISS
```

COKDAAO KDJ11-B CLUSTER MACY11 30(1046) 23-JAN-84 18:56 PAGE 384
 COKDAA.P11 23-JAN-84 18:55 TEST - DMA WRITE HIT CYCLES

SEQ 0384

```

20071 117614 004737 132162          JSR    PC,DMATRN          ;DO DMA DATI
20072 117620 005037 177746          CLR    CCR                ;CLEAR FORCE MISS
20073 117624 005737 002710          TST    TEMP               ;STILL IN CACHE
20074 117630 013737 177752 110152   MOV    HITMIS,RECDAT      ;STORE REGISTER
20075 117636 032737 000004 110152   BIT    #BIT02,RECDAT      ;HIT?
20076 117644 001001                BNE    7#                 ;IF SO, BRANCH
20077 117646 104123                ERROR  +123
20078 117650 005737 002710 7#:    TST    TEMP               ;READ FROM CACHE?
20079 117654 001401                BEQ    8#                 ;IF STILL 0, BRANCH
20080 117656 104123                ERROR  +123
20081
20082          ;
20083          ; VERIFY THAT BYPASS WITH DMA DATI INVALIDATES CACHE
20084 117660 012737 001000 177746 8#:    MOV    #BIT09,CCR        ;SET BYPASS
20085 117666 004737 132162          JSR    PC,DMATRN          ;DO DMA DATI
20086 117672 005037 177746          CLR    CCR                ;CLEAR BYPASS
20087 117676 005737 002710          TST    TEMP               ;IN CACHE?
20088 117702 013737 177752 110152   MOV    HITMIS,RECDAT      ;STORE REGISTER
20089 117710 032737 000004 110152   BIT    #BIT02,RECDAT      ;TEMP WAS A HIT?
20090 117716 001401                BEQ    DATBO              ;IF NOT, BRANCH
20091 117720 104123                ERROR  +123
20092          ;
20093          ; DO DATBO
20094
20095 117722 012701 000010          DATBO: MOV    #10,R1          ;COUNTER FOR 8
20096 117726 012702 002710          MOV    #TEMP,R2          ;START WITH TEMP
20097 117732 005022                1#:    CLR    (R2)+            ;CLEAR ALL 16
20098 117734 077102                SOB    R1,1#             ;DO ALL 16
20099 117736 005200                INC    R0                 ;FLAG BLOCK MODE
20100 117740 012777 002710 062702   MOV    #TEMP,88A          ;LOAD DMA ADDRESS
20101 117746 012777 177770 062676   MOV    #177770,8WC        ;DO 8 WORDS
20102 117754 012777 001701 062662   MOV    #1701,8CSR1        ;16 WORDS FROM 32K
20103 117762 004737 132162          JSR    PC,DMATRN          ;DO DATBO
20104 117766 032777 010000 062652   BIT    #BIT12,8CSR2       ;NO BLOCK MODE SLAVE?
20105 117774 001401                BEQ    2#                 ;IF NOT, BRANCH
20106 117776 104123                ERROR  +123
20107 120000 012701 000004 2#:    MOV    #4,R1              ;NO BLOCK MODE SLAVE
20108 120004 012702 002710          MOV    #TEMP,R2          ;COUNTER FOR 4 LOCATIONS
20109 120010 005712                3#:    TST    (R2)            ;START WITH TEMP
20110 120012 013737 177752 110152   MOV    HITMIS,RECDAT      ;ACCESS A LOCATION
20111 120020 032737 000004 110152   BIT    #BIT02,RECDAT      ;STORE REGISTER
20112 120026 001401                BEQ    4#                 ;HIT?
20113 120030 104121                ERROR  +121
20114 120032 022722 012525 4#:    CMP    #12525,(R2)+      ;IF NOT, BRANCH
20115 120036 001401                BEQ    5#                 ;DMA DOES NOT INVALIDATE
20116 120040 104123                ERROR  +123
20117 120042 062702 000002 5#:    ADD    #2,R2             ;DATO OK?
20118 120046 077120                SOB    R1,3#             ;IF SO, BRANCH
20119
20120          ;
20121          ; DO 4K OF DATO AND CHECK FOR MISS
20122          ;
20123 120050 004737 131362          JSR    PC,INITMM          ;SET UP MMU
20124 120054 012737 002000 172354   MOV    #2000,KIPAR6       ;START AT 32K
20125 120062 042737 100000 172314   BIC    #BIT15,KIPDR6      ;NO BYPASS
20126 120070 052737 000001 177572   BIS    #BIT00,MMRO        ;ENABLE MMU

```

20127	120076	012737	120222	000004		MOV	#DATI,8#4		;IF 32K NXW
20128	120104	012702	140000			MOV	#140000,R2		;START WITH 32K
20129	120110	005712				TST	(R2)		;EXIT
20130	120112	012701	010000			MOV	#10000,R1		;COUNTER FOR 4K
20131	120116	005022			6#:	CLR	(R2)+		;CLEAR ALL 16
20132	120120	077102				SOB	R1,6#		;DO ALL 16
20133	120122	005200				INC	R0		;FLAG BLOCK MODE
20134	120124	012777	000000	062516		MOV	#0,88A		;LOAD DMA ADDRESS
20135	120132	012777	170000	062512		MOV	#-10000,8WC		;DO 4K
20136	120140	012777	003701	062476		MOV	#3701,8CSR1		;16 WORDS FROM 32K
20137	120146	004737	132162			JSR	PC,DMATR		;DO DATBO
20138	120152	012701	004000		7#:	MOV	#4000,R1		;COUNTER FOR 4K LOCATIONS
20139	120156	012702	140000			MOV	#140000,R2		;START WITH 0
20140	120162	005712			8#:	TST	(R2)		;ACCESS A LOCATION
20141	120164	013737	177752	110152		MOV	HITMIS,RECDAT		;STORE REGISTER
20142	120172	032737	000004	110152		BIT	#BIT02,RECDAT		;HIT?
20143	120200	001401				BEQ	9#		;IF NOT, BRANCH
20144	120202	104121				ERROR	+121		;DMA DOES NOT INVALIDATE
20145	120204	022722	012525		9#:	CMP	#12525,(R2)+		;DATO OK?
20146	120210	001401				BEQ	10#		;IF SO,BRANCH
20147	120212	104123				ERROR	+123		;IN DMA
20148	120214	062702	000002		10#:	ADD	#2,R2		;DO IN 2 WORDS
20149	120220	077120				SOB	R1,8#		;DO ALL OF THEM
20150									
20151									
20152									
20153	120222	005037	177572						
20154	120226	012706	001100						
20155	120232	012737	132334	000004					
20156	120240	012737	052525	002710					
20157	120246	005000							
20158	120250	004737	132244						
20159	120254	022777	052525	062372					
20160	120262	001401							
20161	120264	104123							
20162									
20163									
20164									
20165	120266	012701	000010						
20166	120272	012702	002710						
20167	120276	012703	002710						
20168	120302	010322							
20169	120304	005723							
20170	120306	077103							
20171	120310	005200							
20172	120312	004737	132244						
20173	120316	032777	010000	062322					
20174	120324	001401							
20175	120326	104123							
20176	120330	022777	002726	062316	13#:				
20177	120336	001401							
20178	120340	104123							
20179	120342	005737	002710		14#:				
20180	120346	013737	177752	110152					
20181	120354	032737	000004	110152					
20182	120362	001001							

K14

COKDAAO KDJ11-B CLUSTER MACY11 30(1046) 23-JAN-84 18:56 PAGE 386
COKDAA.P11 23-JAN-84 18:55 TEST - DMA WRITE HIT CYCLES

SEQ 0386

20183 120364 104123
20184 120366
20185

154: ERROR +123

```

20186 .SBTTL TEST - DIFFERENT LEVELS OF INTERRUPTS
20187 ;DIFFERENT LEVELS OF INTERRUPTS
20188 ;THIS TEST WILL PROGRAM Q22 BUS EXERCISER TO INTERRUPT AT DIFFERENT
20189 ;LEVELS. ARBITRATION BETWEEN DIFFERENT LEVELS OF INTERRUPTS AND
20190 ;PIRQ'S WILL BE TESTED.
20191 ;
20192 ;CHECK DIFFERENT LEVELS OF INTERRUPTS.
20193 ;ROUTINE TEST
20194 ;. SET VECTOR TO INTERRUPT_DMA
20195 ;. FOR INTERRUPTS FROM 4 TO 7 DO
20196 ;. . ENABLE INTERRUPTS
20197 ;. . SET PRIORITY=INTERUPT
20198 ;. . IF INTERRUPT_FLAG SET THEN
20199 ;. . . ERROR
20200 ;. . . ENDF
20201 ;. . . ENABLE INTERRUPTS
20202 ;. . . SET PRIORITY=INTERRUPT-1
20203 ;. . . IF INTERRUPT_FLAG NOTSET THEN
20204 ;. . . . ERROR
20205 ;. . . ENDF
20206 ;. . . LET INTERRUPT_DMA=0
20207 ;. . . ENDDO
20208 ;ENDROUTINE
20209 ;
20210 ;ROUTINE INTERUPT_DMA
20211 ;. LET INTERRUPT_FLAG=1
20212 ;RETURN
20213 ;ENDROUTINE
20214 ;
20215 ;*****
20216 120366 000004 TST61: SCOPE
20217 120370 032737 000040 000052 BIT #BIT05,#52 ;UFD MODE?
20218 120376 001122 BNE TST62 ;IF SO, EXIT TEST
20219 120400 005737 002644 TST CSR1 ;AT LEAST ONE Q22BE FOUND?
20220 120404 001517 BEQ TST62 ;IF NOT, EXIT TEST
20221 ;
20222 ; SETUP INITIAL PRIORITY TO 7
20223 ;
20224 120406 013703 002644 MOV CSR1,R3 ;DO FOR FIRST FOUND Q22BE
20225 120412 012777 120506 062236 MOV #5,#VQBE1 ;POINT INTERRUPT VECTOR TO PROGRAM
20226 120420 012777 000340 062232 MOV #340,#VQPR1 ;AT PRIORITY 7
20227 120426 012700 002752 MOV #Q22EN,R0 ;START WITH 7 FOR INTERRUPTS
20228 120432 012701 000340 MOV #340,R1 ;LOW BOUNDARY FOR NO INTERRUPTS
20229 120436 000402 BR 2# ;TRY TO DO IT FOR FIRST
20230 120440 162701 000040 1#: SUB #40,R1 ;LOWER LOW BOUNDARY
20231 ;
20232 ; CHECK THAT INTERRUPTS DON'T HAPPEN AT PRIORITY HIGHER THAN BR
20233 ;
20234 120444 012737 000340 001160 2#: MOV #340,#TMP0 ;TOP PRIORITY FOR NO INTERRUPTS
20235 120452 000403 BR 4# ;DO FIRST ONE
20236 120454 162737 000040 001160 3#: SUB #40,#TMP0 ;DO AT NEXT LEVEL
20237 120462 106437 001160 4#: MTPS #TMP0 ;SET PRIORITY NOT TO INTERRUPT
20238 120466 004737 132142 JSR PC,Q22INT ;ENABLE INTERRUPTS
20239 120472 012077 062150 MOV (R0)+,#CSR2 ;CLEAR GO BIT
20240 120476 000240 NOP
20241 120500 000240 NOP

```

```

20242 120502 000240      NOP
20243 120504 000403      BR          6#
20244 120506 104126      5#:  ERROR  +126      ;IF NO INTERRUPT, BRANCH
20245 120510 005726      TST        (SP)+      ;INTERRUPTS HAPPEN
20246 120512 005726      TST        (SP)+      ;RESTORE STACK
20247 120514 020137 001160 6#:  CMP      R1,$TMP0    ;LAST ONE?
20248 120520 001355      BNE        3#         ;IF NOT BRANCH
20249 120522 022710 000002  CMP      @2,(R0)     ;AT BR4?
20250 120526 001344      BNE        1#         ;IF NOT LAST ONE, BRANCH
20251
20252      ;
20253      ; INTERRUPT AT ALL LEVELS
20254 120530 012777 120624 062120 INQ22: MOV      @5$,@VQBE1  ;POINT INTERRUPT VECTOR TO PROGRAM
20255 120536 012777 000340 062114  MOV      @340,@VQPR1  ;AT PRIORITY 7
20256 120544 012700 002752      MOV      @Q22EN,R0   ;START WITH 7 FOR INTERRUPTS
20257 120550 012701 000300      MOV      @300,R1     ;TOP BOUNDARY FOR INTERRUPTS
20258 120554 000402      BR        2#         ;TRY TO DO IT FOR FIRST
20259 120556 162701 000040 1#:  SUB      @40,R1      ;LOWER TOP BOUNDARY
20260
20261      ;
20262      ; CHECK THAT INTERRUPTS HAPPEN AT PRIORITY LOWER THAN BR
20263 120562 010137 001160      ;
20264 120566 000403      2#:  MOV      R1,$TMP0    ;PRIORITY FOR INTERRUPTS
20265 120570 162737 000040 001160 3#:  BR        4#         ;DO FIRST ONE
20266 120576 106437 001160      SUB      @40,$TMP0   ;DO AT NEXT LEVEL
20267 120602 004737 132142 4#:  MTPS    $TMP0       ;SET PRIORITY NOT TO INTERRUPT
20268 120606 011077 062034      JSR      PC,Q22INT   ;ENABLE INTERRUPTS
20269 120612 000240      MOV      (R0),@CSR2 ;CLEAR GO BIT
20270 120614 000240      NOP
20271 120616 000240      NOP
20272 120620 104126      NOP
20273 120622 000402      ERROR  +126      ;INTERRUPTS DON'T HAPPEN
20274 120624 005726      BR        6#         ;DON'T RESTORE STACK
20275 120626 005726      5#:  TST        (SP)+      ;RESTORE STACK
20276 120630 005737 001160 6#:  TST        $TMP0     ;LAST ONE 0?
20277 120634 001355      BNE        3#         ;IF NOT BRANCH
20278 120636 022720 000002  CMP      @2,(R0)+    ;AT BR4?
20279 120642 001345      BNE        1#         ;IF NOT LAST ONE, BRANCH
20280
20281

```

```

20282 .SBTTL TEST - ARBITRATION BETWEEN PIRQ'S AND INTERRUPTS
20283 ;CHECK PRIORITY ORDER BETWEEN PIRQ'S AND INTERRUPTS.
20284 ;ROUTINE TEST
20285 ;. IF UFD THEN
20286 ;. EXIT TEST
20287 ;. ENDF
20288 ;. DO FOR I FROM #6 DOWN TO #3
20289 ;. SET PRIORITY TO I
20290 ;. ENABLE INTERRUPT(I+1) AND PIRQ(I+1)
20291 ;. IF INTERRUPT(I+1) WAS BEFORE PIRQ(I+1) THEN
20292 ;. ERROR
20293 ;. ENDF
20294 ;. ENDDO
20295 ;ENDROUTINE
20296
20297 ;*****
20298 TST62: SCOPE
20299 120644 000004 BIT #BIT05,#52 ;UFD MODE?
20300 120646 032737 000040 000052 BNE TST63 ;;IF SO, EXIT TEST
20301 120654 001065 TST CSR1 ;AT LEAST ONE Q22BE FOUND?
20302 120656 005737 002644 BEQ TST63 ;;IF NOT, EXIT TEST
20303 120664 012777 120772 061764 MOV #3,#BVQBE1 ;SETUP Q22BE VECTOR
20304 120672 012777 000340 061760 MOV #340,#VQPR1 ;AT PRIORITY 7
20305 120700 012737 121002 000240 MOV #4,#PIRQVEC ;SETUP PIRQ VECTOR
20306 120706 012737 000340 000242 MOV #340,PIRQVEC+2 ;AT PRIORITY 7
20307 120714 012700 002752 MOV #Q22EN,R0 ;POINT THRU PRIORITIES FOR Q22BE
20308 120720 012704 121020 MOV #PIRQT,R4 ;POINTER THRU PIRQ'S
20309 120724 013703 002644 MOV CSR1,R3 ;DO FOR FIRST Q22BE
20310 120730 012702 000300 MOV #300,R2 ;START WITH CPU PRIORITY AT 7
20311 120734 000402 BR 2# ;DO FIRST ONE
20312 120736 162702 000040 1#: SUB #40,R2 ;LOWER CPU PRIORITY
20313 120742 106427 000340 2#: MTPS #340 ;RAISE PRIORITY TO 7
20314 120746 012437 177772 MOV (R4)+,PIRQ ;SET PRIORITY FOR PIRQ'S
20315 120752 004737 132142 JSR PC,Q22INT ;INITIALISE Q22BE TO INTERRUPT
20316 120756 012077 061664 MOV (R0)+,#BCSR2 ;SET DONE BIT
20317 120762 106402 MTPS R2 ;LOWER PRIORITY
20318 120764 000240 NOP
20319 120766 000240 NOP
20320 120770 000240 NOP
20321 120772 104124 3#: ERROR +124 ;PIRQ'S DON'T TAKE OVER BIRQ'S
20322 120774 005726 TST (SP)+ ;CLEAN UP STACK
20323 120776 005726 TST (SP)+
20324 121000 000402 BR 5# ;BRANCH AROUND PIRQ INTERRUPT
20325 121002 005726 4#: TST (SP)+ ;CLEAN UP STACK
20326 121004 005726 TST (SP)+
20327 121006 022702 000140 5#: CMP #140,R2 ;PRIORITY 3 LAST ONE?
20328 121012 001351 BNE 1# ;IF NOT BRANCH
20329 121014 005037 177772 CLR PIRQ ;CLEAR ANY REQUESTS
20330
20331 121020 100000 040000 020000 PIRQT: .WORD 100000,40000,20000,10000 ;PIRQ'S<7-4>
20332 121026 010000
20333

```



```

20334 .SBTTL TEST POWER DOWN TEST
20335 ;USING Q22BE THIS TEST WILL CHECK THAT ON POWER DOWN CONDITION IF
20336 ;POWER UP CODE 00 IS SELECTED THE CPU TRAPS THRU 24
20337 ;ROUTINE TEST
20338 ;. IF UFD OR POWER UP CODE 00 NOT SELECTED THEN
20339 ;. EXIT TEST
20340 ;.
20341 ;. ENDF
20342 ;. SET 24 TO POINT TO TEST AREA
20343 ;. LET CSR2<5> = #1 TO NEGATE BPOK
20344 ;. IF NO TRAP TO 24 THEN
20345 ;. ERROR IN POWER DOWN CYCLE
20346 ;. ENDF
20347 ;. IF TRAP TO 24 THEN
20348 ;. LET CSR2<5> = #0
20349 ;. ENDF
20350 ;ENDROUTINE
20351 ;*****
20352 121030 000004 TST63: SCOPE
20353 121032 032737 000040 000052 BIT #BIT05,#52 ;UFD MODE?
20354 121040 001033 BNE TST64 ;;EXIT TEST IN UFD MODE
20355 121042 005737 002644 TST CSR1 ;AT LEAST ONE Q22BE FOUND?
20356 121046 001430 BEQ TST64 ;;IF NOT, EXIT TEST
20357 121050 013737 000024 001160 MOV PWRVEC,#TMP0 ;SAVE POWER UP VECTOR
20358 121056 012737 121112 000024 MOV #1#,PWRVEC ;POINT NEW TO PROGRAM
20359 121064 012737 000340 000026 MOV #340,PWRVEC+2 ;AT PRIORITY 7
20360 121072 012777 000040 061546 MOV #BIT05,#CSR2 ;DO POWER DOWN
20361 121100 000240 NOP
20362 121102 005077 061540 CLR #CSR2 ;CLEAR POWER DOWN BIT
20363 121106 104125 ERROR +125 ;NO POWER DOWN TRAP
20364 121110 000404 BR 2# ;SKIP RESTORING STACK
20365 121112 005077 061530 1#: CLR #CSR2 ;CLEAR POWER DOWN BIT
20366 121116 005726 TST (SP)+ ;RESTORE STACK POINTER
20367 121120 005726 TST (SP)+
20368 121122 013737 001160 000024 2#: MOV #TMP0,PWRVEC ;RESTORE POWER VECTOR
20369
20370
20371
    
```

```

20372 .SBTTL TEST - ARBITRATION BETWEEN DIFFERENT LEVELS OF INTERRUPTS
20373 ;IF TWO Q22BE ARE AVAILABLE, THIS TEST WILL CHECK THAT HIGHER LEVEL
20374 ;INTERRUPT REQUESTS TAKE PRIORITY OVER LOWER LEVEL ONES
20375 ;ROUTINE TEST
20376 ;. IF UFD OR 2ND Q22BE NOT AVAILABLE THEN
20377 ;. EXIT TEST
20378 ;. ENDF
20379 ;. DO FOR PRIORITY_LEVELS FROM 4 TO 6
20380 ;. SET UP 1ST Q22BE TO INTERRUPT AT PRIORITY_LEVEL
20381 ;. SET UP 2ND Q22BE TO INTERRUPT AT PRIORITY_LEVEL+1
20382 ;. SET UP CPU PRIORITY TO PRIORITY_LEVEL-1
20383 ;. IF INTERRUPTS FORM 1ST Q22BE HAPPENED BEFORE 1ST THEN
20384 ;. ERROR
20385 ;. ENDF
20386 ;. ENDDO
20387 ;ENDROUTINE
20388
20389 ;*****
20390 121130 000004 TST64: SCOPE
20391 121132 032737 000040 000052 BIT #BIT05,#052 ;UFD MODE?
20392 121140 001064 BNE TST65 ;;IF SO, EXIT TEST
20393 121142 005737 002664 TST CSR12 ;SECOND Q22BE AVAILABLE?
20394 121146 001002 BNE 11 ;IF YES, GO DO TEST
20395 121150 000137 132724 JMP #EOP ;OTHERWISE, GOTO EOP
20396
20397 ; INITIALISE VECTORS FOR Q22BE'S
20398
20399 121154 012777 121270 061474 10: MOV #41,#VQBE1 ;VECTOR FOR 1ST ONE
20400 121162 012777 000340 061470 MOV #340,#VQPR1 ;AT PRIORITY 7
20401 121170 012777 121300 061500 MOV #51,#VQBE2 ;VECTOR FOR 2ND ONE
20402 121176 012777 000340 061474 MOV #340,#VQPR2 ;AT PRIORITY 7
20403 121204 012700 002754 MOV #Q22EN+2,R0 ;POINTER FOR Q22BE BR'S
20404 121210 012702 000240 MOV #240,R2 ;CPU AT 5
20405 121214 000402 BR 31 ;START DOING ARBITRATION
20406
20407 ; DO FOR CPU PRIORITIES 5-3
20408
20409 121216 162702 000040 20: SUB #40,R2 ;LOWER CPU PRIORITY
20410 121222 106427 000340 30: MTPS #340 ;CPU AT 7
20411 121226 013703 002664 MOV CSR12,R3 ;Q22BE 2 AT HIGHER BR
20412 121232 004737 132142 JSR PC,Q22INT ;INITIALISE TO INTERRUPTS
20413 121236 011077 061404 MOV (R0),@CSR2 ;START 1ST ONE
20414 121242 013703 002664 MOV CSR1,R3 ;Q22BE 1 AT LOWER BR
20415 121246 005740 TST -(R0) ;HIGHER PRIORITY
20416 121250 004737 132142 JSR PC,Q22INT ;INITIALISE
20417 121254 012077 061406 MOV (R0)+,@CSR2 ;START 2ND ONE
20418 121260 106402 MTPS R2 ;LOWER CPU PRIORITY
20419 121262 000240 NOP ;WAIT A WHILE
20420 121264 000240 NOP
20421 121266 000240 NOP
20422 121270 104126 40: ERROR +126 ;INTERRUPTS IN WRONG ORDER
20423 121272 005726 TST (SP)+ ;RESTORE STACK
20424 121274 005726 TST (SP)+
20425 121276 000402 BR 61
20426 121300 005726 50: TST (SP)+ ;RESTORE STACK
20427 121302 005726 TST (SP)+

```

COKDAAO KDJ11-B CLUSTER MACY11 30(1046)
COKDAA.P11 23-JAN-84 18:55

23-JAN 84 18:56 PAGE 392
TEST ARBITRATION BETWEEN DIFFERENT LEVELS OF INTERRUPTS

SEQ 0392

20428 121304 022702 000140
20429 121310 001342
20430

68: CMP #140,R2
BNE 28

;PRIORITY 3 LAST?
;IF NOT, BRANCH TO CONTINUE

```

20431 .SBTTL TEST - PMG COUNTER
20432 ;USING 2 Q22BE THIS TEST WILL VALIDATE THAT PMG COUNTER IS REALLY
20433 ;CAPABLE OF GRANTING CPU BUS MASTERSHIP WHEN DMA REQUESTS ARE STILL
20434 ;PENDING.
20435 ;ROUTINE TEST
20436 ;. IF UFD OR NO 2ND Q22BE THEN
20437 ;. EXIT TEST
20438 ;. ENDF
20439 ;. SET PMG COUNT TO SOME VALUE
20440 ;. PROGRAM BOTH Q22BE TO INTERRUPT AT THE SAME LEVEL
20441 ;. DETERMINE WHICH HAS HIGHER PRIORITY ON THE BUS
20442 ;. PROGRAM Q22BE WITH HIGHER PRIORITY TO DO HOG MODE
20443 ;. PROGRAM 2ND ONE TO DO A CYCLE
20444 ;. CACHE INSTRUCTION THAT WILL STOP 2ND DMA
20445 ;. INITIATE BOTH DMA CYCLES
20446 ;. STOP 2ND DMA (RESET IS "STOLEN" CPU BUS CYCLE)
20447 ;. IF 2ND DMA HAPPENED THEN
20448 ;. ERROR
20449 ;. ENDF
20450 ;. CLEAR PMG COUNT
20451 ;. PROGRAM Q22BE WITH HIGHER PRIORITY TO DO HOG MODE
20452 ;. PROGRAM 2ND ONE TO DO A CYCLE
20453 ;. CACHE INSTRUCTION THAT WILL STOP 2ND DMA
20454 ;. INITIATE BOTH DMA CYCLES
20455 ;. STOP 2ND DMA (CLEARING OF CSR2<0> IS "STOLEN" CPU BUS CYCLE)
20456 ;. IF 2ND DMA DIDN'T HAPPENED THEN
20457 ;. ERROR
20458 ;. ENDF
20459 ;ENDROUTINE
20460
20461 ;*****
20462 121312 000004 TST65: SCOPE
20463 121314 032737 000040 000052 BIT #BIT05,B#52 ;UFD MODE?
20464 121322 001402 BEQ 100# ;IF NOT, CONTINUE
20465 121324 000137 132724 JMP #EOP ;EXIT
20466 121330 005737 002664 100#: TST CSR12 ;SECOND Q22BE AVAILABLE?
20467 121334 001002 BNE 110# ;IF YES, GO DO TEST
20468 121336 000137 132724 JMP #EOP ;OTHERWISE, GOTO EOP
20469
20470 ; DETERMINE WHICH Q22BE IS CLOSER TO CPU BY DOING DATO
20471 ; THE CSR1 OF THE ONE WITH HIGHER PRIORITY IS IN R4, THE SECOND IN R2
20472
20473 121342 005077 061300 110#: CLR BCSR2 ;CLEAR JUST IN CASE
20474 121346 005077 061314 CLR BCSR22
20475 121352 012777 002710 061270 MOV #TEMP,BBA ;ADDRESS TO BE USED
20476 121360 012777 002710 061302 MOV #TEMP,BBA2 ;FOR BOTH OF THEM
20477 121366 012777 177777 061256 MOV #177777,BMC ;DO FOR 1 WORD
20478 121374 012777 177777 061270 MOV #177777,BMC2 ;IN BOTH Q22BW'S
20479 121402 012777 012525 061244 MOV #12525,BDATA ;DATA FOR 1ST
20480 121410 012777 052525 061256 MOV #52525,BDATA2 ;DATA FOR 2ND
20481 121416 012777 001601 061220 MOV #1601,BCSR1 ;1 DATO FOR 1ST
20482 121424 012777 001601 061232 MOV #1601,BCSR12 ;AND 2ND
20483 121432 012777 000001 061222 MOV #1,B$INGOA ;BOTH GO
20484 121440 105777 061200 1#: TSTB BCSR1 ;FIRST DONE?
20485 121444 100375 BPL 1# ;IF NOT, WAIT
20486 121446 105777 061212 2#: TSTB BCSR12 ;SECOND DONE

```

```

20487 121452 100375          BPL      2#          ;WAIT FOR 2ND
20488 121454 022737 052525 002710  CMP     #52525,TEMP ;SECOND FINISHED LAST?
20489 121462 001405          BEQ     3#          ;IF SO, BRANCH
20490 121464 013704 002664  MOV     CSR12,R4    ;SECOND ONE AT HIGHER LEVEL
20491 121470 013702 002644  MOV     CSR1,R2     ;FIRST AT LOWER
20492 121474 000404          BR      4#          ;DO PMG PART
20493 121476 013704 002644  3#:    MOV     CSR1,R4    ;FIRST ONE AT HIGHER LEVEL
20494 121502 013702 002664  MOV     CSR12,R2   ;SECOND AT LOWER
20495
20496          ; INITIATE DMA CYCLES TO WORK WITH PMG COUNTER
20497
20498 121506 013737 177520 002710  4#:    MOV     BCSR,SAVBR ;STORE BCSR REGISTER
20499 121514 012700 000001          MOV     #BIT00,R0  ;FIRST VALUE FOR PMG 0.4MSEC
20500 121520 050037 177520  5#:    BIS     R0,BCSR   ;CHANGE PMG CONUTER
20501 121524 005737 121626          TST     6#          ;CACHE RESET INTRUCTION
20502 121530 005737 121630          TST     6#+2        ;AND THE FOLLOWING FEW
20503 121534 005737 121632          TST     6#+4        ;
20504 121540 005737 121634          TST     6#+6        ;
20505 121544 012714 001407          MOV     #1407,(R4) ;DATI IN HOG MODE FOR HIGHER ONE
20506 121550 005064 000002          CLR     2(R4)      ;CLEAR CSR2
20507 121554 012764 002710 000004  MOV     #TEMP,4(R4) ;ADDRESS TO START DATI
20508 121562 012764 000000 000006  MOV     #0,6(R4)   ;DO 128 DATI'S IN HOG MODE
20509 121570 012712 001407          MOV     #1407,(R2) ;DATO FOR LOWER LEVEL ONE
20510 121574 005062 000002          CLR     2(R2)      ;CLEAR JUST IN CASE
20511 121600 012762 002710 000004  MOV     #TEMP,4(R2) ;USE THE SAME ADDRESS
20512 121606 012762 177777 000006  MOV     #177777,6(R2) ;DO JUST ONE DATO
20513 121614 005062 000010          CLR     10(R2)    ;CLEAR DATA OF 2ND Q228E
20514 121620 012762 000001 000016  MOV     #1,16(R2) ;BOTH GO
20515 121626 000005          6#:    RESET    ;STOP Q228E AT R4
20516 121630 023762 002710 000010  CMP     TEMP,10(R2) ;SECOND DMA DONE?
20517 121636 001001          BNE     7#          ;IF SET, BRANCH
20518 121640 104127          ERROR   +127       ;NO CYCLE STEALING
20519 121642 062700 000003  7#:    ADD     #3,R0     ;DO FOR 1,3,7 IN PMG
20520 121646 040037 177520          BIC     R0,BCSR   ;CLEAR PREVOIUS BITS IN BCSR
20521 121652 022700 000007          CMP     #7,R0     ;LAST ONE?
20522 121656 002320          BGE     5#          ;IF NOT, BRANCH
20523
20524          ; TRY WITHOUT PMG COUNTER OPERATING
20525
20526 121660 042737 000007 177520          BIC     #7,BCSR   ;TURN OF PMG COUNTER
20527 121666 005737 121770          TST     8#          ;CACHE RESET FETCH
20528 121672 005737 121772          TST     8#+2        ;AND THE FOLLOWING FEW
20529 121676 005737 121774          TST     8#+4        ;
20530 121702 005737 121776          TST     8#+6        ;
20531 121706 012714 001407          MOV     #1407,(R4) ;DATI IN HOG MODE FOR HIGHER ONE
20532 121712 005064 000002          CLR     2(R4)      ;CLEAR CSR2
20533 121716 012764 002710 000004  MOV     #TEMP,4(R4) ;ADDRESS TO START DATI
20534 121724 012764 000000 000006  MOV     #0,6(R4)   ;DO 128 DATI'S IN HOG MODE
20535 121732 012712 001407          MOV     #1407,(R2) ;DATO FOR LOWER LEVEL ONE
20536 121736 005062 000002          CLR     2(R2)      ;CLEAR CRS2 OF 2ND
20537 121742 012762 002710 000004  MOV     #TEMP,4(R2) ;USE THE SAME ADDRESS
20538 121750 012762 177777 000006  MOV     #177777,6(R2) ;DO JUST ONE DAIO
20539 121756 005062 000010          CLR     10(R2)    ;CLEAR DATA OF 2ND Q228E
20540 121762 012777 000001 060672  MOV     #1,8SINGOA ;BOTH GO
20541 121770 000005          8#:    RESET    ;IF NOT WORKING, STOPS 2ND
20542 121772 023762 002710 000010  CMP     TEMP,10(R2) ;2ND DMA HAPPENED?

```

```

20543 122000 001401          BEQ      9#          ;IF YES, BRANCH
20544 122002 104127          ERROR   +127        ;IN PMG COUNTER
20545 122004 013737 002710 177520 9#:    MOV     SAVBR,BCSR ;RESTORE BCSR
20546
20547
20548
20549 122012 000004          ;*****
TST66: SCOPE
20550
20551 122014 000137 132724          JMP     $EOP

```

					.SBTTL	GLOBAL ERROR MESSAGES
20552					EM1:	.ASCIZ /BASIC INSTRUCTION SET ERROR/
20553	122020	040502	044523	020103		
20554	122026	047111	052123	052522		
20555	122034	052103	047511	020116		
20556	122042	042523	020124	051105		
20557	122050	047522	000122			
20558	122054	046515	020125	051105	EM2:	.ASCIZ /MMU ERROR/
20559	122062	047522	000122			
20560	122066	050106	020120	051105	EM3:	.ASCIZ /FPP ERROR/
20561	122074	047522	000122			
20562	122100	051105	047522	020122	EM4:	.ASCIZ /ERROR IN READ-WRITE BITS OF CCR/
20563	122106	047111	051040	040505		
20564	122114	026504	051127	052111		
20565	122122	020105	044502	051524		
20566	122130	047440	020106	041503		
20567	122136	000122				
20568	122140	047506	041522	020105	EM5:	.ASCIZ /FORCE MISS WRITES TO CACHE/
20569	122146	044515	051523	053440		
20570	122154	044522	042524	020123		
20571	122162	047524	041440	041501		
20572	122170	042510	000			
20573	122173	106	051117	042503	EM6:	.ASCIZ /FORCE MISS WRITE INVALIDATES CACHE/
20574	122200	046440	051511	020123		
20575	122206	051127	052111	020105		
20576	122214	047111	040526	044514		
20577	122222	040504	042524	020123		
20578	122230	040503	044103	000105		
20579	122236	047125	054105	042520	EM7:	.ASCIZ /UNEXPECTED PARITY INTERRUPT/
20580	122244	052103	042105	050040		
20581	122252	051101	052111	020131		
20582	122260	047111	042524	051122		
20583	122266	050125	000124			
20584	122272	040524	020107	040520	EM10:	.ASCIZ /TAG PARITY ERROR/
20585	122300	044522	054524	042440		
20586	122306	051122	051117	000		
20587	122313	104	052101	020101	EM11:	.ASCIZ /DATA PARITY ERROR/
20588	122320	040520	044522	054524		
20589	122326	042440	051122	051117		
20590	122334	000				
20591	122335	114	053517	041040	EM12:	.ASCIZ /LOW BYTE PARITY ERROR/
20592	122342	052131	020105	040520		
20593	122350	044522	054524	042440		
20594	122356	051122	051117	000		
20595	122363	110	043511	020110	EM13:	.ASCIZ /HIGH BYTE PARITY ERROR/
20596	122370	054502	042524	050040		
20597	122376	051101	052111	020131		
20598	122404	051105	047522	000122		
20599	122412	051105	047522	020122	EM14:	.ASCIZ /ERROR IN DATA PATH/
20600	122420	047111	042040	052101		
20601	122426	020101	040520	044124		
20602	122434	000				
20603	122435	106	051117	042503	EM15:	.ASCIZ /FORCE MISS READS FROM CACHE/
20604	122442	046440	051511	020123		
20605	122450	042522	042101	020123		
20606	122456	051106	046517	041440		
20607	122464	041501	042510	000		

COKDAAO KDJ11-B CLUSTER MACY11 30(1046) 23-JAN-84 18:56 PAGE 397
 COKDAA.P11 23-JAN-84 18:55 GLOBAL ERROR MESSAGES

SEQ 0397

20608	122471	106	051117	042503	EM16:	.ASCIZ /FORCE MISS READS FROM CACHE AND MISS/
20609	122476	046440	051511	020123		
20610	122504	042522	042101	020123		
20611	122512	051106	046517	041440		
20612	122520	041501	042510	040440		
20613	122526	042116	046440	051511		
20614	122534	000123				
20615	122536	051105	047522	020122	EM17:	.ASCIZ \ERROR IN RECORDING HITS IN HIT/MISS\
20616	122544	047111	051040	041505		
20617	122552	051117	044504	043516		
20618	122560	044040	052111	020123		
20619	122566	047111	044040	052111		
20620	122574	046457	051511	000123		
20621	122602	051127	052111	020105	EM20:	.ASCIZ /WRITE BYTE ALLOCATES CACHE/
20622	122610	054502	042524	040440		
20623	122616	046114	041517	052101		
20624	122624	051505	041440	041501		
20625	122632	042510	000			
20626	122635	127	044522	042524	EM21:	.ASCIZ /WRITE BYTE HIT DOES NOT RECORD HIT/
20627	122642	041040	052131	020105		
20628	122650	044510	020124	047504		
20629	122656	051505	047040	052117		
20630	122664	051040	041505	051117		
20631	122672	020104	044510	000124		
20632	122700	054502	042524	020123	EM22:	.ASCIZ /BYTES REVERSED ON WRITE CYCLES/
20633	122706	042522	042526	051522		
20634	122714	042105	047440	020116		
20635	122722	051127	052111	020105		
20636	122730	054503	046103	051505		
20637	122736	000				
20638	122737	103	047117	044504	EM23:	.ASCIZ /CONDITIONAL BYPASS DOESN'T INVALIDATE CACHE/
20639	122744	044524	047117	046101		
20640	122752	041040	050131	051501		
20641	122760	020123	047504	051505		
20642	122766	023516	020124	047111		
20643	122774	040526	044514	040504		
20644	123002	042524	041440	041501		
20645	123010	042510	000			
20646	123013	110	052111	020123	EM24:	.ASCIZ /HITS RECORDED AFTER FLUSHING CACHE/
20647	123020	042522	047503	042122		
20648	123026	042105	040440	052106		
20649	123034	051105	043040	052514		
20650	123042	044123	047111	020107		
20651	123050	040503	044103	000105		
20652	123056	054502	040520	051523	EM25:	.ASCIZ /BYPASS DOESN'T INVALIDATE CACHE/
20653	123064	042040	042517	047123		
20654	123072	052047	044440	053116		
20655	123100	046101	042111	052101		
20656	123106	020105	040503	044103		
20657	123114	000105				
20658	123116	051515	051105	042040	EM26:	.ASCIZ /MSER DOES NOT CLEAR ON WRITE REFERENCE/
20659	123124	042517	020123	047516		
20660	123132	020124	046103	040505		
20661	123140	020122	047117	053440		
20662	123146	044522	042524	051040		
20663	123154	043105	051105	047105		

20664	123162	042503	000		
20665	123165	120	051101	052111	EM27: .ASCIZ /PARITY ERROR DON'T CAUSE A MISS/
20666	123172	020131	051105	047522	
20667	123200	020122	047504	023516	
20668	123206	020124	040503	051525	
20669	123214	020105	020101	044515	
20670	123222	051523	000		
20671	123225	120	051101	052111	EM30: .ASCIZ /PARITY ERROR DON'T SET MSER WITH CCR<7>=0/
20672	123232	020131	051105	047522	
20673	123240	020122	047504	023516	
20674	123246	020124	042523	020124	
20675	123254	051515	051105	053440	
20676	123262	052111	020110	041503	
20677	123270	036122	037067	030075	
20678	123276	000			
20679	123277	120	051101	052111	EM31: .ASCIZ /PARITY ERROR IGNORED/
20680	123304	020131	051105	047522	
20681	123312	020122	043511	047516	
20682	123320	042522	000104		
20683	123324	040520	044522	054524	EM32: .ASCIZ /PARITY ERROR IGNORED ON LOW BYTE/
20684	123332	042440	051122	051117	
20685	123340	044440	047107	051117	
20686	123346	042105	047440	020116	
20687	123354	047514	020127	054502	
20688	123362	042524	000		
20689	123365	120	051101	052111	EM33: .ASCIZ /PARITY ERROR IGNORED ON HIGH BYTE/
20690	123372	020131	051105	047522	
20691	123400	020122	043511	047516	
20692	123406	042522	020104	047117	
20693	123414	044040	043511	020110	
20694	123422	054502	042524	000	
20695	123427	120	051101	052111	EM34: .ASCIZ /PARITY ABORT LOGIC DOESN'T WORK/
20696	123434	020131	041101	051117	
20697	123442	020124	047514	044507	
20698	123450	020103	047504	051505	
20699	123456	023516	020124	047527	
20700	123464	045522	000		
20701	123467	115	042523	020122	EM35: .ASCIZ /MSER NOT SET PROPERLY/
20702	123474	047516	020124	042523	
20703	123502	020124	051120	050117	
20704	123510	051105	054514	000	
20705	123515	120	051101	052111	EM36: .ASCIZ /PARITY INTERRUPT LOGIC DOESN'T WORK/
20706	123522	020131	047111	042524	
20707	123530	051122	050125	020124	
20708	123536	047514	044507	020103	
20709	123544	047504	051505	023516	
20710	123552	020124	047527	045522	
20711	123560	000			
20712	123561	116	046530	040440	EM37: .ASCIZ /NXM AND PARITY ABORT DIN'T HAPPEN/
20713	123566	042116	050040	051101	
20714	123574	052111	020131	041101	
20715	123602	051117	020124	044504	
20716	123610	023516	020124	040510	
20717	123616	050120	047105	000	
20718	123623	120	051101	052111	EM40: .ASCIZ /PARITY ABORT NOT BLOCKED BY NXM TRAP/
20719	123630	020131	041101	051117	

20720	123636	020124	047516	020124	
20721	123644	046102	041517	042513	
20722	123652	020104	054502	047040	
20723	123660	046530	052040	040522	
20724	123666	000120			
20725	123670	052515	052114	026511	EM41: .ASCIZ /MULTI-PROCESSOR HOOK INSTRUCTION DOESN'T CAUSE MISS/
20726	123676	051120	041517	051505	
20727	123704	047523	020122	047510	
20728	123712	045517	044440	051516	
20729	123720	051124	041525	044524	
20730	123726	047117	042040	042517	
20731	123734	047123	052047	041440	
20732	123742	052501	042523	046440	
20733	123750	051511	000123		
20734	123754	051105	047522	020122	EM42: .ASCIZ /ERROR IN PARITY LOGIC/
20735	123762	047111	050040	051101	
20736	123770	052111	020131	047514	
20737	123776	044507	000103		
20738	124002	051105	047522	020122	EM43: .ASCIZ /ERROR IN CACHE DATA RAMS/
20739	124010	047111	041440	041501	
20740	124016	042510	042040	052101	
20741	124024	020101	040522	051515	
20742	124032	000			
20743	124033	105	051122	051117	EM44: .ASCIZ /ERROR IN NXM IN STANDALONE MODE/
20744	124040	044440	020116	054116	
20745	124046	020115	047111	051440	
20746	124054	040524	042116	046101	
20747	124062	047117	020105	047515	
20748	124070	042504	000		
20749	124073	105	051122	051117	EM45: .ASCIZ \ERROR IN RECORDING HITS THROUGH HIT/MISS REGISTER\
20750	124100	044440	020116	042522	
20751	124106	047503	042122	047111	
20752	124114	020107	044510	051524	
20753	124122	052040	051110	052517	
20754	124130	044107	044040	052111	
20755	124136	046457	051511	020123	
20756	124144	042522	044507	052123	
20757	124152	051105	000		
20758	124155	110	052111	051040	EM46: .ASCIZ /HIT RECORDED FOR A LOCATION THAT SHOULD NOT BE IN CACHE/
20759	124162	041505	051117	042504	
20760	124170	020104	047506	020122	
20761	124176	020101	047514	040503	
20762	124204	044524	047117	052040	
20763	124212	040510	020124	044123	
20764	124220	052517	042114	047040	
20765	124226	052117	041040	020105	
20766	124234	047111	041440	041501	
20767	124242	042510	000		
20768	124245	115	051511	020123	EM47: .ASCIZ /MISS RECORDED FOR A LOCATION THAT SHOULD BE IN CACHE/
20769	124252	042522	047503	042122	
20770	124260	042105	043040	051117	
20771	124266	040440	046040	041517	
20772	124274	052101	047511	020116	
20773	124302	044124	052101	051440	
20774	124310	047510	046125	020104	
20775	124316	042502	044440	020116	

20776	124324	040503	044103	000105		
20777	124332	051105	047522	020122	EM50:	.ASCIZ /ERROR IN TAG STORE/
20778	124340	047111	052040	043501		
20779	124346	051440	047524	042522		
20780	124354	000				
20781	124355	105	051122	051117	EM51:	.ASCIZ /ERROR PCR READ-WRITE BITS/
20782	124362	050040	051103	051040		
20783	124370	040505	026504	051127		
20784	124376	052111	020105	044502		
20785	124404	051524	000			
20786	124407	105	051122	051117	EM52:	.ASCIZ /ERROR IN BCSR READ-WRITE BITS/
20787	124414	044440	020116	041502		
20788	124422	051123	051040	040505		
20789	124430	026504	051127	052111		
20790	124436	020105	044502	051524		
20791	124444	000				
20792	124445	122	051505	052105	EM53:	.ASCIZ /RESET DOESN'T CLEAR BCSR<4>/
20793	124452	042040	042517	047123		
20794	124460	052047	041440	042514		
20795	124466	051101	041040	051503		
20796	124474	036122	037064	000		
20797	124501	103	042510	045503	EM54:	.ASCIZ /CHECKSUM ERROR IN 16-BIT ROM /
20798	124506	052523	020115	051105		
20799	124514	047522	020122	047111		
20800	124522	030440	026466	044502		
20801	124530	020124	047522	020115		
20802	124536	000				
20803	124537	103	042510	045503	EM55:	.ASCIZ /CHECKSUM ERROR IN 8-BIT ROM/
20804	124544	052523	020115	051105		
20805	124552	047522	020122	047111		
20806	124560	034040	041055	052111		
20807	124566	051040	046517	000		
20808	124573	124	046511	047505	EM56:	.ASCIZ /TIMEOUT READING LKS/
20809	124600	052125	051040	040505		
20810	124606	044504	043516	046040		
20811	124614	051513	000			
20812	124617	114	051513	030074	EM57:	.ASCIZ /LKS<07> DOES NOT BECOME 1/
20813	124624	037067	042040	042517		
20814	124632	020123	047516	020124		
20815	124640	042502	047503	042515		
20816	124646	030440	000			
20817	124651	127	044522	042524	EM60:	.ASCIZ /WRITE REFERENCE DOESN'T CLEAR LKS<07>/
20818	124656	051040	043105	051105		
20819	124664	047105	042503	042040		
20820	124672	042517	047123	052047		
20821	124700	041440	042514	051101		
20822	124706	046040	051513	030074		
20823	124714	037067	000			
20824	124717	111	046114	043505	EM61:	.ASCIZ /ILLEGAL LKS INTERRUPTS/
20825	124724	046101	046040	051513		
20826	124732	044440	052116	051105		
20827	124740	052522	052120	000123		
20828	124746	051120	041517	051505	EM62:	.ASCIZ /PROCESSOR INTERRUPTS DON'T CLEAR LKS<07>/
20829	124754	047523	020122	047111		
20830	124762	042524	051122	050125		
20831	124770	051524	042040	047117		

20832	124776	052047	041440	042514	
20833	125004	051101	046040	051513	
20834	125012	030074	037067	000	
20835	125017	114	051513	051040	EM63: .ASCIZ /LKS READY DOESN'T GO LOW/
20836	125024	040505	054504	042040	
20837	125032	042517	047123	052047	
20838	125040	043440	020117	047514	
20839	125046	000127			
20840	125050	051127	047117	020107	EM64: .ASCIZ /WRONG NUMBER OF LKS INTERRUPTS/
20841	125056	052516	041115	051105	
20842	125064	047440	020106	045514	
20843	125072	020123	047111	042524	
20844	125100	051122	050125	051524	
20845	125106	000			
20846	125107	114	051513	044440	EM65: .ASCIZ /LKS INTERRUPTS HAPPEN AT WRONG PRIORITY/
20847	125114	052116	051105	052522	
20848	125122	052120	020123	040510	
20849	125130	050120	047105	040440	
20850	125136	020124	051127	047117	
20851	125144	020107	051120	047511	
20852	125152	044522	054524	000	
20853	125157	102	051503	036122	EM66: .ASCIZ /BCSR<12> DOES NOT DISABLES LKS/
20854	125164	031061	020076	047504	
20855	125172	051505	047040	052117	
20856	125200	042040	051511	041101	
20857	125206	042514	020123	045514	
20858	125214	000123			
20859	125216	041502	051123	030474	EM67: .ASCIZ /BCSR<13> DOESN'T SET LKS<06>/
20860	125224	037063	042040	042517	
20861	125232	047123	052047	051440	
20862	125240	052105	046040	051513	
20863	125246	030074	037066	000	
20864	125253	122	051505	052105	EM70: .ASCIZ /RESET DOESN'T SET LKS<7>/
20865	125260	042040	042517	047123	
20866	125266	052047	051440	052105	
20867	125274	046040	051513	033474	
20868	125302	000076			
20869	125304	042522	042523	020124	EM71: .ASCIZ /RESET DOESN'T CLEAR LKS<06>/
20870	125312	047504	051505	023516	
20871	125320	020124	046103	040505	
20872	125326	020122	045514	036123	
20873	125334	033060	000076		
20874	125340	044524	042515	052517	EM72: .ASCIZ /TIMEOUT READING SLU REGISTERS/
20875	125346	020124	042522	042101	
20876	125354	047111	020107	046123	
20877	125362	020125	042522	044507	
20878	125370	052123	051105	000123	
20879	125376	051105	047522	020122	EM73: .ASCIZ /ERROR IN XMIT READY/
20880	125404	047111	054040	044515	
20881	125412	020124	042522	042101	
20882	125420	000131			
20883	125422	041522	051123	033474	EM74: .ASCIZ /RCSR<7> DOESN'T BECOME 1/
20884	125430	020076	047504	051505	
20885	125436	023516	020124	042502	
20886	125444	047503	042515	030440	
20887	125452	000			

20888	125453	127	047522	043516	EM75:	.ASCIZ /WRONG CHARACTER RECEIVED/
20889	125460	041440	040510	040522		
20890	125466	052103	051105	051040		
20891	125474	041505	044505	042526		
20892	125502	000104				
20893	125504	041522	051123	030074	EM76:	.ASCIZ /RCSR<07> NOT CLEARED AFTER READING RBUF/
20894	125512	037067	047040	052117		
20895	125520	041440	042514	051101		
20896	125526	042105	040440	052106		
20897	125534	051105	051040	040505		
20898	125542	044504	043516	051040		
20899	125550	052502	000106			
20900	125554	041530	051123	030074	EM77:	.ASCIZ /XCSR<07> NOT SET ON RESET/
20901	125562	037067	047040	052117		
20902	125570	051440	052105	047440		
20903	125576	020116	042522	042523		
20904	125604	000124				
20905	125606	041522	051123	030074	EM100:	.ASCIZ /RCSR<07> NOT CLEARED ON RESET/
20906	125614	037067	047040	052117		
20907	125622	041440	042514	051101		
20908	125630	042105	047440	020116		
20909	125636	042522	042523	003124		
20910	125644	046123	020125	047111	EM101:	.ASCIZ /SLU INTERRUPTS HAPPEN AT 4/
20911	125652	042524	051122	050125		
20912	125660	051524	044040	050101		
20913	125666	042520	020116	052101		
20914	125674	032040	000			
20915	125677	122	051505	052105	EM102:	.ASCIZ /RESET DOES NOT CLEAR PROPER BITS IN SLU REGISTERS/
20916	125704	042040	042517	020123		
20917	125712	047516	020124	046103		
20918	125720	040505	020122	051120		
20919	125726	050117	051105	041040		
20920	125734	052111	020123	047111		
20921	125742	051440	052514	051040		
20922	125750	043505	051511	042524		
20923	125756	051522	000			
20924	125761	124	040522	051516	EM103:	.ASCIZ /TRANSMIT INTERRUPT DOES NOT CLEAR XCSR<07>/
20925	125766	044515	020124	047111		
20926	125774	042524	051122	050125		
20927	126002	020124	047504	051505		
20928	126010	047040	052117	041440		
20929	126016	042514	051101	054040		
20930	126024	051503	036122	033460		
20931	126032	000076				
20932	126034	042522	042503	053111	EM104:	.ASCIZ /RECEIVE INTERRUPTS DON'T CLEAR RCSR<07>/
20933	126042	020105	047111	042524		
20934	126050	051122	050125	051524		
20935	126056	042040	047117	052047		
20936	126064	041440	042514	051101		
20937	126072	051040	051503	036122		
20938	126100	033460	000076			
20939	126104	051102	040505	020113	EM105:	.ASCIZ /BREAK CONDITION DOES NOT SET RBUF PROPERLY/
20940	126112	047503	042116	052111		
20941	126120	047511	020116	047504		
20942	126126	051505	047040	052117		
20943	126134	051440	052105	051040		

20944	126142	052502	020106	051120	
20945	126150	050117	051105	054514	
20946	126156	000			
20947	126157	122	052502	020106	EM106: .ASCIZ /RBUF <15-11> WASN'T CLEARED ON NEXT CHARACTER/
20948	126164	030474	026465	030461	
20949	126172	020076	040527	047123	
20950	126200	052047	041440	042514	
20951	126206	051101	042105	047440	
20952	126214	020116	042516	052130	
20953	126222	041440	040510	040522	
20954	126230	052103	051105	000	
20955	126235	123	052514	044440	EM107: .ASCIZ /SLU INTERRUPTS DON'T HAPPEN/
20956	126242	052116	051105	052522	
20957	126250	052120	020123	047504	
20958	126256	023516	020124	040510	
20959	126264	050120	042516	000116	
20960	126272	051105	047522	020122	EM110: .ASCIZ /ERROR IN WRITING TO SLU REGISTERS/
20961	126300	047111	053440	044522	
20962	126306	044524	043516	052040	
20963	126314	020117	046123	020125	
20964	126322	042522	044507	052123	
20965	126330	051105	000123		
20966	126334	044506	051522	020124	EM111: .ASCIZ /FIRST CHARACTER WAS NOT OVERRUN BY THE SECOND/
20967	126342	044103	051101	041501	
20968	126350	042524	020122	040527	
20969	126356	020123	047516	020124	
20970	126364	053117	051105	052522	
20971	126372	020116	054502	052040	
20972	126400	042510	051440	041505	
20973	126406	047117	000104		
20974	126412	053117	051105	052522	EM112: .ASCIZ /OVERRUN CONDITION DOES NOT SET PROPER BITS IN RBUF/
20975	126420	020116	047503	042116	
20976	126426	052111	047511	020116	
20977	126434	047504	051505	047040	
20978	126442	052117	051440	052105	
20979	126450	050040	047522	042520	
20980	126456	020122	044502	051524	
20981	126464	044440	020116	041122	
20982	126472	043125	000		
20983	126475	117	042526	051122	EM113: .ASCIZ /OVERRUN BITS WERE NOT CLEARED ON THE NEXT CHARACTER/
20984	126502	047125	041040	052111	
20985	126510	020123	042527	042522	
20986	126516	047040	052117	041440	
20987	126524	042514	051101	042105	
20988	126532	047440	020116	044124	
20989	126540	020105	042516	052130	
20990	126546	041440	040510	040522	
20991	126554	052103	051105	000	
20992	126561	105	051122	051117	EM114: .ASCIZ \ERROR ON XCSR<2>\
20993	126566	047440	020116	041530	
20994	126574	051123	031074	000076	
20995	126602	051105	047522	020122	EM115: .ASCIZ /ERROR IN TAG STORE FROM STANDALONE MODE/
20996	126610	047111	052040	043501	
20997	126616	051440	047524	042522	
20998	126624	043040	047522	020115	
20999	126632	052123	047101	040504	

21000	126640	047514	042516	046440	
21001	126646	042117	000105		
21002	126652	046504	020101	040524	EM116: .ASCIZ /DMA TAG PARITY DOES NOT GENERATE PROPER RESPONSE/
21003	126660	020107	040520	044522	
21004	126666	054524	042040	042517	
21005	126674	020123	047516	020124	
21006	126702	042507	042516	040522	
21007	126710	042524	050040	047522	
21008	126716	042520	020122	042522	
21009	126724	050123	047117	042523	
21010	126732	000			
21011	126733	115	042523	036122	EM117: .ASCIZ /MSER<13>NOT SET IN STANDALONE MODE/
21012	126740	031461	047076	052117	
21013	126746	051440	052105	044440	
21014	126754	020116	052123	047101	
21015	126762	040504	047514	042516	
21016	126770	046440	042117	000105	
21017	126776	046504	020101	051127	EM120: .ASCIZ /DMA WRITE HITS DON'T INVALIDATE CACHE/
21018	127004	052111	020105	044510	
21019	127012	051524	042040	047117	
21020	127020	052047	044440	053116	
21021	127026	046101	042111	052101	
21022	127034	020105	040503	044103	
21023	127042	000105			
21024	127044	047111	041040	047514	EM121: .ASCIZ /IN BLOCK MODE ON WRITE DMA HITS NOT EVERYTHING IS INVALIDATED/
21025	127052	045503	046440	042117	
21026	127060	020105	047117	053440	
21027	127066	044522	042524	042040	
21028	127074	040515	044040	052111	
21029	127102	020123	047516	020124	
21030	127110	053105	051105	052131	
21031	127116	044510	043516	044440	
21032	127124	020123	047111	040526	
21033	127132	044514	040504	042524	
21034	127140	000104			
21035	127142	042522	042101	042040	EM122: .ASCIZ /READ DMA HIT IS WRONG/
21036	127150	040515	044040	052111	
21037	127156	044440	020123	051127	
21038	127164	047117	000107		
21039	127170	051105	047522	020122	EM123: .ASCIZ /ERROR IN Q22BE DMA CYCLES/
21040	127176	047111	040440	031062	
21041	127204	042502	042040	040515	
21042	127212	041440	041531	042514	
21043	127220	000123			
21044	127222	044520	050522	044440	EM124: .ASCIZ /PIRQ INTERRUPTS DON'T TAKE PRIORITY OVER Q BUS INTERRUPTS/
21045	127230	052116	051105	052522	
21046	127236	052117	020123	047504	
21047	127244	023516	020124	040524	
21048	127252	042513	050040	044522	
21049	127260	051117	052111	020131	
21050	127266	053117	051105	050440	
21051	127274	041040	051525	044440	
21052	127302	052116	051105	052522	
21053	127310	052120	000123		
21054	127314	047516	050040	053517	EM125: .ASCIZ /NO POWER DOWN TRAP TO 24 OCCUR/
21055	127322	051105	042040	053517	

21056	127330	020116	051124	050101					
21057	127336	052040	020117	032062					
21058	127344	047440	041503	051125					
21059	127352	000							
21060	127353	105	051122	051117	EM126:	.ASCIZ	/ERROR DOING Q2?BE INTERRUPTS/		
21061	127360	042040	044517	043516					
21062	127366	050440	031062	042502					
21063	127374	044440	052116	051105					
21064	127402	052522	052120	000123					
21065	127410	051105	047522	020122	EM127:	.ASCIZ	/ERROR IN OPERATION OF PMG COUNTER/		
21066	127416	047111	047440	042520					
21067	127424	040522	044524	047117					
21068	127432	047440	020106	046520					
21069	127440	020107	047503	047125					
21070	127446	042524	000122						
21071	127452	047125	054105	042520	EM130:	.ASCIZ	/UNEXPECTED TRAP TO 4/		
21072	127460	052103	042105	052040					
21073	127466	040522	020120	047524					
21074	127474	032040	000						
21075	127477	105	051122	051117	EM131:	.ASCIZ	/ERROR WRITING TO LKS<6>/		
21076	127504	053440	044522	044524					
21077	127512	043516	052040	020117					
21078	127520	045514	036123	037066					
21079	127526	000							
21080	127527	105	051122	051117	EM132:	.ASCIZ	/ERROR IN MAITENANCE REGISTER/		
21081	127534	044440	020116	040515					
21082	127542	052111	047105	047101					
21083	127550	042503	051040	043505					
21084	127556	051511	042524	000122					
21085									
21086	127564	052040	051505	004524	DM1:	.ASCII	/ TEST ERROR/<15><12>		
21087	127572	051105	047522	006522					
21088	127600	012							
21089	127601	040	021440	020011		.ASCIZ	/ * PC/		
21090	127606	041520	000						
21091	127611	040	042524	052123	DM4:	.ASCII	/ TEST ERROR EXPCTED RECEIVED/<15><12>		
21092	127616	042411	051122	051117					
21093	127624	042411	050130	052103					
21094	127632	042105	051011	041505					
21095	127640	044505	042526	006504					
21096	127646	012							
21097	127647	040	021440	020011		.ASCIZ	/ * PC DATA DATA/		
21098	127654	041520	020011	040504					
21099	127662	040524	020040	020040					
21100	127670	042040	052101	000101					
21101	127676	052040	051505	004524	DM5:	.ASCII	/ TEST ERROR HITMIS DATA IN DATA IN/<15><12>		
21102	127704	051105	047522	004522					
21103	127712	044510	046524	051511					
21104	127720	042011	052101	020101					
21105	127726	047111	042011	052101					
21106	127734	020101	047111	005015					
21107	127742	020040	004443	050040		.ASCIZ	/ * PC REG. CACHE MEMORY/		
21108	127750	004503	051040	043505					
21109	127756	004456	040503	044103					
21110	127764	004505	042515	047515					
21111	127772	054522	000						

21112	127775	040	042524	052123	DM7:	.ASCII	/	TEST	ERROR	ADDRESS	MSER/<15><12>
21113	130002	042411	051122	051117							
21114	130010	040411	042104	042522							
21115	130016	051523	046411	042523							
21116	130024	006522	012								
21117	130027	040	021440	020011		.ASCIZ	/	*	PC	ACCESSED/	
21118	130034	041520	040411	041503							
21119	130042	051505	042523	000104							
21120	130050	052040	051505	004524	DM24:	.ASCII	/	TEST	ERROR	NUMBER/<15><12>	
21121	130056	051105	047522	004522							
21122	130064	052516	041115	051105							
21123	130072	005015									
21124	130074	020040	004443	050040		.ASCIZ	/	*	PC	OF HITS/	
21125	130102	004503	043117	044040							
21126	130110	052111	000123								
21127	130114	051105	047522	004522	DM27:	.ASCII	\	ERROR	ERROR	MSER	HIT/MISS\<15><12>
21128	130122	051105	047522	004522							
21129	130130	051515	051105	044011							
21130	130136	052111	046457	051511							
21131	130144	006523	012								
21132	130147	040	021440	020011		.ASCIZ	/	*	PC/		
21133	130154	041520	000								
21134	130157	040	042524	052123	DM41:	.ASCII	/	TEST	ERROR	INSTRUCTION/<15><12>	
21135	130164	042411	051122	051117							
21136	130172	044411	051516	051124							
21137	130200	041525	044524	047117							
21138	130206	005015									
21139	130210	020040	004443	050040		.ASCIZ	/	*	PC	OPCODE/	
21140	130216	004503	047440	041520							
21141	130224	042117	000105								
21142	130230	052040	051505	004524	DM43:	.ASCII	/	TEST	ERROR	EXPECTD RECEIVD CACHE/<15><12>	
21143	130236	051105	047522	004522							
21144	130244	054105	042520	052103							
21145	130252	004504	042522	042503							
21146	130260	053111	004504	040503							
21147	130266	044103	006505	012							
21148	130273	040	021440	020011		.ASCIZ	/	*	PC	DATA DATA LOCATION/	
21149	130300	041520	020011	040504							
21150	130306	040524	020011	040504							
21151	130314	040524	046011	041517							
21152	130322	052101	047511	000116							
21153	130330	052040	051505	004524	DM47:	.ASCII	/	TEST	ERROR	ADDRESS ADDRESS/<15><12>	
21154	130336	051105	047522	004522							
21155	130344	042101	051104	051505							
21156	130352	004523	042101	051104							
21157	130360	051505	006523	012							
21158	130365	040	021440	020011		.ASCIZ	/	*	PC	<21-16> <15-0>/	
21159	130372	041520	036011	030462							
21160	130400	030455	037066	020011							
21161	130406	030474	026465	037060							
21162	130414	000									
21163	130415	040	042524	052123	DM65:	.ASCII	/	TEST	ERROR	PRIORITY/<15><12>	
21164	130422	042411	051122	051117							
21165	130430	050011	044522	051117							
21166	130436	052111	006531	012							
21167	130443	040	021440	020011		.ASCIZ	/	*	PC	LEVEL/	

21168	130450	041520	046011	053105					
21169	130456	046105	000						
21170	130461	040	042524	052123	DH72:	.ASCII	/ TEST ERROR	ADDRESS/<15><12>	
21171	130466	042411	051122	051117					
21172	130474	040411	042104	042522					
21173	130502	051523	005015						
21174	130506	020040	004443	050040		.ASCIZ	/ * PC	FAILED/	
21175	130514	004503	040506	046111					
21176	130522	042105	000						
21177	130525	040	042524	052123	DH105:	.ASCII	/ TEST ERROR	RBUF/<15><12>	
21178	130532	042411	051122	051117					
21179	130540	051011	052502	006506					
21180	130546	012							
21181	130547	040	021440	020011		.ASCIZ	/ * PC/		
21182	130554	041520	000						
21183	130557	040	042524	052123	DH115:	.ASCII	/ TEST ERROR	MSER ADDRESS/<15><12>	
21184	130564	042411	051122	051117					
21185	130572	046411	042523	004522					
21186	130600	042101	051104	051505					
21187	130606	006523	012						
21188	130611	040	021440	020011		.ASCIZ	/ * PC	ACCESSED/	
21189	130616	041520	004440	040411					
21190	130624	041503	051505	042523					
21191	130632	000104							
21192						.EVEN			
21193	130634	001162	001116	000000	DT1:	.WORD	\$TMP1,\$ERRPC,0		
21194	130642	001162	001116	000001	DT4:	.WORD	\$TMP1,\$ERRPC,R1,CCR,0		
21195	130650	177746	000000						
21196	130654	001162	001116	000002	DT5:	.WORD	\$TMP1,\$ERRPC,R2,R1,\$GDDAT,0		
21197	130662	000001	001124	000000					
21198	130670	001162	001116	001122	DT7:	.WORD	\$TMP1,\$ERRPC,\$BDADR,MSER,0		
21199	130676	177744	000000						
21200	130702	001162	001116	001124	DT14:	.WORD	\$TMP1,\$ERRPC,\$GDDAT,TSTLOC,0		
21201	130710	003122	000000						
21202	130714	001162	001116	001124	DT17:	.WORD	\$TMP1,\$ERRPC,\$GDDAT,RECDAT,0		
21203	130722	110152	000000						
21204	130726	001162	001116	000003	DT24:	.WORD	\$TMP1,\$ERRPC,R3,0		
21205	130734	000000							
21206	130736	001162	001116	177744	DT27:	.WORD	\$TMP1,\$ERRPC,MSER,R3,0		
21207	130744	000003	000000						
21208	130750	001162	001116	001124	DT35:	.WORD	\$TMP1,\$ERRPC,\$GDDAT,MSER,0		
21209	130756	177744	000000						
21210	130762	001162	001116	001126	DT41:	.WORD	\$TMP1,\$ERRPC,\$BDDAT,0		
21211	130770	000000							
21212	130772	001162	001116	000001	DT43:	.WORD	\$TMP1,\$ERRPC,R1,RECDAT,\$BDADR,0		
21213	131000	110152	001122	000000					
21214	131006	001162	001116	172354	DT47:	.WORD	\$TMP1,\$ERRPC,KIPAR6,\$BDADR,0		
21215	131014	001122	000000						
21216	131020	001162	001116	000001	DT50:	.WORD	\$TMP1,\$ERRPC,R1,\$BDADR,0		
21217	131026	001122	000000						
21218	131032	001162	001116	001124	DT51:	.WORD	\$TMP1,\$ERRPC,\$GDDAT,PCR,0		
21219	131040	177522	000000						
21220	131044	001162	001116	001124	DT52:	.WORD	\$TMP1,\$ERRPC,\$GDDAT,BCSR,0		
21221	131052	177520	000000						
21222	131056	001162	001116	001124	DT64:	.WORD	\$TMP1,\$ERRPC,\$GDDAT,LKSFL,0		
21223	131064	002702	000000						

COKDAAO KDJ11-B CLUSTER MACY11 30(1046) 23-JAN-84 18:56 PAGE 408
COKDAA.P11 23-JAN-84 18:55 GLOBAL ERROR MESSAGES

SEQ 0408

21224	131070	001162	001116	001124	DT65:	.WORD	\$TMP1,\$ERRPC,\$GDDAT,0
21225	131076	000000					
21226	131100	001162	001116	001124	DT75:	.WORD	\$TMP1,\$ERRPC,\$GDDAT,\$BDDAT,0
21227	131106	001126	000000				
21228	131112	001162	001116	177562	DT105:	.WORD	\$TMP1,\$ERRPC,RBUF,0
21229	131120	000000					
21230	131122	001162	001116	001126	DT115:	.WORD	\$TMP1,\$ERRPC,\$BDDAT,KIPAR6,\$BDADR,0
21231	131130	172354	001122	000000			
21232	131136	001162	001122	000000	DT130:	.WORD	\$TMP1,\$BDADR,0

21233
21234
21235
21236
21237
21238
21239
21240
21241
21242
21243
21244 131144
21245 131144 005037 001162
21246 131150 113737 001102 001162
21247 131156 104401 001175
21248 131162 010046
21249 131164 005000
21250 131166 153700 001114
21251 131172 001004
21252
21253 131174 013746 001116
21254
21255 131200 104402
21256 131202 000426
21257 131204 005300
21258 131206 006300
21259 131210 006300
21260 131212 006300
21261 131214 062700 001324
21262 131220 012037 131230
21263 131224 001404
21264 131226 104401
21265 131230 000000
21266 131232 104401 001175
21267 131236 012037 131246
21268 131242 001404
21269 131244 104401
21270 131246 000000
21271 131250 104401 001175
21272 131254 011000
21273 131256 001004
21274 131260 012600
21275 131262 104401 001175
21276 131266 000207
21277 131270
21278 131270 021027 000005
21279 131274 101021
21280 131276 042737 000700 131332
21281 131304 011037 001160
21282 131310 000337 001160
21283 131314 006237 001160
21284 131320 006237 001160
21285 131324 053737 001160 131332
21286
21287 131332 010046
21288 131334 005720

```

.SBTTL MODIFIED ERROR MESSAGE TYPEOUT ROUTINE
;*****
;*THIS ROUTINE USES THE "ITEM CONTROL BYTE" ($ITEMB) TO DETERMINE WHICH
;*ERROR IS TO BE REPORTED. IT THEN OBTAINS, FROM THE "ERROR TABLE" ($ERRTB),
;*AND REPORTS THE APPROPRIATE INFORMATION CONCERNING THE ERROR.
;*
;*THE ONLY DIFFERENCE BETWEEN THIS ROUTINE AND THE ORIGINAL "$ERRTYP" FROM
;*SYSMAC IS THAT YOU CAN PASS INFORMATION IN GENERAL PURPOSE REGISTERS TO THIS
;*ROUTINE. THE GENERAL PURPOSE REGISTERS USED ARE TO BE SPECIFIED IN DT*
;*FORMAT. RO SHOULD NOT BE USED.

ERTYPE:
CLR      $TMP1           ;;JUST CLEAR IT
MOVB    $TSTNM,$TMP1   ;;STORE TEST NUMBER
TYPE    , $CRLF        ;;"CARRIAGE RETURN" & "LINE FEED"
MOV     RO,-(SP)       ;;SAVE RO
CLR     RO              ;;PICKUP THE ITEM INDEX
BISB   @#$ITEMB,RO
BNE    1$              ;;IF ITEM NUMBER IS ZERO, JUST
                          ;;TYPE THE PC OF THE ERROR
MOV     $ERRPC,-(SP)   ;;SAVE $ERRPC FOR TYPEOUT
                          ;;ERROR ADDRESS
                          ;;GO TYPE--OCTAL ASCII(ALL DIGITS)
1$:     BR              6$
                          ;;GET OUT
                          ;;ADJUST THE INDEX SO THAT IT WILL
                          ;;WORK FOR THE ERROR TABLE
ASL    RO
ASL    RO
ASL    RO
ADD    @ $ERRTB,RO    ;;FORM TABLE POINTER
MOV    (RO),2$       ;;PICKUP "ERROR MESSAGE" POINTER
BEQ    3$            ;;SKIP TYPEOUT IF NO POINTER
TYPE   .WORD 0      ;;ERROR MESSAGE POINTER GOES HERE
                          ;;"CARRIAGE RETURN" & "LINE FEED"
3$:     MOV    (RO),4$
                          ;;PICKUP "DATA HEADER" POINTER
BEQ    5$            ;;SKIP TYPEOUT IF 0
TYPE   .WORD 0      ;;TYPE THE "DATA HEADER"
                          ;;"DATA HEADER" POINTER GOES HERE
4$:     TYPE   , $CRLF
                          ;;"CARRIAGE RETURN" & "LINE FEED"
5$:     MOV    (RO),RO
                          ;;PICKUP "DATA TABLE" POINTER
BNE    7$            ;;GO TYPE THE DATA
6$:     MOV    (SP),RO
                          ;;RESTORE RO
TYPE   , $CRLF        ;;"CARRIAGE RETURN" & "LINE FEED"
RTS    PC            ;;RETURN
7$:     CMP    (RO),#5
                          ;;GENERAL PURPOSE REGISTER?
BHI    9$            ;;IF NOT, GO TYPE DATA
BIC    @BIT8!BIT7!BIT6,8$ ;;CLEAR BITS FOR SOURCE REGISTER
MOV    (RO),$TMP0    ;;SAVE (RO)
SWAB   $TMP0         ;;GET REGISTER NUMBER TO HIGH BYTE
ASR    $TMP0         ;;GET REGTSTER NUMBER TO BITS 8-6
ASR    $TMP0
BIS    $TMP0,8$     ;;SET BITS IN MOV INSTRUCTION
                          ;;ACCORDING TO REGISTER NUMBER
8$:     MOV    RO,-(SP)
                          ;;MOVE CONTEXT OF REGISTER TO STACK
TST    (RO)         ;;ADVANCE POINTER

```

21289 131336 000401
 21290 131340 013046
 21291 131342 104402
 21292 131344 005710
 21293 131346 001744
 21294 131350 104401 131356
 21295 131354 000745
 21296 131356 020040 000
 21297 131362
 21298
 21299
 21300
 21301
 21302
 21303
 21304
 21305
 21306
 21307
 21308
 21309
 21310
 21311
 21312
 21313
 21314
 21315
 21316
 21317
 21318
 21319
 21320
 21321
 21322 131362 012701 172240
 21323 131366 004737 131524
 21324 131372 012701 172260
 21325 131376 004737 131524
 21326 131402 012701 172340
 21327 131406 004737 131524
 21328 131412 012701 172360
 21329 131416 004737 131524
 21330 131422 012701 177640
 21331 131426 004737 131524
 21332 131432 012701 177660
 21333 131436 004737 131524
 21334 131442 012701 177600
 21335 131446 004737 131554
 21336 131452 012701 177620
 21337 131456 004737 131554
 21338 131462 012701 172300
 21339 131466 004737 131554
 21340 131472 012701 172320
 21341 131476 004737 131554
 21342 131502 012701 172200
 21343 131506 004737 131554
 21344 131512 012701 172220

```

BR      10$      ;;GO TYPE
9$:    MOV      @ (RO)+, -(SP)  ;;IF NOT GPR, SAVE @ (RO)+ FOR TYPEOUT
10$:   TYPOC    ;;GO TYPE--OCTAL ASCII (ALL DIGITS)
      TST      (RO)          ;;IS THERE ANOTHER NUMBER?
      BEQ      6$           ;;BR IF NO
      TYPE     ,11$        ;;TYPE TWO(2) SPACES
      BR      7$
11$:   .ASCIZ  / /          ;;TWO(2) SPACES
      .EVEN

.SBTTL  GLOBAL SUBROUTINES SECTION

; **
; THE GLOBAL SUBROUTINES SECTION CONTAINS THE SUBROUTINES
; THAT ARE USED IN MORE THAN ONE TEST.
; --

; **
; FUNCTIONAL DESCRIPTION:
; SUBROUTINE TO INITIALIZE ALL THE MMU REGISTERS

; INPUTS: NONE

; OUTPUTS: NONE

; SUBORDINATE ROUTINES USED: LOAD PARS
;                               LOAD PDRS

; FUNCTIONAL SIDE EFFECTS: NONE

; CALLING SEQUENCE:      JSR      PC,INITMM

INITMM: MOV      @172240,R1      ;BASE ADDRESS OF SIPARS
        JSR      PC, LDPARS
        MOV      @172260,R1      ;BASE ADDRESS OF SDPARS
        JSR      PC, LDPARS
        MOV      @172340,R1      ;BASE ADDRESS OF KIPARS
        JSR      PC, LDPARS
        MOV      @172360,R1      ;BASE ADDRESS OF KDPARS
        JSR      PC, LDPARS
        MOV      @177640,R1      ;BASE ADDRESS OF UIPARS
        JSR      PC, LDPARS
        MOV      @177660,R1      ;BASE ADDRESS OF UDPARS
        JSR      PC, LDPARS
        MOV      @177600,R1      ;BASE ADDRESS OF UIPDRS
        JSR      PC, LDPDRS
        MOV      @177620,R1      ;BASE ADDRESS OF UDPDRS
        JSR      PC, LDPDRS
        MOV      @172300,R1      ;BASE ADDRESS OF KIPDRS
        JSR      PC, LDPDRS
        MOV      @172320,R1      ;BASE ADDRESS OF KDPDRS
        JSR      PC, LDPDRS
        MOV      @172200,R1      ;BASE ADDRESS OF SIPDRS
        JSR      PC, LDPDRS
        MOV      @172220,R1      ;BASE ADDRESS OF SDPDRS
    
```

J16

COKDAAO KDJ11-B CLUSTER MACY11 30(1045) 23-JAN-84 18:56 PAGE 411
COKDAA.P11 23-JAN-84 18:55 GLOBAL SUBROUTINES SECTION

SEQ 0411

21345 131516 004737 131554
21346 131522 000207

JSR PC, LDPDRS
RTS PC

;RETURN

```

21347
21348
21349
21350
21351
21352
21353
21354
21355
21356
21357
21358
21359
21360
21361
21362
21363
21364
21365
21366
21367 131524 012702 000006
21368 131530 005003
21369 131532 010321
21370 131534 062703 000200
21371 131540 077204
21372 131542 012721 002000
21373 131546 012711 177600
21374 131552 000207

; **
; FUNCTIONAL DESCRIPTION:
;   SUBROUTINE TO INITIALIZE ALL THE MMU PAGE ADDRESS REGISTERS (PARS).
;   THIS ROUTINE WILL INITIALIZE 8 PARS STARTING AT A BASE ADDRESS
;   SUPPLIED BY THE CALLING ROUTINE. PARS 0-5 WILL BE MAPPED FROM
;   ADDRESS 0 TO ADDRFS 137777 (0-24K). PAR 6 WILL BE MAPPED FROM
;   ADDRESS 200000 TO 217777 AND PAR 7 WILL BE MAPPED TO THE I/O
;   PAGE.
;
; INPUTS:
;   R1 CONTAINS THE BASE ADDRESS OF THE NEXT 8 PARS TO BE INITIALIZED
;
; OUTPUTS: NONE
;
; SUBORDINATE ROUTINES USED: NONE
;
; FUNCTIONAL SIDE EFFECTS: NONE
;
; CALLING SEQUENCE:      JSR      PC,LDPARS
LDPARS: MOV      #6,      R2          ;LET LOOP COUNTER COUNT FIRST 6 PARS
          CLR      R3              ;INITIALIZE INDEX VALUE
1$:      MOV      R3,      (R1)+    ;LOAD PARS
          ADD      #200,    R3      ;INDEX IN 4K INCREMENTS
          SOB     R2,      1$      ;LOAD FIRST SIX PARS
          MOV      #2000,   (R1)+   ;LET PAR6 MAP TO 200000
          MOV      #177600,(R1)    ;LET PAR7 MAP TO I/O PAGE
          RTS      PC              ;RETURN
    
```

```

21375 ;**
21376 ; FUNCTIONAL DESCRIPTION:
21377 ; SUBROUTINE TO INITIALIZE ALL THE MMU PAGE DECRIPTOR REGISTERS (PDRS).
21378 ; THIS ROUTINE WILL INITIALIZE 8 PDRS STARTING AT A BASE ADDRESS
21379 ; SUPPLIED BY THE CALLING ROUTINE. PDRS 0-5 WILL BE INITIALIZED TO
21380 ; 4K READ/WRITE BYPASS AND PDRS 6 AND 7 WILL BE INITIALIZED TO
21381 ; 4K READ/WRITE NO BYPASS.
21382 ; NOTE: THERE IS NO NEED TO BYPASS ON I/O PAGE REFERENCES BECAUSE
21383 ; THE CACHE DOES NOT ALLOCATE ANY OF THESE REFERENCES.
21384 ;
21385 ; INPUTS:
21386 ; R1 CONTAINS THE BASE ADDRESS OF THE NEXT 8 PDRS TO BE INITIALIZED
21387 ;
21388 ; OUTPUTS: NONE
21389 ;
21390 ; SUBORDINATE ROUTINES USED: NONE
21391 ;
21392 ; FUNCTIONAL SIDE EFFECTS: NONE
21393 ;
21394 ; CALLING SEQUENCE: JSR PC,LDPARS
21395 ;
21396 131554 012702 000006 LDPDRS: MOV #6, R2 ;LET LOOP COUNTER COUNT FIRST 6 PARS
21397 131560 012721 177406 1$: MOV #177406,(R1)+ ;LOAD PDRS WITH 4K READ/WRITE BYPASS
21398 131564 077203 SOB R2, 1$ ;LOAD FIRST SIX PDRS
21399 131566 012721 077406 MOV #77406,(R1)+ ;LET PAR6 BE 4K READ/WRITE NO BYPASS
21400 131572 012711 077406 MOV #77406,(R1) ;LET PAR7 BE 4K READ/WRITE NO BYPASS ALSO
21401 131576 000207 RTS PC ;RETURN

```



```

21402      ;**
21403      ; FUNCTIONAL DESCRIPTION:
21404      ;   SUBROUTINE TO HANDLE PARITY ERROR ABORTS FROM THE RAM STORE RAM TESTS.
21405
21406      ; INPUTS:
21407      ;   MEMORY SYSTEM ERROR REGISTER CONTAINS BITS INDICATING FAILURE
21408
21409      ; OUTPUTS: NONE
21410
21411      ; SUBORDINATE ROUTINES USED: NONE
21412
21413      ; FUNCTIONAL SIDE EFFECTS: NONE
21414
21415      ; CALLING SEQUENCE: CALLED BY PARITY ABORT
21416      ;   MOV     @#114, SLOC00 ;SAVE CONTENTS OF PARITY ABORT VECTOR
21417      ;   MOV     @DSPAR, @#114 ;LET VECTOR POINT TO PARITY ABORT ROUTINE
21418
21419      ;   (CACHE PARITY ERROR OCCURS)
21420
21421 131600 011637 001122 RAMPAR: MOV     (SP),#BDADR ;STOR ADDESS TRAPPED
21422 131604 032737 000100 177744 BIT     @BIT06,MSER ;IF LOW BYTE PARITY ERROR
21423 131612 001401 BEQ     1# ;THEN
21424 131614 104007 ERROR   +7 ;ERROR
21425 131616 032737 000200 177744 1# : BIT     @BIT07,MSER ;IF HIGH BYTE PARITY ERROR
21426 131624 001401 BEQ     2# ;THEN
21427 131626 104007 ERROR   +7 ;ERROR
21428 131630 032737 000040 177744 2# : BIT     @BIT05,MSER ;IF TAG PARITY ERROR
21429 131636 001401 BEQ     3# ;THEN
21430 131640 104007 ERROR   +7 ;ERROR
21431 131642 005037 177744 3# : CLR     MSER ;INITIALIZE MSER AFTER ERROR
21432 131646 000002 RTI ;RETURN
21433 131650 005237 002702 LKSINT: INC     LKSFL ;INCREMENT FLAG
21434 131654 000002 RTI
21435
21436      .SBTTL Q22BE SIZE ROUTINE
21437      ;THIS ROUTINE WILL AUTOSIZE FOR UP TO TWO Q22 BUS EXERCISERS. IF NONE
21438      ;FOUND LOCATIONS CSR1 AND CSR12 WILL BE LEFT ZEROES. THIS ROUTINE WILL
21439      ;ONLY RUN IN NOT UFD MODE.
21440
21441 131656 032737 001000 177750 Q22SIZ: BIT     @BIT09,MAIREG ;UNIBUS SYSTEM?
21442 131664 001401 BEQ     1# ;IF NOT, ADVANCE TO ROUTINE
21443 131666 000207 RTS     PC ;OTHERWISE, RETURN
21444
21445      ; PREPARE TO DO SIZING
21446
21447 131670 013701 000004 1# : MOV     ERRVEC,R1 ;STORE TIMEOUT VECTOR
21448 131674 012737 132050 000004 MOV     @7#,ERRVEC ;POINT NEW TO PROGRAM
21449 131702 012737 000340 000006 MOV     @340,ERRVEC+2 ;AT PRIORITY 7
21450 131710 005037 001160 CLR     #TMP0 ;CLEAR Q22BE COUNTER
21451 131714 012702 170000 MOV     @170000,R2 ;FIRST POSSIBLE ADDRESS
21452 131720 012703 000510 MOV     @510,R3 ;VECTOR FOR IT
21453 131724 000404 BR      3# ;TRY THOSE VALUES
21454
21455      ; NOW DO ACTUAL SIZING
21456
21457 131726 062702 000020 2# : ADD     @20,R2 ;GET CSR FOR NEXT Q22BE

```

```

21458 131732 062703 000004          ADD    #4,R3          ;GET VECTOR FOR NEXT ONE
21459 131736 005712          31:   TST    (R2)          ;TRY TO ACCESS CSR
21460
21461          ;
21462          ; IF NO TIMEOUT, STORE EXISTING ADDRESSES TO REGISTERS
21463 131740 005737 001160          TST    $TMP0          ;FIRST Q22BE FOUND?
21464 131744 001010          BNE    41             ;IF SECOND, BRANCH
21465 131746 012705 002644          MOV    #CSR1,R5       ;START WITH CSR1 FOR 1ST
21466 131752 010237 002662          MOV    R2,SIMG0A     ;SIMULTANEOUS GO
21467 131756 062737 000016 002662  ADD    #16,SIMG0A    ;ADDRESS
21468 131764 000402          BR     51             ;BRANCH TO INITIALISE
21469 131766 012705 002664          41:   MOV    #CSR12,R5  ;START WITH CSR12 FOR 2ND
21470 131772 012704 000004          51:   MOV    #4,R4        ;INITIALISE 5 REGISTERS
21471 131776 010215          MOV    R2,(R5)       ;INITIALISE CSR1
21472 132000 011565 000002          61:   MOV    (R5),2(R5)   ;STORE TO NEXT ONE
21473 132004 005725          TST    (R5)          ;GET NEXT ADDRESS
21474 132006 062715 000002          ADD    #2,(R5)       ;GET ADDRESS, POINT NEXT
21475 132012 077406          SOB    R4,61         ;DO FOR NEXT 4 REGISTERS
21476 132014 010365 000002          MOV    R3,2(R5)     ;STORE INTERRUPT VECTOR
21477 132020 010365 000004          MOV    R3,4(R5)     ;AND PRIORITY
21478 132024 062765 000002 000004  ADD    #2,4(R5)
21479 132032 005237 001160          INC    $TMP0
21480 132036 022737 000002 001160  CMP    #2,$TMP0
21481 132044 001406          BEQ    91
21482 132046 000402          BR     81
21483
21484          ;
21485          ; ON TIMEOUT TRY TO LOOK AT NEXT ADDRESS RANGE
21486 132050 005726          ;
21487 132052 005726          71:   TST    (SP)          ;RESTORE STACK FROM
21488 132054 022702 170160          81:   TST    (SP)          ;TIMEOUT
21489 132060 001322          CMP    #170160,R2   ;AT THE LAST POSSIBLE?
21490 132062 005737 002644          BNE    21             ;IF NOT, BRANCH
21491 132066 001002          91:   TST    CSR1         ;1 FOUND?
21492 132070 104401 132102          BNE    101          ;IF YES, BRANCH
21493 132074 010137 000004          TYPE  ,NOQ22        ;TYPE NO FOUND
21494 132100 000207          101:  MOV    R1,ERRVEC    ;RESTORE TIMEOUT VECTOR
21495          RTS    PC        ;RETURN
21496 132102 006412 047516 050440  NOQ22: .ASCIZ <12><15>/NO Q22BE FOUND IN THE SYSTEM/
21497 132110 031062 042502 043040
21498 132116 052517 042116 044440
21499 132124 020116 044124 020105
21500 132132 054523 052123 046505
21501 132140 000
21502 132142
21503 .EVEN
21504 .SBTTL Q22BE INTERRUPT INITIALISE ROUTINE
21505 ;THIS ROUTINE WILL INITIALISE Q22BE TO INTERRUPT AT A PRIORITY AT (R0).
21506 ;AT THE STARTING ADDRESS IN R3. THE TEST HAVE TO SET ACTUAL DONE BIT
21507 ;BY CLEARING GO.
21508 132142 005013          Q22INT: CLR    (R3)          ;CLEAR TRANSFER TYPE IN CSR1
21509 132144 052710 000001          BIS    #BIT00,(R0)   ;ZERO DONE
21510 132150 011063 000002          MOV    (R0),2(R3)   ;SET PRIORITY IN CSR2
21511 132154 042710 000001          BIC    #BIT00,(R0)   ;PREPARE TO SET DONE
21512 132160 000207          RTS    PC
21513
    
```

C1

```

21514 .SBTTL DMATR DATO CYCLE THRU Q22BE
21515 ;THIS ROUTINE PERFORMS DATO FROM A LOCATION TEMP THRU THE FIRST
21516 ;FOUND Q22BE STARTING AT LOCATION @CSR1. RO HAS 0 IF ONLY 1 TRANSFER IS
21517 ;TO BE PERFORMED. OTHERWISE 16 BLOCK MODE TRANSFERS ARE TO BE PERFORMED.
21518 ;IN THE LATTER CASE ADDRESS AND WORD COUNT HAS TO BE LOADED BEFORE.
21519
21520 132162 012777 012525 050464 DMATR: MOV #12525,@DATA ;DATA USED
21521 132170 005700 TST RO ;DO 1 WORD?
21522 132172 001404 BEQ 1# ;IF YES, BRANCH
21523 132174 012777 001001 050444 MOV #BIT09:BIT00,@CSR2 ;BLOCK MODE, GO
21524 132202 000414 BR 2# ;BRANCH TO DO IT
21525 132204 012777 001601 050432 1#: MOV #1601,@CSR1 ;RESET LATENCY COUNT,DATO
21526 132212 012777 002710 050430 MOV #TEMP,@BA ;LOAD DMA ADDRESS
21527 132220 012777 177777 050424 MOV #177777,@WC ;DO 1 WORD
21528 132226 012777 000001 050412 MOV #BIT00,@CSR2 ;DO IT
21529 132234 105777 050406 2#: TSTB @CSR2 ;DMA DONE?
21530 132240 100375 BPL 2# ;WAIT TILL DONE
21531 132242 000207 3#: RTS PC ;RETURN FROM SUBROUTINE
21532
21533 .SBTTL DMARD DATI THRU Q22BE
21534 ;THIS ROUTINE PERFORMS DATI CYCLE THRU Q22BE IN EITHER BLOCK MODE OR A SINGLE
21535 ;TRANSFER MODE. MEMORY LOCATION USED IS TEMP. RO IS ZERO FOR SINGLE TRANSFER
21536
21537 132244 012777 002710 050376 DMARD: MOV #TEMP,@BA ;LOAD DMA ADDRESS
21538 132252 005700 TST RO ;DO 1 WORD?
21539 132254 001412 BEQ 1# ;IF YES, BRANCH
21540 132256 012777 001507 050360 MOV #1507,@CSR1 ;16 DATIB
21541 132264 012777 177770 050360 MOV #177770,@WC ;DO 8 WORD
21542 132272 012777 001001 050346 MOV #BIT09:BIT00,@CSR2 ;BLOCK MODE GO
21543 132300 000411 BR 2# ;GO CHECK
21544 132302 012777 001407 050334 1#: MOV #1407,@CSR1 ;RESET LATENCY COUNT,DATI
21545 ;LOAD NEW DATA TO DATA R.
21546 132310 012777 177777 050334 MOV #177777,@WC ;DO 1 WORD
21547 132316 012777 000001 050322 MOV #BIT00,@CSR2 ;DO IT
21548 132324 105777 050316 2#: TSTB @CSR2 ;DMA DONE?
21549 132330 100375 BPL 2# ;WAIT TILL DONE
21550 132332 000207 3#: RTS PC ;RETURN FROM SUBROUTINE
21551
21552
21553
21554 132334 011637 001122 TOUT: MOV (SP),@DADR ;STORE TRAPPED PC
21555 132340 104130 ERROR +130 ;UNEXPECTED TRAP
21556 132342 000002 RTI
21557
21558 ;
21559 ;MMU GLOBAL SUBROUTINES
21560 ;
21561 ;
21562 ;ROUTINE TO INITIALIZE MEMORY MANAGEMENT
21563 ;
21564 132344 010046 MMU: MOV RO,-(SP) ;SAVE CONTENTS OF REGISTERS
21565 132346 010146 MOV R1,-(SP) ;
21566 132350 010246 MOV R2,-(SP) ;
21567 132352 012700 177600 MOV #177600,RO ;
21568 132356 004737 132444 JSR PC,PDR ;INIT I AND D USER PDR'S
21569 132362 004737 132466 JSR PC,PAR ;INIT I USER PAR'S

```

21570	132366	004737	132466		JSR	PC,PAR		; INIT D USER PAR'S
21571	132372	012700	172200		MOV	#172200,R0		
21572	132376	004737	132444		JSR	PC,PDR		; INIT I AND D SUP PDR'S
21573	132402	004737	132466		JSR	PC,PAR		; INIT I SUP PAR'S
21574	132406	004737	132466		JSR	PC,PAR		; INIT D SUP PAR'S
21575	132412	004737	132444		JSR	PC,PDR		; INIT I AND D KER PDR'S
21576	132416	004737	132466		JSR	PC,PAR		; INIT I KER PAR'S
21577	132422	004737	132466		JSR	PC,PAR		; INIT D KER PAR'S
21578	132426	012737	000027	172516	MOV	#27,#172516		; INIT MMR3
21579	132434	012602			MOV	(SP),R2		; RESTORE REGISTERS
21580	132436	012601			MOV	(SP),R1		
21581	132440	012600			MOV	(SP),R0		
21582	132442	000207			RTS	PC		; RETURN
21583								
21584								; ROUTINE TO INITIALIZE PDR'S
21585								
21586	132444	005002			PDR:	CLR	R2	; INIT CNTR
21587	132446	012720	077406		PDR1:	MOV	#77406,(R0)	; INIT PDR
21588	132452	062702	000001			ADD	#1,R2	; INCREMENT CNTR
21589	132456	022702	000020			CMP	#16,R2	; ARE WE DONE?
21590	132462	001371				BNE	PDR1	; BRANCH IF NOT
21591	132464	000207				RTS	PC	; RETURN
21592								
21593								; ROUTINE TO INITIALIZE PAR'S
21594								
21595	132466	005001			PAR:	CLR	R1	; SETUP TO INIT PAR
21596	132470	010120			PAR1:	MOV	R1,(R0)	; INIT PAR
21597	132472	062701	000200			ADD	#200,R1	; GET READY FOR NEXT PAR
21598	132476	022701	001600			CMP	#1600,R1	; REACHED A PAR?
21599	132502	001372				BNE	PAR1	; BRANCH IF NOT
21600	132504	012720	177600			MOV	#177600,(R0)	; INIT PAR?
21601	132510	000207				RTS	PC	; RETURN
21602								
21603								; TIME OUT ROUTINE
21604								
21605	132512	005205			ADDTRP:	INC	R5	; INCREMENT TIME OUT FLAG
21606	132514	000002				RTI		; RETURN
21607								
21608								; MMU TRAP ROUTINE
21609								
21610	132516	023727	002776	000001	MMUTRP:	CMP	FLAG,#1	; ARE WE EXPECTING AN ABORT
21611	132524	001401				BEQ	1#	; YES GO ON
21612	132526	104002				ERROR	#2	; NO GO TO ERROR
21613	132530	010046			1#:	MOV	R0,-(SP)	; SAVE CONTENTS OF REG 0
21614	132532	013700	177776			MOV	#177776,R0	; SAVE A COPY OF PSW
21615	132536	072027	177764			ASH	#-14,R0	; LOOK AT BITS<15:14>
21616	132542	020027	000002			CMP	R0,#2	; WAS PS<15:14>=10
21617	132546	001001				BNE	OK	; NO GO ON
21618	132550	000411				BR	NOTOK	; YES CHANGE BITS TO 00
21619	132552	013700	177776		OK:	MOV	#177776,R0	; SAVE A COPY OF PSW
21620	132556	072027	000002			ASH	#2,R0	; LOOK AT BITS<13:12>
21621	132562	072027	177764			ASH	#-14,R0	
21622	132566	020027	000002			CMP	R0,#2	; WAS PS<13:12>=10
21623	132572	001002				BNE	OK1	; NO GO ON
21624	132574	005066	000004		NOTOK:	CLR	4(SP)	; CLEAR ILLEGAL MODE FROM OLD PSW
21625	132600	013737	177572	003004	OK1:	MOV	#177572,SAVMRO	; SAVE A COPY OF MMRO

E1

COKDAAO KDJ11-B CLUSTER MACY11 30(1046) 23 JAN 84 18:56 PAGE 418
COKDAA.P11 23-JAN-84 18:55 DMARD DATI THRU Q22BE

SEQ 0418

21626	132606	013737	177574	003006	MOV	B#177574,SAVMR1	;SAVE A COPY OF MMR1
21627	132614	013737	177576	003010	MOV	B#177576,SAVMR2	;SAVE A COPY OF MMR2
21628	132622	005037	177572		CLR	B#177572	;CLEAR ABORT BITS AND TURN MMU OFF
21629	132626	005037	002776		CLR	FLAG	;CLEAR MMU ABORT FLAG
21630	132632	012600			MOV	(SP),R0	;RESTORE ORIGINAL CONTENTS OF REG 0
21631	132634	000002			RTI		;RETURN

```

21632 ;FPP COMMON SUBROUTINES
21633 132636 012600 WLDTRP: MOV (SP)+,R0 ;SAVE PC
21634 132640 012605 MOV (SP)+,R5 ;SAVE STATUS AND RESTORE STACK
21635 132642 104003 ERROR +3
21636 132644 000110 JMP (R0) ;GO BACK INLINE
21637 ;
21638 ;
21639 ;
21640 132646 000000 TRPFLG: .WORD 0
21641 132650 000207 ERRFP: RTS R7
21642 132652 000207 ERR: RTS R7
21643 ;
21644 ;
21645 ;
21646 ;
21647 ;
21648 ;SUBROUTINE DATA VERFICATION -
21649 ;
21650 ; CALLED BY JSR R7,DATVER
21651 ;
21652 ;INPUT: (R4)=EXPECTED DATA
21653 ; (R1)=RECEIVED DATA
21654 ;
21655 ;THIS ROUTINE VERIFIES THAT THE 4 CONSECITIVE WORDS STARTING WITH (R4) ARE
21656 ;EQUAL TO THE FOUR WORDS ADDRESSED BY (R1). THE CONTENTS OF R4, AND R1 ARE NOT
21657 ;DISTURBED.
21658 ;LOCATION "COUNT" , IF NOT EQUAL TO 0 SIGNIFIES DATA ERROR
21659 ;IF THE STATUS IS FLOATING MODE, THE LAST TWO BYTES OF RECEIEVED
21660 ;ARE SIMPLY CHECKED FOR ZEROS
21661 ;
21662 ;
21663 132654 010446 DATVFR: MOV R4,-(SP) ;SAVE R4
21664 132656 010146 MOV R1,-(SP) ;SAVE R1
21665 132660 012737 000003 003060 MOV #3,COUNT ;SET UP ITERATION COUNT
21666 132666 000137 132704 JMP DAT1 ;
21667 ;
21668 132672 010446 DATVER: MOV R4,-(SP) ;SAVE R4
21669 132674 010146 MOV R1,-(SP) ;SAVE R1
21670 132676 012737 000005 003060 MOV #5,COUNT ;SET UP ITERATION COUNT
21671 132704 005337 003060 DAT1: DEC COUNT
21672 132710 001402 BEQ 2# ;BRANCH IF DONE
21673 132712 022421 CMP (R4)+,(R1)+ ;
21674 132714 001773 BEQ DAT1 ;
21675 132716 012601 2#: MOV (SP)+,R1 ;RESTORE R1
21676 132720 012604 MOV (SP)+,R4 ;RESTORE R4
21677 132722 000207 RTS R7 ;GO BACK TO CALLING ROUTINE
21678 ;IF DATA ERROR, COUNT NE 0
    
```

21679
21680
21681
21682
21683
21684
21685
21686
21687
21688
21689
21690 132724
21691 132724 032737 000040 000052
21692 132732 001026
21693 132734 005037 001102
21694 132740 005037 001164
21695 132744 005237 001206
21696 132750 042737 100000 001206
21697 132756 005327
21698 132760 000001
21699 132762 003022
21700 132764 012737
21701 132766 000001
21702 132770 132760
21703 132772 104401 133037
21704 132776 013746 001206
21705 133002 104405
21706 133004 104401 133034
21707 133010 013700 000042
21708 133014 001405
21709 133016 000005
21710 133020 004710
21711 133022 000240
21712 133024 000240
21713 133026 000240
21714 133030
21715 133030 000137
21716 133032 004534
21717 133034 377 377 000
21718 133037 015 042412 042116
21719 133044 050040 051501 020123
21720 133052 000043
21721
21722
21723
21724
21725
21726
21727
21728
21729
21730
21731
21732
21733
21734

```
.SBTTL END OF PASS ROUTINE

;*****
; *INCREMENT THE PASS NUMBER ($PASS)
; *INDICATE END-OF-PROGRAM AFTER 1 PASSES THRU THE PROGRAM
; *TYPE "END PASS #XXXXX" (WHERE XXXXX IS A DECIMAL NUMBER)
; *IF THERES A MONITOR GO TO IT
; *IF THERE ISN'T JUMP TO LOOP

$EOP:
    BIT    #CIT05, @#52
    BNE    $GET42
    CLR    $TSTNM           ;; ZERO THE TEST NUMBER
    CLR    $TIMES          ;; ZERO THE NUMBER OF ITERATIONS
    INC    $PASS           ;; INCREMENT THE PASS NUMBER
    BIC    #100000, $PASS  ;; DON'T ALLOW A NEG. NUMBER
    DEC    (PC)+           ;; LOOP?
$EOPCT: .WORD 1
    BGT    $DOAGN          ;; YES
    MOV    (PC)+, @ (PC)+  ;; RESTORE COUNTER
$ENDCT: .WORD 1
    TYPE   , $ENDMG        ;; TYPE "END PASS #"
    MOV    $PASS, -(SP)    ;; SAVE $PASS FOR TYPEOUT
    TYPDS  ;; GO TYPE--DECIMAL ASCII WITH SIGN
    TYPE   , $ENULL        ;; TYPE A NULL CHARACTER
$GET42: MOV    @#42, R0    ;; GET MONITOR ADDRESS
    BEQ    $DOAGN          ;; BRANCH IF NO MONITOR
    RESET  ;; CLEAR THE WORLD
$ENDAD: JSR    PC, (R0)   ;; GO TO MONITOR
    NOP    ;; SAVE ROOM
    NOP    ;; FOR
    NOP    ;; ACT11
$DOAGN:
    JMP    @ (PC)+        ;; RETURN
$RTNAD: .WORD  LOOP
$ENULL: .BYTE  -1, -1, 0  ;; NULL CHARACTER STRING
$ENDMG: .ASCIZ <15><12>/END PASS #/

.SBTTL SCOPE HANDLER ROUTINE

;*****
; *THIS ROUTINE CONTROLS THE LOOPING OF SUBTESTS. IT WILL INCREMENT
; *AND LOAD THE TEST NUMBER($TSTNM) INTO THE DISPLAY REG.(DISPLAY<7:0>)
; *AND LOAD THE ERROR FLAG ($ERFLG) INTO DISPLAY<15:08>
; *THE SWITCH OPTIONS PROVIDED BY THIS ROUTINE ARE:
; *SW14=1      LOOP ON TEST
; *SW11=1      INHIBIT ITERATIONS
; *SW09=1      LOOP ON ERROR
; *SW08=1      LOOP ON TEST IN SWR<5:0>
; *CALL
; *          SCOPE          ;; SCOPE=IOT
```

```

21735 133054          $SCOPE:
21736 133054 104407          CKSWR          ;;TEST FOR CHANGE IN SOFT-SWR
21737 133056 032777 040000 046054 1$: BIT          #BIT14,#SWR      ;;LOOP ON PRESENT TEST?
21738 133064 001117          BNE          $OVER      ;;YES IF SW14=1
21739          ;*****START OF CODE FOR THE XOR TESTER*****
21740 133066 000416          $XTSTR: BR          6$      ;;IF RUNNING ON THE "XOR" TESTER CHANGE
21741          ;THIS INSTRUCTION TO A "NOP" (NOP=240)
21742 133070 013746 000004          MOV          @ERRVEC,-(SP)  ;;SAVE THE CONTENTS OF THE ERROR VECTOR
21743 133074 012737 133114 000004          MOV          #5,@ERRVEC  ;;SET FOR TIMEOUT
21744 133102 005737 177060          TST          @177060     ;;TIME OUT ON XOR?
21745 133106 012637 000004          MOV          (SP)+,@ERRVEC ;;RESTORE THE ERROR VECTOR
21746 133112 000466          BR          $SVLAD      ;;GO TO THE NEXT TEST
21747 133114 022626          5$: CMP          (SP)+,(SP)+ ;;CLEAR THE STACK AFTER A TIME OUT
21748 133116 012637 000004          MOV          (SP)+,@ERRVEC ;;RESTORE THE ERROR VECTOR
21749 133122 000426          BR          7$          ;;LOOP ON THE PRESENT TEST
21750 133124          6$:;*****END OF CODE FOR THE XOR TESTER*****
21751 133124 032777 000400 046006          BIT          #BIT08,#SWR  ;;LOOP ON SPEC. TEST?
21752 133132 001407          BEQ          2$          ;;BR IF NO
21753 133134 017746 046000          MOV          @SWR,-(SP)   ;;SET DESIRED TEST NUM. FROM SWR
21754 133140 042716 000300          BIC          @SWRMK,(SP)  ;;STRIP AWAY UNDESIRED BITS
21755 133144 122637 001102          CMPB         (SP)+,$TSTNM ;;ON THE RIGHT TEST?
21756 133150 001465          BEQ          $OVER      ;;BR IF YES
21757 133152 105737 001103          2$: TSTB         $ERFLG    ;;HAS AN ERROR OCCURRED?
21758 133156 001421          BEQ          3$          ;;BR IF NO
21759 133160 123737 001115 001103          CMPB         $ERMAX,$ERFLG ;;MAX. ERRORS FOR THIS TEST OCCURRED?
21760 133166 101015          BHI          3$          ;;BR IF NO
21761 133170 032777 001000 045742          BIT          #BIT09,#SWR  ;;LOOP ON ERROR?
21762 133176 001404          BEQ          4$          ;;BR IF NO
21763 133200 013737 001110 001106          7$: MOV          $LPERR,$LPADR ;;SET LOOP ADDRESS TO LAST SCOPE
21764 133206 000446          BR          $OVER
21765 133210 105037 001103          4$: CLRB         $ERFLG    ;;ZERO THE ERROR FLAG
21766 133214 005037 001164          CLR          $TIMES     ;;CLEAR THE NUMBER OF ITERATIONS TO MAKE
21767 133220 000415          BR          1$          ;;ESCAPE TO THE NEXT TEST
21768 133222 032777 004000 045710          3$: BIT          #BIT11,#SWR ;;INHIBIT ITERATIONS?
21769 133230 001011          BNE          1$          ;;BR IF YES
21770 133232 005737 001206          TST          $PASS     ;;IF FIRST PASS OF PROGRAM
21771 133236 001406          BEQ          1$          ;; INHIBIT ITERATIONS
21772 133240 005237 001104          INC          $ICNT     ;;INCREMENT ITERATION COUNT
21773 133244 023737 001164 001104          CMP          $TIMES,$ICNT ;;CHECK THE NUMBER OF ITERATIONS MADE
21774 133252 002024          BGE          $OVER     ;;BR IF MORE ITERATION REQUIRED
21775 133254 012737 000001 001104          1$: MOV          #1,$ICNT  ;;REINITIALIZE THE ITERATION COUNTER
21776 133262 013737 133340 001164          MOV          $MXCNT,$TIMES ;;SET NUMBER OF ITERATIONS TO DO
21777 133270 105237 001102          $SVLAD: INCB         $TSTNM  ;;COUNT TEST NUMBERS
21778 133274 113737 001102 001204          MOVB        $TSTNM,$TESTN ;;SET TEST NUMBER IN APT MAILBOX
21779 133302 011637 001106          MOV          (SP),$LPADR  ;;SAVE SCOPE LOOP ADDRESS
21780 133306 011637 001110          MOV          (SP),$LPERR  ;;SAVE ERROR LOOP ADDRESS
21781 133312 005037 001164          CLR          $ESCAPE    ;;CLEAR THE ESCAPE FROM ERROR ADDRESS
21782 133316 112737 000001 001115          MOVB        #1,$ERMAX   ;;ONLY ALLOW ONE(1) ERROR ON NEXT TEST
21783 133324 013777 001102 045610          $OVER: MOV          $T TNM,$DISPLAY ;;DISPLAY TEST NUMBER
21784 133332 013716 001106          MOV          $LPADR,(SP) ;;FUDGE RETURN ADDRESS
21785 133336 000002          RTI                ;;FIXES PS
21786 133340 000001          $MXCNT: 1          ;;MAX. NUMBER OF ITERATIONS
21787          .SBTTL ERROR HANDLER ROUTINE
21788
21789
21790          ;*****
          ;*THIS ROUTINE WILL INCREMENT THE ERROR FLAG AND THE ERROR COUNT.

```



```

21791 ;*SAVE THE ERROR ITEM NUMBER AND THE ADDRESS OF THE ERROR CALL
21792 ;*AND GO TO ERTYPE ON ERROR
21793 ;*THE SWITCH OPTIONS PROVIDED BY THIS ROUTINE ARE:
21794 ;*SW15=1 HALT ON ERROR
21795 ;*SW13=1 INHIBIT ERROR TYPEOUTS
21796 ;*SW10=1 BELL ON ERROR
21797 ;*SW09=1 LOOP ON ERROR
21798 ;*CALL
21799 ;* ERROR *N ;;ERROR=EMT AND N=ERROR ITEM NUMBER
21800
21801 133342 $ERROR:
21802 133342 005737 004060 TST UQUIET ;;TEST FOR USER-QUIET MODE
21803 133346 001403 BEQ 9$ ;;BRANCH IF FIELD-SERVICE MODE
21804 133350 005000 CLR RO ;;IN CASE RO HAS A #3 IN IT (+C)
21805 133352 004737 133556 JSR PC,ABORT ;;TEST FOR ABORT CONDITION
21806 133356
21807 133356 104407 9$: CKSWR ;;TEST FOR CHANGE IN SOFT-SWR
21808 133360 105237 001103 7$: INCB $ERFLG ;;SET THE ERROR FLAG
21809 133364 001775 BEQ 7$ ;;DON'T LET THE FLAG GO TO ZERO
21810 133366 013777 001102 045546 MOV $TSTNM,$DISPLAY ;;DISPLAY TEST NUMBER AND ERROR FLAG
21811 133374 032777 002000 045536 BIT $BIT10,$SWR ;;BELL ON ERROR?
21812 133402 001402 BEQ 1$ ;;NO - SKIP
21813 133404 104401 001170 TYPE , $BELL ;;RING BELL
21814 133410 005237 001112 1$: INC $ERTTL ;;COUNT THE NUMBER OF ERRORS
21815 133414 011637 001116 MOV (SP), $ERRPC ;;GET ADDRESS OF ERROR INSTRUCTION
21816 133420 162737 000002 001116 SUB #2, $ERRPC
21817 133426 117737 045464 001114 MOVSB $ERRPC, $ITEMB ;;STRIP AND SAVE THE ERROR ITEM CODE
21818 133434 032777 020000 045476 BIT $BIT13,$SWR ;;SKIP TYPEOUT IF SET
21819 133442 001004 BNE 20$ ;;SKIP TYPEOUTS
21820 133444 004737 131144 JSR PC,ERTYPE ;;GO TO USER ERROR ROUTINE
21821 133450 104401 001175 TYPE , $CRLF
21822 133454
21823 133454 122737 000001 001220 20$: CMPB $APTENV, $ENV ;;RUNNING IN APT MODE
21824 133462 001007 BNE 2$ ;;NO, SKIP APT ERROR REPORT
21825 133464 113737 001114 133476 MOVSB $ITEMB, 21$ ;;SET ITEM NUMBER AS ERROR NUMBER
21826 133472 004737 133734 JSR PC, $ATY4 ;;REPORT FATAL ERROR TO APT
21827 133476 000 21$: .BYTE 0
21828 133477 000 .BYTE 0
21829 133500 000777 22$: BR 22$ ;;APT ERROR LOOP
21830 133502 005777 045432 2$: TST $SWR ;;HALT ON ERROR
21831 133506 100002 BPL 3$ ;;SKIP IF CONTINUE
21832 133510 000000 HALT ;;HALT ON ERROR!
21833 133512 104407 CKSWR ;;TEST FOR CHANGE IN SOFT-SWR
21834 133514 032777 001000 045416 3$: BIT $BIT09,$SWR ;;LOOP ON ERROR SWITCH SET?
21835 133522 001402 BEQ 4$ ;;BR IF NO
21836 133524 013716 001110 MOV $LPERR,(SP) ;;FUDGE RETURN FOR LOOPING
21837 133530 005737 001166 4$: TST $ESCAPE ;;CHECK FOR AN ESCAPE ADDRESS
21838 133534 001402 BEQ 5$ ;;BR IF NONE
21839 133536 013716 001166 MOV $ESCAPE,(SP) ;;FUDGE RETURN ADDRESS FOR ESCAPE
21840 133542
21841 133542 022737 133020 000042 5$: CMP $ENCAD, $M42 ;;ACT-11 AUTO-ACCEPT?
21842 133550 001001 BNE 6$ ;;BRANCH IF NO
21843 133552 000000 HALT ;;YES
21844 133554
21845 133554 000002 6$: RTI ;;RETURN
21846

```

```

21847
21848
21849      .SBTTL  ABORT ROUTINE FOR LCP/ORION UFD MODE
21850
21851
21852 133556 005737 004056      ABORT:  TST      UDFLGL      ;TEST FOR USER FRIENDLY MODE
21853 133562 001454              BEQ      NOABRT      ;IF NOT UFD THEN CONTINUE NORMAL OPERATION
21854 133564 020027 000032      CMPC    RO,#32      ;IS IT A ↑Z ?
21855 133570 001443              BEQ      ABORTZ      ;JUST GO BACK TO CHAIN IF IT IS (NO ERROR)
21856 133572 020027 000003      CMP     RO,#3       ;IS IS A ↑C ?
21857 133576 001404              BEQ      ABORTC      ;BR TO LOAD ↑C ON XXDP+ STACK (NO ERROR)
21858 133600 005737 004060      TST     UQUIET      ;TEST FOR USER-QUIET MODE
21859 133604 001443              BEQ      NOABRT      ;IF FIELD-SERVICE MODE, CONTINUE NORMAL OPERATION
21860
21861 133606 000422              BR       ABORTE      ; BECAUSE FIELD-SERVICE MODE DOES NOT QUIT ON ERROR
21862
21863
21864
21865 133610 013737 004052 000030  ABORTC:  MOV      SAV30,30      ;RESTORE EMT LOCATION (30)
21866 133616 013737 004054 000032      MOV      SAV32,32      ;RESTORE EMT PRIORITY LOCATION (32)
21867 133624 104043              EMT      +43           ;GET XXDP STACK LOC. INTO RO FROM MONITOR
21868 133626 005720              1$:     TST     (RO)+     ;FIND END OF STACK
21869 133630 001376              BNE     1$
21870 133632 112760 000057 177777      MOVB    #'/, -1(RO)     ;LOAD SLASH OVER ZERO
21871 133640 112720 000136              MOVB    #'↑,(RO)+     ;LOAD UPARROW
21872 133644 112720 000103              MOVB    #'C,(RO)+     ;LOAD C
21873 133650 105010              CLRB    (RO)          ;MAKE NEW END TO STACK
21874 133652 000412              BR       ABORTZ      ;NOW LEAVE
21875 133654 013737 004052 000030  ABORTE:  MOV      SAV30,30      ;RESTORE EMT LOCATION (30)
21876 133662 013737 004054 000032      MOV      SAV32,32      ;RESTORE EMT PRIORITY LOCATION (32)
21877 133670 104042              EMT      +42           ;GET DCA LOCATION INTO RO FROM MONITOR
21878 133672 012760 177777 000042      MOV     #-1,42(RO)     ;SET A -1 INTO LOCATION DRSEERR IN MONITOR
21879 133700 013700 000042      ABORTZ:  MOV     @42,RO    ;AND PUT THE MONITOR RETURN ADDRESS IN RO
21880 133704 005037 000042              CLR     @42           ;CLEAR MONITOR RETURN FLAG
21881 133710 000137 133020              JMP     $ENDAD        ;RETURN TO MONITOR-DO NOT PUSH STACK HERE
21882 133714 000207              NOABRT:  RTS      PC      ;IF NOTUFD RETURN TO MAINLINE
21883
21884
21885      .SBTTL  APT COMMUNICATIONS ROUTINE
21886
21887      ;*****
21888 133716 112737 000001 134162  $ATY1:  MOVB    @1,$FFLG      ;;TO REPORT FATAL ERROR
21889 133724 112737 000001 134160  $ATY3:  MOVB    @1,$MFLG      ;;TO TYPE A MESSAGE
21890 133732 000403              BR      $ATYC
21891 133734 112737 000001 134162  $ATY4:  MOVB    @1,$FFLG      ;;TO ONLY REPORT FATAL ERROR
21892 133742 000001 134162  $ATYC:
21893 133742 010046              MOV     RO,-(SP)      ;;PUSH RO ON STACK
21894 133744 010146              MOV     R1,-(SP)      ;;PUSH R1 ON STACK
21895 133746 105737 134160              TSTB   $MFLG         ;;SHOULD TYPE A MESSAGE?
21896 133752 001450              BEQ     5$           ;;IF NOT: BR
21897 133754 122737 000001 001220      CMPB   @APTENV,$ENV   ;;OPERATING UNDER APT?
21898 133762 001031              BNE     3$           ;;IF NOT: BR
21899 133764 132737 000100 001221      BITB   @APTPOOL,$ENVM ;;SHOULD SPOOL MESSAGES?
21900 133772 001425              BEQ     3$           ;;IF NOT: BR
21901 133774 017600 000004              MOV     @4(SP),RO     ;;GET MESSAGE ADDR.
21902 134000 062766 000002 000004      ADD     @2,4(SP)      ;;BUMP RETURN ADDR.

```

```

21903 134006 005737 001200      1$:   TST   $MSGTYPE      ;;SEE IF DONE W/ LAST XMISSION?
21904 134012 001375                BNE   1$              ;;IF NOT: WAIT
21905 134014 010037 001214      MOV   RO,$MSGAD      ;;PUT ADDR IN MAILBOX
21906 134020 105720                TSTB  (RO)+          ;;FIND END OF MESSAGE
21907 134022 001376                BNE   2$              ;;
21908 134024 163700 001214      SUB   $MSGAD,RO      ;;SUB START OF MESSAGE
21909 134030 006200                ASR   RO              ;;GET MESSAGE LNTH IN WORDS
21910 134032 010037 001216      MOV   RO,$MSGLGT     ;;PUT LENGTH IN MAILBOX
21911 134036 012737 000004 001200  MOV   #4,$MSGTYPE    ;;TELL APT TO TAKE MSG.
21912 134044 000413                BR    5$              ;;
21913 134046 017637 000004 134072 3$:   MOV   #4(SP),4$      ;;PUT MSG ADDR IN JSR LINKAGE
21914 134054 062766 000002 000004  ADD   #2,4(SP)       ;;BUMP RETURN ADDRESS
21915 134062 013746 177776      MOV   177776,-(SP)  ;;PUSH 177776 ON STACK
21916 134066 004737 134164      JSR   PC,$TYPE      ;;CALL TYPE MACRO
21917 134072 000000                4$:   .WORD 0
21918 134074                5$:
21919 134074 105737 134162      10$:  TSTB  $FFLG          ;;SHOULD REPORT FATAL ERROR?
21920 134100 001416                BEQ   12$            ;;IF NOT: BR
21921 134102 005737 001220      TST   $ENV           ;;RUNNING UNDER APT?
21922 134106 001413                BEQ   12$            ;;IF NOT: BR
21923 134110 005737 001200      11$:  TST   $MSGTYPE      ;;FINISHED LAST MESSAGE?
21924 134114 001375                BNE   11$            ;;IF NOT: WAIT
21925 134116 017637 000004 001202  MOV   #4(SP),$FATAL  ;;GET ERROR #
21926 134124 062766 000002 000004  ADD   #2,4(SP)       ;;BUMP RETURN ADDR.
21927 134132 005237 001200      INC   $MSGTYPE      ;;TELL APT TO TAKE ERROR
21928 134136 105037 134162      12$:  CLRB  $FFLG          ;;CLEAR FATAL FLAG
21929 134142 105037 134161      CLRB  $LFLG          ;;CLEAR LOG FLAG
21930 134146 105037 134160      CLRB  $MFLG          ;;CLEAR MESSAGE FLAG
21931 134152 012601      MOV   (SP)+,R1      ;;POP STACK INTO R1
21932 134154 012600      MOV   (SP)+,RO      ;;POP STACK INTO RO
21933 134156 000207      RTS   PC            ;;RETURN
21934 134160 000          $MFLG: .BYTE 0      ;;MESSG. FLAG
21935 134161 000          $LFLG: .BYTE 0      ;;LOG FLAG
21936 134162 000          $FFLG: .BYTE 0      ;;FATAL FLAG
21937 134164                .EVEN
21938 000200      APTSIZE=200
21939 000001      APTENV=001
21940 000100      APTSPool=100
21941 000040      APTCSUP=040

```

.SBTTL TYPE ROUTINE

```

21942
21943
21944
21945 ;;*****
21946 ;;*ROUTINE TO TYPE ASCIZ MESSAGE. MESSAGE MUST TERMINATE WITH A 0 BYTE.
21947 ;;*THE ROUTINE WILL INSERT A NUMBER OF NULL CHARACTERS AFTER A LINE FEED.
21948 ;;*NOTE1:      $NULL CONTAINS THE CHARACTER TO BE USED AS THE FILLER CHARACTER.
21949 ;;*NOTE2:      $FILLS CONTAINS THE NUMBER OF FILLER CHARACTERS REQUIRED.
21950 ;;*NOTE3:      $FILLC CONTAINS THE CHARACTER TO FILL AFTER.
21951 ;;*
21952 ;;*CALL:
21953 ;;*1) USING A TRAP INSTRUCTION
21954 ;;*   TYPE      ,MESADR      ;;MESADR IS FIRST ADDRESS OF AN ASCIZ STRING
21955 ;;*OR
21956 ;;*   TYPE
21957 ;;*   MESADR
21958 ;;*

```

```

21959 134164 105737 001157 $TYPE: TSTB $TPFLG ;; IS THERE A TERMINAL?
21960 134170 100002 BPL 1$ ;; BR IF YES
21961 134172 000000 HALT ;; HALT HERE IF NO TERMINAL
21962 134174 000430 BR 3$ ;; LEAVE
21963 134176 010046 1$: MOV RO,-(SP) ;; SAVE RO
21964 134200 017600 000002 MOV @2(SP),RO ;; GET ADDRESS OF ASCIZ STRING
21965 134204 122737 000001 001220 CMPB @APTENV,$ENV ;; RUNNING IN APT MODE
21966 134212 001011 BNE 62$ ;; NO,GO CHECK FOR APT CONSOLE
21967 134214 132737 000100 001221 BITB @APTSPOOL,$ENVM ;; SPOOL MESSAGE TO APT
21968 134222 001405 BEQ 62$ ;; NO,GO CHECK FOR CONSOLE
21969 134224 010037 134234 MOV RO,61$ ;; SETUP MESSAGE ADDRESS FOR APT
21970 134230 004737 133724 JSR PC,$ATY3 ;; SPOOL MESSAGE TO APT
21971 134234 000000 61$: .WORD 0 ;; MESSAGE ADDRESS
21972 134236 132737 000040 001221 62$: BITB @APTCSUP,$ENVM ;; APT CONSOLE SUPPRESSED
21973 134244 001003 BNE 60$ ;; YES,SKIP TYPE OUT
21974 134246 112046 2$: MOVB (RO),-(SP) ;; PUSH CHARACTER TO BE TYPED ONTO STACK
21975 134250 001005 BNE 4$ ;; BR IF IT ISN'T THE TERMINATOR
21976 134252 005726 TST (SP)+ ;; IF TERMINATOR POP IT OFF THE STACK
21977 134254 012600 60$: MOV (SP)+,RO ;; RESTORE RO
21978 134256 062716 000002 3$: ADD @2.(SP) ;; ADJUST RETURN PC
21979 134262 000002 RTI ;; RETURN
21980 134264 122716 000011 4$: CMPB @HT,(SP) ;; BRANCH IF <HT>
21981 134270 001430 BEQ 8$
21982 134272 122716 000200 CMPB @CRLF,(SP) ;; BRANCH IF NOT <CRLF>
21983 134276 001006 BNE 5$
21984 134300 005726 TST (SP)+ ;; POP <CR><LF> EQUIV
21985 134302 104401 TYPE ;; TYPE A CR AND LF
21986 134304 001175 $CRLF
21987 134306 105037 134514 CLRB $CHARCNT ;; CLEAR CHARACTER COUNT
21988 134312 000755 BR 2$ ;; GET NEXT CHARACTER
21989 134314 004737 134376 5$: JSR PC,$TYPEC ;; GO TYPE THIS CHARACTER
21990 134320 123726 001156 6$: CMPB $FILLC,(SP)+ ;; IS IT TIME FOR FILLER CHARS.?
21991 134324 001350 BNE 2$ ;; IF NO GO GET NEXT CHAR.
21992 134326 013746 001154 MOV $NULL,-(SP) ;; GET # OF FILLER CHARS. NEEDED
21993 ;; AND THE NULL CHAR.
21994 134332 105366 000001 7$: DECB 1(SP) ;; DOES A NULL NEED TO BE TYPED?
21995 134336 002770 BLT 6$ ;; BR IF NO--GO POP THE NULL OFF OF STACK
21996 134340 004737 134376 JSR PC,$TYPEC ;; GO TYPE A NULL
21997 134344 105337 134514 DECB $CHARCNT ;; DO NOT COUNT AS A COUNT
21998 134350 000770 BR 7$ ;; LOOP
21999
22000 ;HORIZONTAL TAB PROCESSOR
22001
22002 134352 112716 000040 8$: MOVB #' ,(SP) ;; REPLACE TAB WITH SPACE
22003 134356 004737 134376 9$: JSR PC,$TYPEC ;; TYPE A SPACE
22004 134362 132737 000007 134514 BITB @7,$CHARCNT ;; BRANCH IF NOT AT
22005 134370 001372 BNE 9$ ;; TAB STOP
22006 134372 005726 TST (SP)+ ;; POP SPACE OFF STACK
22007 134374 000724 BR 2$ ;; GET NEXT CHARACTER
22008 134376 $TYPEC:
22009 134376 105777 044542 TSTB @TKS ;; CHAR IN KYBD BUFFER? ;MJD001
22010 134402 100022 BPL 10$ ;; BR IF NOT ;MJD001
22011 134404 017746 044536 MOV @TKB,-(SP) ;; GET CHAR ;MJD001
22012 134410 042716 177600 BIC @177600,(SP) ;; STRIP EXTRANEIOUS BITS ;MJD001
22013 134414 122716 000023 CMPB @XOFF,(SP) ;; WAS CHAR XOFF ;MJD001
22014 134420 001012 BNE 102$ ;; BR IF NOT ;MJD001

```

```

22015 134422
22016 134422 105777 044516
22017 134426 100375
22018 134430 117716 044512
22019 134434 042716 177600
22020 134440 122716 000021
22021 134444 001366
22022 134446
22023 134446 005726
22024 134450
22025 134450 105777 044474
22026 134454 100375
22027 134456 116677 00000? 044466
22028 134464 122766 000015 000002
22029 134472 001003
22030 134474 105037 134514
22031 134500 000406
22032 134502 122766 000012 000002
22033 134510 001402
22034 134512 105227
22035 134514 000000
22036 134516 000207
22037
22038
22039
22040
22041
22042
22043
22044
22045
22046
22047
22048
22049
22050
22051
22052
22053
22054
22055
22056
22057
22058
22059
22060
22061
22062
22063 134520 017646 000000
22064 134524 116637 000001 134743
22065 134532 112637 134745
22066 134536 062716 000002
22067 134542 000406
22068 134544 112737 000001 134743
22069 134552 112737 000006 134745
22070 134560 112737 000005 134742

101$:
TSTB @TKS ;;WAIT FOR CHAR ;MJD001
BPL 101$ ;MJD001
MOV B @TKB,(SP) ;;GET CHAR ;MJD001
BIC @177600,(SP) ;;STRIP IT ;MJD001
CMPB @XON,(SP) ;;WAS IT XON? ;MJD001
BNE 101$ ;;BR IF NOT ;MJD001

102$:
TST (SP)+ ;;FIX STACK ;MJD001

10$:
TSTB @TPS ;;WAIT UNTIL PRINTER IS READY ;MJD001
BPL 10$
MOV 2(SP),@TPB ;;LOAD CHAR TO BE TYPED INTO DATA REG.
CMPB @CR,2(SP) ;;IS CHARACTER A CARRIAGE RETURN?
BNE 1$ ;;BRANCH IF NO
CLRB $CHARCNT ;;YES--CLEAR CHARACTER COUNT
BR $TYPEX ;;EXIT
1$:
CMPB @LF,2(SP) ;;IS CHARACTER A LINE FEED?
BEQ $TYPEX ;;BRANCH IF YES
INCB (PC)+ ;;COUNT THE CHARACTER
$CHARCNT: .WORD 0 ;;CHARACTER COUNT STORAGE
$TYPEX: RTS PC

.SBTTL BINARY TO OCTAL (ASCII) AND TYPE
;*****
;THIS ROUTINE IS USED TO CHANGE A 16-BIT BINARY NUMBER TO A 6-DIGIT
;OCTAL (ASCII) NUMBER AND TYPE IT.
;$TYPOS---ENTER HERE TO SETUP SUPPRESS ZEROS AND NUMBER OF DIGITS TO TYPE
;CALL:
;* MOV NUM,-(SP) ;;NUMBER TO BE TYPED
;* TYPOS ;;CALL FOR TYPEOUT
;* .BYTE N ;;N=1 TO 6 FOR NUMBER OF DIGITS TO TYPE
;* .BYTE M ;;M=1 OR 0
; ;;1=TYPE LEADING ZEROS
; ;;0=SUPPRESS LEADING ZEROS
;$TYPON---ENTER HERE TO TYPE OUT WITH THE SAME PARAMETERS AS THE LAST
;$TYPOS OR $TYPOC
;CALL:
;* MOV NUM,-(SP) ;;NUMBER TO BE TYPED
;* TYPON ;;CALL FOR TYPEOUT
;$TYPOC---ENTER HERE FOR TYPEOUT OF A 16 BIT NUMBER
;CALL:
;* MOV NUM,-(SP) ;;NUMBER TO BE TYPED
;* TYPOC ;;CALL FOR TYPEOUT
$TYPOS: MOV @SP,-(SP) ;;PICKUP THE MODE
MOV B 1(SP),@OFILL ;;LOAD ZERO FILL SWITCH
MOV B (SP)+,@MODE+1 ;;NUMBER OF DIGITS TO TYPE
ADD @2,(SP) ;;ADJUST RETURN ADDRESS
BR $TYPON
$TYPOC: MOV B @1,@OFILL ;;SET THE ZERO FILL SWITCH
MOV B @6,@MODE+1 ;;SET FOR SIX(6) DIGITS
$TYPON: MOV B @5,@OCNT ;;SET THE ITERATION COUNT

```

```

22071 134566 010346          MOV     R3,-(SP)      ;;SAVE R3
22072 134570 010446          MOV     R4,-(SP)      ;;SAVE R4
22073 134572 010546          MOV     R5,-(SP)      ;;SAVE R5
22074 134574 113704 134745  MOVVB   $OMOCE+1,R4   ;;GET THE NUMBER OF DIGITS TO TYPE
22075 134600 005404          NEG     R4
22076 134602 062704 000006  ADD     #6,R4         ;;SUBTRACT IT FOR MAX. ALLOWED
22077 134606 110437 134744  MOVVB   R4,$OMODE     ;;SAVE IT FOR USE
22078 134612 113704 134743  MOVVB   $OFILL,R4     ;;GET THE ZERO FILL SWITCH
22079 134616 016605 000012  MOV     12(SP),R5     ;;PICKUP THE INPUT NUMBER
22080 134622 005003          CLR     R3           ;;CLEAR THE OUTPUT WORD
22081 134624 006105          1$:    ROL     R5           ;;ROTATE MSB INTO "C"
22082 134626 000404          BR      3$           ;;GO DO MSB
22083 134630 006105          2$:    ROL     R5           ;;FORM THIS DIGIT
22084 134632 006105          ROL     R5
22085 134634 006105          ROL     R5
22086 134636 010503          MOV     R5,R3
22087 134640 006103          3$:    ROL     R3           ;;GET LSB OF THIS DIGIT
22088 134642 105337 134744  DECB   $OMODE         ;;TYPE THIS DIGIT?
22089 134646 100016          BPL     7$           ;;BR IF NO
22090 134650 042703 177770  BIC     #177770,R3    ;;GET RID OF JUNK
22091 134654 001002          BNE     4$           ;;TEST FOR 0
22092 134656 005704          TST     R4           ;;SUPPRESS THIS 0?
22093 134660 001403          BEQ     5$           ;;BR IF YES
22094 134662 005204          4$:    INC     R4           ;;DON'T SUPPRESS ANYMORE 0'S
22095 134664 052703 000060  BIS     #'0,R3        ;;MAKE THIS DIGIT ASCII
22096 134670 052703 000040  BIS     #' ,R3        ;;MAKE ASCII IF NOT ALREADY
22097 134674 110337 134740  MOVVB   R3,8$         ;;SAVE FOR TYPING
22098 134700 104401 134740  TYPE    .8$           ;;GO TYPE THIS DIGIT
22099 134704 105337 134742  7$:    DECB   $OCNT     ;;COUNT BY 1
22100 134710 003347          BGT     2$           ;;BR IF MORE TO DO
22101 134712 002402          BLT     6$           ;;BR IF DONE
22102 134714 005204          INC     R4           ;;INSURE LAST DIGIT ISN'T A BLANK
22103 134716 000744          BR      2$           ;;GO DO THE LAST DIGIT
22104 134720 012605          6$:    MOV     (SP)+,R5   ;;RESTORE R5
22105 134722 012604          MOV     (SP)+,R4     ;;RESTORE R4
22106 134724 012603          MOV     (SP)+,R3     ;;RESTORE R3
22107 134726 016666 000002 000004  MOV     2(SP),4(SP)   ;;SET THE STACK FOR RETURNING
22108 134734 012616          MOV     (SP)+,(SP)
22109 134736 000002          RTI                    ;;RETURN
22110 134740          8$:    .BYTE   0         ;;STORAGE FOR ASCII DIGIT
22111 134741          .BYTE   0         ;;TERMINATOR FOR TYPE ROUTINE
22112 134742          $OCNT: .BYTE   0         ;;OCTAL DIGIT COUNTER
22113 134743          $OFILL: .BYTE  0         ;;ZERO FILL SWITCH
22114 134744          $OMODE: .WORD   0         ;;NUMBER OF DIGITS TO TYPE
22115          .SBTTL CONVERT BINARY TO DECIMAL AND TYPE ROUTINE
22116
22117          ;;*****
22118          ;*THIS ROUTINE IS USED TO CHANGE A 16-BIT BINARY NUMBER TO A 5-DIGIT
22119          ;*SIGNED DECIMAL (ASCII) NUMBER AND TYPE IT. DEPENDING ON WHETHER THE
22120          ;*NUMBER IS POSITIVE OR NEGATIVE A SPACE OR A MINUS SIGN WILL BE TYPED
22121          ;*BEFORE THE FIRST DIGIT OF THE NUMBER. LEADING ZEROS WILL ALWAYS BE
22122          ;*REPLACED WITH SPACES.
22123          ;*CALL:
22124          ;*      MOV     NUM,-(SP)      ;;PUT THE BINARY NUMBER ON THE STACK
22125          ;*      TYPDS                    ;;GO TO THE ROUTINE
22126

```

B.

22127	134746				\$TYPDS:	MOV	R0,-(SP)	;;	PUSH R0 ON STACK
22128	134746	010046				MOV	R1,-(SP)	;;	PUSH R1 ON STACK
22129	134750	010146				MOV	R2,-(SP)	;;	PUSH R2 ON STACK
22130	134752	010246				MOV	R3,-(SP)	;;	PUSH R3 ON STACK
22131	134754	010346				MOV	R5,-(SP)	;;	PUSH R5 ON STACK
22132	134756	010546				MOV	#20200,-(SP)	;;	SET BLANK SWITCH AND SIGN
22133	134760	012746	020200			MOV	20(SP),R5	;;	GET THE INPUT NUMBER
22134	134764	016605	000020			BPL	1#	;;	BR IF INPUT IS POS.
22135	134770	100004				NEG	R5	;;	MAKE THE BINARY NUMBER POS.
22136	134772	005405				MOV	#'-,1(SP)	;;	MAKE THE ASCII NUMBER NEG.
22137	134774	112766	000055	000001		CLR	R0	;;	ZERO THE CONSTANTS INDEX
22138	135002	005000			1#:	MOV	#DBLK,R3	;;	SETUP THE OUTPUT POINTER
22139	135004	012703	135162			MOV	#',(R3)#	;;	SET THE FIRST CHARACTER TO A BLANK
22140	135010	112723	000040			CLR	R2	;;	CLEAR THE BCD NUMBER
22141	135014	005002			2#:	MOV	#DTBL(R0),R1	;;	GET THE CONSTANT
22142	135016	016001	135152			SUB	R1,R5	;;	FORM THIS BCD DIGIT
22143	135022	160105			3#:	BLT	4#	;;	BR IF DONE
22144	135024	002402				INC	R2	;;	INCREASE THE BCD DIGIT BY 1
22145	135026	005202				BR	3#		
22146	135030	000774				ADD	R1,R5	;;	ADD BACK THE CONSTANT
22147	135032	060105			4#:	TST	R2	;;	CHECK IF BCD DIGIT=0
22148	135034	005702				BNE	5#	;;	FALL THROUGH IF 0
22149	135036	001002				TSTB	(SP)	;;	STILL DOING LEADING 0'S?
22150	135040	105716				BMI	7#	;;	BR IF YES
22151	135042	100407				ASLB	(SP)	;;	MSD?
22152	135044	106316			5#:	BCC	6#	;;	BR IF NO
22153	135046	103003				MOV	1(SP),-1(R3)	;;	YES--SET THE SIGN
22154	135050	116663	000001	177777		BIS	#'0,R2	;;	MAKE THE BCD DIGIT ASCII
22155	135056	052702	000060		6#:	BIS	#',R2	;;	MAKE IT A SPACE IF NOT ALREADY A DIGIT
22156	135062	052702	000040		7#:	MOV	R2,(R3)#	;;	PUT THIS CHARACTER IN THE OUTPUT BUFFER
22157	135066	110223				TST	(R0)#	;;	JUST INCREMENTING
22158	135070	005720				CMP	R0,#10	;;	CHECK THE TABLE INDEX
22159	135072	020027	000010			BLT	2#	;;	GO DO THE NEXT DIGIT
22160	135076	002746				BGT	8#	;;	GO TO EXIT
22161	135100	003002				MOV	R5,R2	;;	GET THE LSD
22162	135102	010502				BR	6#	;;	GO CHANGE TO ASCII
22163	135104	000764				TSTB	(SP)#	;;	WAS THE LSD THE FIRST NON-ZERO?
22164	135106	105726			8#:	BPL	9#	;;	BR IF NO
22165	135110	100003				MOV	-1(SP),-2(R3)	;;	YES--SET THE SIGN FOR TYPING
22166	135112	116663	177777	177776		CLRB	(R3)	;;	SET THE TERMINATOR
22167	135120	105013			9#:	MOV	(SP)#,R5	;;	POP STACK INTO R5
22168	135122	012605				MOV	(SP)#,R3	;;	POP STACK INTO R3
22169	135124	012603				MOV	(SP)#,R2	;;	POP STACK INTO R2
22170	135126	012602				MOV	(SP)#,R1	;;	POP STACK INTO R1
22171	135130	012601				MOV	(SP)#,R0	;;	POP STACK INTO R0
22172	135132	012600				TYPE	,#DBLK	;;	NOW TYPE THE NUMBER
22173	135134	104401	135162			MOV	2(SP),4(SP)	;;	ADJUST THE STACK
22174	135140	016666	000002	000004		MOV	(SP)#,(SP)		
22175	135146	012616				RTI		;;	RETURN TO USER
22176	135150	000002							
22177	135152	023420			\$DTBL:	10000.			
22178	135154	001750				1000.			
22179	135156	000144				100.			
22180	135160	000012				10.			
22181	135162	000004			\$DBLK:	.BLKW 4			
22182					.SBTTL	TTY INPUT ROUTINE			

```

22183
22184
22185
22186
22187
22188
22189
22190
22191
22192 135172 022737 000176 001140
22193 135200 001074
22194 135202 105777 043736
22195 135206 100071
22196 135210 117746 043732
22197 135214 042716 177600
22198 135220 022726 000007
22199 135224 001062
22200 135226 123727 001134 000001
22201 135234 001456
22202
22203 135236 104401 135727
22204 135242 104401 135734
22205 135246 013746 000176
22206 135252 104402
22207 135254 104401 135745
22208 135260 005046
22209 135262 005046
22210 135264 105777 043654
22211 135270 100375
22212
22213 135272 117746 043650
22214 135276 042716 177600
22215
22216
22217
22218 135302 021627 000025
22219 135306 001005
22220 135310 104401 135722
22221 135314 062706 000006
22222 135320 000757
22223
22224
22225 135322 021627 000015
22226 135326 001022
22227 135330 005766 000004
22228 135334 001403
22229 135336 016677 000002 043574
22230 135344 062706 000006
22231 135350 104401 001175
22232 135354 123727 001135 000001
22233 135362 001003
22234 135364 012777 000100 043552
22235 135372 000002
22236 135374 004737 134376
22237 135400 021627 000060
22238 135404 002420

;*****
.ENABL LSB

;*****
;SOFTWARE SWITCH REGISTER CHANGE ROUTINE.
;ROUTINE IS ENTERED FROM THE TRAP HANDLER, AND WILL
;SERVICE THE TEST FOR CHANGE IN SOFTWARE SWITCH REGISTER TRAP CALL
;WHEN OPERATING IN TTY FLAG MODE.
%CKSWR: CMP    @SWREG,SWR    ;;IS THE SOFT-SWR SELECTED?
        BNE    15;         ;;BRANCH IF NO
        TSTB   @TKS        ;;CHAR THERE?
        BPL    15;         ;;IF NO, DON'T WAIT AROUND
        MOVB   @TKB,-(SP)   ;;SAVE THE CHAR
        BIC    @C177,(SP)  ;;STRIP-OFF THE ASCII
        CMP    @7,(SP)     ;;IS IT A CONTROL G?
        BNE    15;         ;;NO, RETURN TO USER
        CMPB   @AUTOB,@1   ;;ARE WE RUNNING IN AUTO-MODE?
        BEQ    15;         ;;BRANCH IF YES

%GTSWR: TYPE   .%CNTLG     ;;ECHO THE CONTROL-G (%G)
        TYPE   .%MSWR     ;;TYPE CURRENT CONTENTS
        MOV    SWREG,-(SP) ;;SAVE SWREG FOR TYPEOUT
        TYPOC          ;;GO TYPE--OCTAL ASCII(ALL DIGITS)
        TYPE   .%MNEW     ;;PROMPT FOR NEW SWR
19:     CLR    -(SP)       ;;CLEAR COUNTER
        CLR    -(SP)       ;;THE NEW SWR
7:      TSTB   @TKS        ;;CHAR THERE?
        BPL    7;         ;;IF NOT TRY AGAIN

        MOVB   @TKB,-(SP) ;;PICK UP CHAR
        BIC    @C177,(SP) ;;MAKE IT 7-BIT ASCII

9:      CMP    (SP),@25    ;;IS IT A CONTROL-U?
        BNE    10;        ;;BRANCH IF NOT
        TYPE   .%CNTLU    ;;YES, ECHO CONTROL-U (%U)
20:     ADD    @6,SP       ;;IGNORE PREVIOUS INPUT
        BR     19;        ;;LET'S TRY IT AGAIN

10:     CMP    (SP),@15    ;;IS IT A <CR>?
        BNE    16;        ;;BRANCH IF NO
        TST   4(SP)       ;;YES, IS IT THE FIRST CHAR?
        BEQ    11;        ;;BRANCH IF YES
        MOV    2(SP),@SWR  ;;SAVE NEW SWR
11:     ADD    @6,SP       ;;CLEAR UP STACK
14:     TYPE   .%CRLF     ;;ECHO <CR> AND <LF>
        CMPB   @INTAG,@1  ;;RE-ENABLE TTY KBD INTERRUPTS?
        BNE    15;        ;;BRANCH IF NOT
        MOV    @100,@TKS  ;;RE-ENABLE TTY KBD INTERRUPTS
15:     RTI                    ;;RETURN
16:     JSR    PC,@TYPEC   ;;ECHO CHAR
        CMP    (SP),@60   ;;CHAR < 0?
        BLT   18;        ;;BRANCH IF YES
    
```



```

22239 135406 021627 000067          CMP      (SP),#67          ;;CHAR > 7?
22240 135412 003015          BGT      18;              ;;BRANCH IF YES
22241 135414 042726 000060          BIC      #60,(SP)        ;;STRIP-OFF ASCII
22242 135420 005766 000002          TST      2(SP)           ;;IS THIS THE FIRST CHAR
22243 135424 001403          BEQ      17;              ;;BRANCH IF YES
22244 135426 006316          ASL      (SP)            ;;NO, SHIFT PRESENT
22245 135430 006316          ASL      (SP)            ;; CHAR OVER TO MAKE
22246 135432 006316          ASL      (SP)            ;; ROOM FOR NEW ONE.
22247 135434 005266 000002 17;:   INC      2(SP)           ;;KEEP COUNT OF CHAR
22248 135440 056616 177776          BIS      -2(SP),(SP)    ;;SET IN NEW CHAR
22249 135444 000707          BR       7;              ;;GET THE NEXT ONE
22250 135446 104401 001174 18;:   TYPE    ,#QUES          ;;TYPE ?<CR><LF>
22251 135452 000720          BR       20;             ;;SIMULATE CONTROL-U
22252
22253 .DSABL  LSB
22254
22255 ;*****
22256 ;THIS ROUTINE WILL INPUT A SINGLE CHARACTER FROM THE TTY
22257 ;CALL:
22258 ;*   R0CHR          ;;INPUT A SINGLE CHARACTER FROM THE TTY
22259 ;*   RETURN HERE    ;;CHARACTER IS ON THE STACK
22260 ;*                  ;;WITH PARITY BIT STRIPPED OFF
22261 ;
22262
22263 135454 011646          ;R0CHR: MOV      (SP),-(SP)      ;;PUSH DOWN THE PC
22264 135456 016666 000004 000002 18:   MOV      4(SP),2(SP)     ;;SAVE THE PS
22265 135464 105777 043454          TSTB     #TKS            ;;WAIT FOR
22266 135470 100375          BPL      1;              ;;A CHARACTER
22267 135472 117766 043450 000004          MOVB     #TKB,4(SP)     ;;READ THE TTY
22268 135500 042766 177600 000004          BIC      #C<177>,4(SP)  ;;GET RID OF JUNK IF ANY
22269 135506 026627 000004 000023          CMP      4(SP),#23      ;;IS IT A CONTROL-S?
22270 135514 001013          BNE      3;              ;;BRANCH IF NO
22271 135516 105777 043422          2;:   TSTB     #TKS            ;;WAIT FOR A CHARACTER
22272 135522 100375          BPL      2;              ;;LOOP UNTIL ITS THERE
22273 135524 117746 043416          MOVB     #TKB,-(SP)     ;;GET CHARACTER
22274 135530 042716 177600          BIC      #C177,(SP)     ;;MAKE IT 7-BIT ASCII
22275 135534 022627 000021          CMP      (SP),#21       ;;IS IT A CONTROL-Q?
22276 135540 001366          BNE      2;              ;;IF NOT DISCARD IT
22277 135542 000750          BR       1;              ;;YES, RESUME
22278 135544 026627 000004 000021 3;:   CMP      4(SP),#XON     ;;IS IT A RANDOM XON?
22279 135552 001744          BEQ      1;              ;;BRANCH IF YES
22280 135554 026627 000004 000140          CMP      4(SP),#140     ;;IS IT UPPER CASE?
22281 135562 002407          BLT      4;              ;;BRANCH IF YES
22282 135564 026627 000004 000175          CMP      4(SP),#175     ;;IS IT A SPECIAL CHAR?
22283 135572 003003          BGT      4;              ;;BRANCH IF YES
22284 135574 042766 000040 000004          BIC      #40,4(SP)      ;;MAKE IT UPPER CASE
22285 135602 000002          4;:   RTI                    ;;GO BACK TO USER
22286 ;*****
22287 ;THIS ROUTINE WILL INPUT A STRING FROM THE TTY
22288 ;CALL:
22289 ;*   RDLIN          ;;INPUT A STRING FROM THE TTY
22290 ;*   RETURN HERE    ;;ADDRESS OF FIRST CHARACTER WILL BE ON THE STACK
22291 ;*                  ;;TERMINATOR WILL BE A BYTE OF ALL 0'S
22292
22293 135604 010346          ;RDLIN: MOV      R3, -(SP)  ;;SAVE R3
22294 135606 012703 135712 1;:   MOV      #TTYIN,R3     ;;GET ADDRESS

```

E?

```

22295 135612 022703 135722 24:    CMP    #TTYIN+8.,R3    ;;BUFFER FULL?
22296 135616 101405                BLOS   4#              ;;BR IF YES
22297 135620 104410                RDCHR                ;;GO READ ONE CHARACTER FROM THE TTY
22298 135622 112613                MOVB   (SP),.(R3)     ;;GET CHARACTER
22299 135624 122713 000177 104:   CMPB   #177.(R3)     ;;IS IT A RUBOUT
22300 135630 001003                BNE    3#              ;;SKIP IF NOT
22301 135632 104401 001174 44:    TYPE   ,#QUES        ;;TYPE A '?'
22302 135636 000763                BR     1#              ;;CLEAR THE BUFFER AND LOOP
22303 135640 111337 135710 34:    MOVB   (R3),9#        ;;ECHO THE CHARACTER
22304 135644 104401 135710                TYPE   ,9#
22305 135650 122723 000015                CMPB   #15.(R3).     ;;CHECK FOR RETURN
22306 135654 001356                BNE    2#              ;;LOOP IF NOT RETURN
22307 135656 105063 177777                CLRB   -1(R3)        ;;CLEAR RETURN (THE 15)
22308 135662 104401 001176                TYPE   ,#LF          ;;TYPE A LINE FEED
22309 135666 012603                MOV    (SP),.R3      ;;RESTORE R3
22310 135670 011646                MOV    (SP),-(SP)    ;;ADJUST THE STACK AND PUT ADDRESS OF THE
22311 135672 016666 000004 000002  MOV    4(SP),2(SP)    ;; FIRST ASCII CHARACTER ON IT
22312 135700 012766 135712 000004  MOV    #TTYIN,4(SP)
22313 135706 000002                RTI                    ;;RETURN
22314 135710 000                94:    .BYTE  0              ;;STORAGE FOR ASCII CHAR. TO TYPE
22315 135711 000                .BYTE  0              ;;TERMINATOR
22316 135712 000010                $TTYIN: .BLKB 8.      ;;RESERVE 8 BYTES FOR TTY INPUT
22317 135722 052536 005015 000  $CNTLU: .ASCIZ /?U/<15><12> ;;CONTROL "U"
22318 135727 136 006507 000012  $CNTLG: .ASCIZ /?G/<15><12> ;;CONTROL "G"
22319 135734 005015 053523 020122  $MSWR: .ASCIZ <15><12>/SWR = /
22320 135742 020075 000
22321 135745 040 047040 053505  $MNEW: .ASCIZ / NEW = /
22322 135752 036440 000040
22323                .SBTTL READ AN OCTAL NUMBER FROM THE TTY
22324
22325                ;;*****
22326                ;*THIS ROUTINE WILL READ AN OCTAL (ASCII) NUMBER FROM THE TTY AND
22327                ;*CHANGE IT TO BINARY.
22328                ;*CALL:
22329                ;*   RDOCT                ;;READ AN OCTAL NUMBER
22330                ;*   RETURN HERE          ;;LOW ORDER BITS ARE ON TOP OF THE STACK
22331                ;*                       ;;HIGH ORDER BITS ARE IN $HIOCT
22332
22333 135756 011646                $RDOCT: MOV    (SP),-(SP)    ;;PROVIDE SPACE FOR THE
22334 135760 016666 000004 000002  MOV    4(SP),2(SP)    ;;INPUT NUMBER
22335 135766 010046                MOV    R0,-(SP)      ;;PUSH R0 ON STACK
22336 135770 010146                MOV    R1,-(SP)      ;;PUSH R1 ON STACK
22337 135772 010246                MOV    R2,-(SP)      ;;PUSH R2 ON STACK
22338 135774 104411 14:    ROLIN                ;;READ AN ASCII LINE
22339 135776 012600                MOV    (SP),.R0      ;;GET ADDRESS OF 1ST CHARACTER
22340 136000 005001                CLR    R1              ;;CLEAR DATA WORD
22341 136002 005002                CLR    R2
22342 136004 112046 24:    MOVB   (R0),-(SP)    ;;PICKUP THIS CHARACTER
22343 136006 001412                BEQ    3#              ;;IF ZERO GET OUT
22344 136010 006301                ASL    R1              ;;*2
22345 136012 006102                ROL    R2
22346 136014 006301                ASL    R1              ;;*4
22347 136016 006102                ROL    R2
22348 136020 006301                ASL    R1              ;;*8
22349 136022 006102                ROL    R2
22350 136024 042716 177770                BIC    #C7,(SP)      ;;STRIP THE ASCII JUNK

```

```

22351 136030 062601          ADD      (SP)+,R1      ;;ADD IN THIS DIGIT
22352 136032 000764          BR       2$           ;;LOOP
22353 136034 005726          3$: TST      (SP)+      ;;CLEAN TERMINATOR FROM STACK
22354 136036 010166 000012  MOV      R1,12(SP)    ;;SAVE THE RESULT
22355 136042 010237 136056  MOV      R2,$HIOCT
22356 136046 012602          MOV      (SP)+,R2     ;;POP STACK INTO R2
22357 136050 012601          MOV      (SP)+,R1     ;;POP STACK INTO R1
22358 136052 012600          MOV      (SP)+,R0     ;;POP STACK INTO R0
22359 136054 000002          RTI                ;;RETURN
22360 136056 000000          $HIOCT: .WORD 0      ;;HIGH ORDER BITS GO HERE
22361
22362
22363
22364
22365
22366
22367
22368
22369 136060 010046          $TRAP: MOV      RO,-(SP) ;;SAVE RO
22370 136062 016600 000002  MOV      2(SP),RO     ;;GET TRAP ADDRESS
22371 136066 005740          TST      -(RO)        ;;BACKUP BY 2
22372 136070 111000          MOVVB   (RO),RO      ;;GET RIGHT BYTE OF TRAP
22373 136072 006300          A&L     RO           ;;POSITION FOR INDEXING
22374 136074 016000 136114  MOV      $TRPAD(RO),RO ;;INDEX TO TABLE
22375 136100 000200          RTS      RO           ;;GO TO ROUTINE
22376
22377
22378
22379
22380 136102 011646          ;;THIS IS USE TO HANDLE THE "GETPRI" MACRO
22381 136104 016666 000004 000002 $TRAP2: MOV      (SP),-(SP) ;;MOVE THE PC DOWN
22382 136112 000002          MOV      4(SP),2(SP) ;;MOVE THE PSW DOWN
22383
22384
22385
22386
22387
22388
22389
22390
22391 136114 136102          .SBTTL TRAP TABLE
22392 136116 134164          ;;THIS TABLE CONTAINS THE STARTING ADDRESSES OF THE ROUTINES CALLED
22393 136120 134544          ;;BY THE "TRAP" INSTRUCTION.
22394 136122 134520          ;
22395 136124 134560          ; ROUTINE
22396 136126 134746          ; -----
22397
22398 136130 135242          $TRPAD: .WORD  $TRAP2
22399
22400 136132 135172          $TYPE    ;;CALL=TYPE    TRAP+1(104401) TTY TYPEOUT ROUTINE
22401 136134 135454          $TYPOC   ;;CALL=TYPOC   TRAP+2(104402) TYPE OCTAL NUMBER (WITH LEADING ZEROS)
22402 136136 135604          $TYPOS   ;;CALL=TYPOS   TRAP+3(104403) TYPE OCTAL NUMBER (NO LEADING ZEROS)
22403 136140 135756          $TYPON   ;;CALL=TYPON   TRAP+4(104404) TYPE OCTAL NUMBER (AS PER LAST CALL)
22404
22405
22406          $TYPDS   ;;CALL=TYPDS   TRAP+5(104405) TYPE DECIMAL NUMBER (WITH SIGN)
          $GTSWR   ;;CALL=GTSWR   TRAP+6(104406) GET SOFT-SWR SETTING
          $CKSWR   ;;CALL=CKSWR   TRAP+7(104407) TEST FOR CHANGE IN SOFT-SWR
          $RDCHR   ;;CALL=RDCHR   TRAP+10(104410) TTY TYPEIN CHARACTER ROUTINE
          $RDLIN   ;;CALL=RDLIN   TRAP+11(104411) TTY TYPEIN STRING ROUTINE
          $RDOCT   ;;CALL=RDOCT   TRAP+12(104412) READ AN OCTAL NUMBER FROM TTY
          .SBTTL POWER DOWN AND UP ROUTINES
          ;;*****

```

```

22407 ;POWER DOWN ROUTINE
22408 136142 012737 136302 000024 $PWRDN: MOV    @ILLUP,@PWRVEC ;;SET FOR FAST UP
22409 136150 012737 000340 000026      MOV    @340,@PWRVEC+2 ;;PRIO:7
22410 136156 010046      MOV    R0,-(SP) ;;PUSH R0 ON STACK
22411 136160 010146      MOV    R1,-(SP) ;;PUSH R1 ON STACK
22412 136162 010246      MOV    R2,-(SP) ;;PUSH R2 ON STACK
22413 136164 010346      MOV    R3,-(SP) ;;PUSH R3 ON STACK
22414 136166 010446      MOV    R4,-(SP) ;;PUSH R4 ON STACK
22415 136170 010546      MOV    R5,-(SP) ;;PUSH R5 ON STACK
22416 136172 017746 042742      MOV    @SWR,-(SP) ;;PUSH @SWR ON STACK
22417 136176 010637 136306      MOV    SP,$SAVR6 ;;SAVE SP
22418 136202 012737 136214 000024      MOV    @PWRUP,@PWRVEC ;;SET UP VECTOR
22419 136210 000000      HALT
22420 136212 000776      BR     .-2 ;;HANG UP
22421
22422 ;;*****
22423 ;POWER UP ROUTINE
22424 136214 012737 136302 000024 $PWRUP: MOV    @ILLUP,@PWRVEC ;;SET FOR FAST DOWN
22425 136222 013706 136306      MOV    $SAVR6,SP ;;GET SP
22426 136226 005037 136306      CLR    $SAVR6 ;;WAIT LOOP FOR THE TTY
22427 136232 005237 136306 1$: INC    $SAVR6 ;;WAIT FOR THE INC
22428 136236 001375      BNE   1$ ;;OF WORD
22429 136240 012677 042674      MOV    (SP)+,@SWR ;;POP STACK INTO @SWR
22430 136244 012605      MOV    (SP)+,R5 ;;POP STACK INTO R5
22431 136246 012604      MOV    (SP)+,R4 ;;POP STACK INTO R4
22432 136250 012603      MOV    (SP)+,R3 ;;POP STACK INTO R3
22433 136252 012602      MOV    (SP)+,R2 ;;POP STACK INTO R2
22434 136254 012601      MOV    (SP)+,R1 ;;POP STACK INTO R1
22435 136256 012600      MOV    (SP)+,R0 ;;POP STACK INTO R0
22436 136260 012737 136142 000024      MOV    @PWRDN,@PWRVEC ;;SET UP THE POWER DOWN VECTOR
22437 136266 012737 000340 000026      MOV    @340,@PWRVEC+2 ;;PRIO:7
22438 136274 104401      TYPE   $POWER ;;REPORT THE POWER FAILURE
22439 136276 136310      $PWRMG: .WORD $POWER ;;POWER FAIL MESSAGE POINTER
22440 136300 000002      RTI
22441 136302 000000      $ILLUP: HALT ;;THE POWER UP SEQUENCE WAS STARTED
22442 136304 000776      BR     .-2 ;; BEFORE THE POWER DOWN WAS COMPLETE
22443 136306 000000      $SAVR6: 0 ;;PUT THE SP HERE
22444 136310 005015 047520 042527 $POWER: .ASCIZ <15><12>"POWER"
22445 136316 000122
22446
22447      .EVEN
      .END

```


BIT0 = 000001	510#												
BIT00 = 000001	500#	510	10015	16695	17002	17202	17218	17370	17380	19300	19305	19553	19554
	19562	19573	19574	19893	19907	19947	20126	20499	21509	21511	21523	21528	21542
	21547												
BIT01 = 000002	499#	509	16304	16342	17616	17622	17641	17647					
BIT02 = 000004	498#	508	16294	16389	16394	16399	16588	16594	16604	16676	16686	16692	16756
	16770	16817	16822	16827	16832	16921	16937	17005	17751	17763	17776	18250	18256
	18263	19242	19243	19279	19300	19305	19395	19400	19416	19458	19474	19488	19550
	19570	19576	19591	19593	19626	19641	19658	19660	19799	19893	19899	20057	20075
	20089	20111	20142	20181									
BIT03 = 000010	497#	507	6853	16335	18258	18443							
BIT04 = 000020	496#	506	7624	9744	9758	17631	17656	17729	17794	18173	18450	18451	18453
	18456	18457	18465	18467	18470	19787	19816	20009					
BIT05 = 000040	495#	505	1486	10022	16316	18518	18603	18661	18744	18828	18899	18941	18983
	19047	19065	19077	19159	19543	19678	19769	19979	20039	20217	20299	20353	20360
	20391	20463	21428	21691									
BIT06 = 000100	494#	504	7652	7675	16917	16932	16934	17147	17202	17218	18168	18518	18602
	18754	18755	18766	18776	18792	18945	18948	18994	19006	19069	19084	19348	19349
	19352	19353	19357	19360	19368	19382	19391	19410	19471	19482	19484	19501	19689
	21422												
BIT07 = 000200	493#	503	16583	17071	17327	17344	17355	17924	18518	18767	18773	19003	19161
	19999	21425											
BIT08 = 000400	492#	502	9707	17227	17821	17823	17967	18066	18211	18311	19946	19951	21751
BIT09 = 001000	491#	501	16814	16835	17204	19552	19882	19913	20084	21441	21523	21542	21761
	21834												
BIT1 = 000002	509#												
BIT10 = 002000	490#	17000	17069	17202	17218	19947	19950	19996	19998	21811			
BIT11 = 004000	489#	5191	5202	5203	5231	5238	5245	5413	19568	19589	21768		
BIT12 = 010000	488#	18663	18746	18830	18836	18837	18841	18842	18844	18922	18924	18939	18943
	18985	18991	19049	20104	20173								
BIT13 = 020000	487#	18901	18907	18908	18912	18913	18915	19568	19589	21818			
BIT14 = 040000	486#	19656	21737										
BIT15 = 100000	485#	16669	16673	16679	16682	17628	17653	17738	17740	18212	19568	19589	19656
	19909	20125											
BIT2 = 000004	508#	17530	17541	17766	20070								
BIT3 = 000010	507#	17527	17538	17550									
BIT4 = 000020	506#	17547											
BIT5 = 000040	505#	1416											
BIT6 = 000100	504#	1419	19643	21280									
BIT7 = 000200	503#	19643	21280										
BIT8 = 000400	502#	21280											
BIT9 = 001000	501#												
BI00 = ***** U	2801												
BNO 043540	9175	9272#											
BN1 043730	9186	9197	9335#										
BPT0 = ***** U	6995												
BPT0A 030452	7001	7007#											
BPT0B 030460	7003	7010#											
BPTVEC= 000014	517#												
BSCC = ***** U	4170												
BT = ***** U	7449												
BTCC = ***** U	4117												
BTER 051154	10353	10355	10357	10360#									
BTEXP 003040	1244#	10316	10332	10335	10338	10341	10344	10348	10352	10354	10356	10358	10457
	10459#	10460#	10461#	10462#	10463	10466	10469	10471	10473	10475	10516#	10517#	10518#
	10519#	10521#	10522#	10523#	10524#	10527	10529	10531	10533				

EM116	126652	1092	21002#
EM117	126733	1097	21011#
EM12	122335	752	20591#
EM120	126776	1102	21017#
EM121	127044	1107	21024#
EM122	127142	1112	21035#
EM123	127170	1117	21039#
EM124	127222	1122	21044#
EM125	127314	1127	21054#
EM126	127353	1132	21060#
EM127	127410	1137	21065#
EM13	122363	757	20595#
EM130	127452	1142	21071#
EM131	127477	1147	21075#
EM132	127527	1152	21080#
EM14	122412	762	20599#
EM15	122435	767	20603#
EM16	122471	772	20608#
EM17	122536	777	20615#
EM2	122054	712	20558#
EM20	122602	782	20621#
EM21	122635	787	20626#
EM22	122700	792	20632#
EM23	122737	797	20638#
EM24	123013	802	20646#
EM25	123056	807	20652#
EM26	123116	812	20658#
EM27	123165	817	20665#
EM3	122066	717	20560#
EM30	123225	822	20671#
EM31	123277	827	20679#
EM32	123324	832	20683#
EM33	123365	837	20689#
EM34	123427	842	20695#
EM35	123467	847	20701#
EM36	123515	852	20705#
EM37	123561	857	20712#
EM4	122100	722	20562#
EM40	123623	862	20718#
EM41	123670	867	20725#
EM42	123754	872	20734#
EM43	124002	877	20738#
EM44	124033	882	20743#
EM45	124073	887	20749#
EM46	124155	892	20758#
EM47	124245	897	20768#
EM5	122140	727	20568#
EM50	124332	902	20777#
EM51	124355	907	20781#
EM52	124407	912	20786#
EM53	124445	917	20792#
EM54	124501	922	20797#
EM55	124537	927	20803#
EM56	124573	932	20808#
EM57	124617	937	20812#
EM6	122173	732	20573#

B3

SEQ 0441

EM60	124651	942	208170											
EM61	124717	947	208240											
EM62	124746	952	208280											
EM63	125017	957	208350											
EM64	125050	962	208400											
EM65	125107	967	208460											
EM66	125157	972	208530											
EM67	125216	977	208590											
EM7	122236	737	205790											
EM70	125253	982	208640											
EM71	125304	987	208690											
EM72	125340	992	208740											
EM73	125376	997	208790											
EM74	125422	1002	208830											
EM75	125453	1007	208880											
EM76	125504	1012	208930											
EM77	125554	1017	209000											
ENDHRT	102534	16452	164720											
ENDLUP	110112	180610												
ENDMOV	110174	17926	17945	17964	180820									
ENDTAG	111262	18170	18190	18208	183130									
ENDTLP	110062	17989	180550											
ERR	132652	216420												
ERRFP	132650	216410												
ERROR -	104000	4190	1534	1540	1550	1554	1568	1579	1589	1598	1608	1613	1618	1623
		1632	1637	1642	1647	1656	1661	1666	1671	1680	1685	1690	1695	1704
		1709	1714	1719	1728	1733	1738	1743	1752	1757	1762	1767	1777	1782
		1787	1792	1804	1809	1821	1827	1839	1846	1860	1869	1883	1894	1908
		1918	1933	1941	1957	1967	1981	1991	2012	2021	2032	2041	2058	2068
		2087	2096	2100	2114	2127	2148	2156	2160	2168	2171	2193	2201	2205
		2229	2233	2237	2244	2248	2269	2273	2278	2295	2303	2317	2333	2343
		2360	2365	2382	2391	2410	2419	2439	2446	2465	2474	2495	2509	2530
		2536	2560	2565	2584	2589	2608	2612	2628	2632	2652	2658	2676	2682
		2704	2710	2731	2748	2752	2768	2774	2786	2791	2795	2814	2818	2823
		2840	2846	2853	2860	2882	2890	2904	2921	2938	2954	2958	2964	2969
		2985	2992	2998	3019	3025	3042	3048	3067	3074	3078	3094	3099	3105
		3112	3130	3134	3152	3160	3166	3182	3187	3211	3216	3234	3237	3254
		3264	3281	3292	3308	3320	3338	3345	3366	3386	3404	3422	3438	3452
		3467	3482	3485	3493	3500	3504	3512	3516	3525	3529	3539	3548	3655
		3675	3684	3690	3702	3706	3729	3737	3749	3757	3768	3776	3789	3797
		3809	3817	3829	3837	3848	3856	3880	3896	3913	3928	3942	3946	3955
		3959	3970	3975	3980	3985	3992	3997	4002	4007	4019	4024	4029	4040
		4045	4050	4060	4065	4070	4078	4083	4088	4104	4112	4129	4138	4155
		4165	4181	4190	4206	4222	4239	4248	4255	4271	4278	4284	4299	4309
		4316	4331	4340	4350	4358	4363	4379	4388	4406	4421	4435	4441	4448
		4454	4468	4474	4480	4486	4503	4506	4513	4516	4528	4534	4541	4547
		4560	4567	4573	4581	4597	4608	4624	4633	4642	4665	4678	4689	4696
		4712	4722	4742	4745	4749	4764	4770	4773	4778	4791	4797	4802	4806
		4815	4827	4836	4846	4856	4866	4876	4886	4896	4906	4917	4923	4929
		4935	4941	4947	4953	4959	4965	4971	4981	4987	4993	4999	5005	5011
		5017	5023	5029	5035	5043	5046	5050	5054	5058	5062	5067	5070	5074
		5078	5083	5086	5090	5094	5099	5102	5106	5110	5131	5141	5149	5154
		5158	5162	5166	5170	5174	5193	5205	5209	5213	5217	5221	5225	5229
		5248	5252	5256	5260	5264	5268	5276	5281	5286	5291	5300	5305	5310
		5315	5324	5329	5334	5339	5348	5353	5358	5363	5372	5377	5382	5387
		5396	5401	5406	5411	5427	5431	5445	5449	5463	5467	5471	5536	5545

5549	5558	5562	5566	5602	5606	5613	5617	5623	5639	5646	5650	5654
5658	5676	5681	5686	5692	5698	5702	5706	5725	5732	5737	5742	5761
5772	5848	5852	5858	5863	5871	5886	5919	5923	5929	5933	5941	5956
5976	5980	5984	5988	6008	6012	6017	6022	6026	6138	6143	6150	6161
6165	6169	6177	6181	6185	6195	6200	6204	6208	6216	6220	6224	6240
6244	6248	6252	6257	6398	6402	6410	6414	6418	6428	6432	6436	6441
6564	6568	6572	6576	6585	6589	6593	6597	6610	6614	6618	6622	6627
6800	6806	6812	6819	6825	6831	6850	6857	6880	6889	6897	6917	6941
6964	6985	7008	7032	7055	7081	7097	7099	7103	7107	7124	7128	7132
7136	7153	7155	7159	7168	7170	7174	7188	7192	7196	7213	7217	7225
7229	7244	7248	7252	7269	7273	7280	7284	7304	7309	7337	7341	7345
7359	7363	7370	7374	7397	7401	7426	7440	7456	7460	7464	7480	7484
7491	7495	7511	7515	7519	7534	7538	7545	7549	7565	7569	7573	7590
7594	7601	7605	7623	7626	7629	7632	7651	7654	7657	7660	7673	7677
7680	7683	7686	7700	7703	7706	7709	7712	7730	7749	7756	7798	7805
7821	7823	7860	7892	7913	7921	7960	7966	7998	8039	8043	8051	8062
8076	8089	8100	8111	8122	8133	8143	8152	8162	8174	8179	8188	8193
8199	8204	8212	8217	8225	8230	8238	8243	8249	8270	8276	8282	8288
8295	8301	8316	8323	8362	8366	8372	8376	8382	8386	8392	8396	8403
8407	8413	8417	8454	8458	8464	8468	8474	8478	8484	8488	8495	8499
8505	8509	8522	8529	8536	8543	8552	8556	8560	8564	8588	8594	8599
8603	8607	8612	8616	8625	8630	8634	8639	8643	8650	8655	8659	8663
8688	8694	8699	8703	8707	8712	8716	8725	8730	8734	8739	8743	8752
8757	8761	8766	8770	8777	8782	8786	8790	8816	8822	8827	8831	8835
8840	8849	8854	8858	8863	8872	8877	8881	8886	8893	8898	8902	8928
8934	8939	8943	8947	8952	8961	8966	8970	8975	8984	8989	8993	8998
9005	9010	9014	9086	9091	9095	9099	9110	9115	9119	9144	9149	9153
9157	9217	9222	9227	9231	9235	9437	9441	9445	9449	9490	9500	9568
9572	9576	9608	9627	9739	9753	9766	9775	9784	9793	9839	9900	9903
10024	10027	10030	10092	10111	10125	10148	10154	10160	10170	10178	10186	10194
10200	10205	10209	10213	10217	10221	10225	10229	10235	10245	10249	10253	10265
10270	10274	10278	10282	10286	10292	10360	10372	10379	10386	10393	10401	10409
10480	10486	10492	10498	10505	10512	10560	10587	10601	10607	10615	10621	10644
10664	10670	10680	10684	10688	10705	10710	10717	10734	10740	10747	10753	10770
10814	10819	10876	10881	10913	10918	10940	10944	10964	10969	10974	10981	11003
11009	11014	11021	11049	11054	11059	11065	11070	11077	11104	11109	11115	11120
11127	11155	11159	11164	11170	11175	11182	11209	11215	11221	11226	11233	11261
11267	11272	11277	11282	11289	11318	11324	11329	11336	11364	11369	11376	11404
11409	11414	11419	11426	11451	11457	11463	11468	11486	11495	11504	11515	11524
11533	11542	11593	11599	11606	11613	11620	11627	11636	11687	11693	11700	11707
11714	11721	11730	11780	11785	11790	11798	11826	11835	11844	11853	11906	11915
11924	11933	11983	11988	11992	12017	12021	12028	12056	12060	12064	12071	12102
12106	12112	12139	12143	12149	12173	12180	12205	12209	12215	12241	12247	12252
12276	12283	12293	12298	12305	12311	12320	12325	12354	12360	12369	12375	12402
12407	12416	12422	12450	12462	12489	12495	12505	12519	12530	12557	12563	12572
12579	12584	12591	12602	12609	12614	12621	12636	12642	12654	12660	12672	12678
12705	12711	12720	12726	12756	12768	12794	12800	12811	12818	12823	12830	12845
12851	12862	12869	12874	12881	12896	12902	12913	12922	12926	12932	12959	12965
12976	12983	12989	13001	13015	13021	13035	13041	13124	13134	13336	13343	13350
13361	13368	13377	13528	13535	13542	13553	13560	13569	13740	13747	13754	13765
13772	13782	13941	13948	13955	13966	13973	13983	14152	14159	14166	14178	14185
14194	14203	14443	14450	14457	14469	14476	14485	14494	14582	14589	14593	14691
14698	14705	14714	14721	14731	14754	14758	14785	14790	14813	14817	14841	14845
14849	14855	14879	14883	14887	14893	14919	14923	14927	14933	14957	14961	14965
14971	14997	15001	15005	15011	15035	15039	15043	15049	15075	15079	15083	15089
15116	15121	15129	15301	15308	15315	15429	15436	15443	15696	15703	15710	15722

METF	032322	7400	7403#
METO	032342	7408#	
METOA	032406	7419#	
METOB	032416	7413	7424#
METOC	032430	7425	7428#
METOD	032454	7433#	
METOE	032464	7429	7438#
METOF	032476	7439	7442#
ME100	- ***** U	4809	
ME101	- ***** U	4820	
ME102	- ***** U	4830	
ME103	- ***** U	4840	
ME104	- ***** U	4850	
ME105	- ***** U	4860	
ME106	- ***** U	4870	
ME107	- ***** U	4880	
ME110	- ***** U	4890	
ME111	- ***** U	4900	
ME112	- ***** U	4910	
ME113	- ***** U	4975	
ME113A	- ***** U	5039	
ME114	- ***** U	5113	
ME115	- ***** U	5416	
ME116	- ***** U	5495	
ME117	- ***** U	5593	
ME120	- ***** U	5628	
ME121	- ***** U	5664	
ME122	- ***** U	5752	
ME123	- ***** U	5828	
ME124	- ***** U	5893	
ME125	- ***** U	5963	
ME126	- ***** U	6127	
ME127	- ***** U	6390	
ME130	- ***** U	6554	
MFA	051452	10455#	
MFAU	051450	10444#	
MFSRCH	057762	11972#	
MIALL	033112	7557#	
MIALLA	033136	7565#	7571
MIALLB	033140	7562	7567#
MIALLD	033150	7568	7571#
MIALLF	033160	7572	7575#
MIL	032712	7503#	
MILA	032736	7511#	7517
MILAO	030504	7018#	
MILB	032740	7508	7513#
MILD	032750	7514	7517#
MILF	032760	7518	7521#
MILLBO	030604	7042#	
MILLO	030016	6905#	
MILLOA	030062	6911	6916#
MILLOB	030070	6913	6919#
MILO	032772	7524#	
MILOA	033024	7534#	
MILOB	033026	7529	7536#
MILOC	033040	7537	7540#

MILOO	033064	7545#	
MILOE	033066	7541	7547#
MILOF	033100	7548	7551#
MIOT	032040	7330#	
MIOTA	032062	7337#	7343
MIOTB	032064	7335	7339#
MIOTD	032074	7340	7343#
MIOTF	032104	7344	7347#
MIOTO	030114	6928#	
MITO	032116	7350#	
MITOA	032146	7359#	
MITOB	032150	7355	7361#
MITOC	032162	7362	7365#
MITOD	032206	7370#	
MITOE	032210	7366	7372#
MITOF	032222	7373	7376#
MJ	012514	3473#	
MJP	013346	3666#	
MJP17	013356	3672#	
MJP27	013400	3682#	
MJP27A	013412	3683	3686#
MJP37	013464	3687	3704#
MJP37A	013476	3705	3708#
MJP67	013422	3688#	3709
MJP67A	013434	3689	3692#
MJP67B	013450	3694	3698#
MJP77	013452	3698	3700#
MJP77E	013506	3701	3712#
MJRA	014264	3862#	
MJR27	014320	3872#	3878
MJR27A	014354	3879	3882#
MJR27B	014374	3886#	3911
MJR37	014456	3885	3905#
MJR37A	014512	3912	3915#
MJR6A	014452	3902#	3926
MJR6B	014454	3901	3903#
MJR67	014376	3888#	3918
MJR67A	014432	3895	3898#
MJR77	014532	3894	3903
MJR77A	014566	3927	3930#
MJSI	033172	7580#	
MJSIA	033224	7590#	
MJSIB	033226	7585	7592#
MJSIC	033240	7593	7596#
MJSID	033264	7601#	
MJSIE	033266	7597	7603#
MJSIF	033300	7604	7607#
MJSR	013506	3715#	
MJSRA	013624	3741	3745#
MJSRB	013770	3781	3784#
MJSRC	014136	3822	3824#
MJSR1	013626	3722	3747#
MJSR1A	013640	3748	3751#
MJSR1B	013664	3756	3759#
MJSR2	013544	3727#	3755
MJSR2A	013556	3728	3731#

3920#

3795

3835

3762

MSP1	007064	23080			
MSPU	007102	23220			
MSPV	007202	23700			
MSPV0	007146	23480			
MSPX	007246	23960			
MSPY	007316	24240			
MSPZ	007364	24510			
MSP0	005504	17950			
MSTB3	007570	25410			
MST0	030674	70640			
MSTOE	030750	7068	70800		
MSTOEE	030756	7079	70830		
MST4	007642	25700			
MST4B	007700	25930			
MST5	007740	26160			
MST5B	007772	26370			
MST6	010034	26620			
MST7	010102	26870			
MSW37	012410	34260			
MSXP	101244	160210			
MSXT	017072	46480			
MSXTCC	016730	45860			
MS11	010642	29260			
MS22	011114	30300			
MS33	011344	31160			
MS77	011634	32200			
MTP	031512	72350			
MTPA	031714	72920			
MTPAA	031770	7300	7301	7307	73120
MTPAE	032020	7317	73210		
MTPAH	031766	7299	73090		
MTPAL	031756	73030	73180	73190	7320
MTPB	031544	7240	72460		
MTPF	031564	7251	72540		
MTP0	031576	72600			
MTP0A	031626	72690			
MTP0B	031630	7265	72710		
MTP0C	031642	7272	72750		
MTP0D	031666	72800			
MTP0E	031670	7276	72820		
MTP0F	031702	7283	72860		
MTPQ	031554	7247	72500		
MTPR	031542	72440	7250		
MTRP0	030310	69720			
MTRY	027532	68360			
MTRYA	027606	6843	68520		
MTRYB	027626	6856	68600		
MTRYM	027660	68700			
MTS0	015340	4031	40920		
MTT	030770	70880			
MTTA	031024	7094	70990	7105	
MTTB	031026	7095	71010		
MTTD	031036	7102	71050		
MTTE	031046	7106	71090		
MTRR	031152	71420			
MTRRA	031216	7148	71550		

TSFP4	052336	10625#			
TSFP5	052562	10693#			
TSFP6	052652	10722#			
TSFP7	053026	10775#			
TSF10	053432	10843	10881#		
TSF13	053742	10951	10981#		
TSF14	054072	10990	11021#		
TSF15	054260	11035	11077#		
TSF16	054424	11091	11127#		
TSF17	054606	11141	11182#		
TSF2	052216	10569	10571	10573	10575 10580#
TSF20	054760	11197	11233#		
TSF21	055150	11248	11289#		
TSF22	055314	11304	11336#		
TSF23	055434	11351	11376#		
TSF24	055610	11390	11426#		
TSF31	057226	11770	11798#		
TSF6	053022	10729	10770#		
TSF7	053212	10781	10819#		
TSGPR0-	***** U	1602			
TSGPR1-	***** U	1626			
TSGPR2-	***** U	1650			
TSGPR3-	***** U	1674			
TSGPR4-	***** U	1698			
TSGPR5-	***** U	1722			
TSGPR6-	***** U	1746			
TSLOOP	110524	18226#	18302	18307	
TSHA	042710	9109	9112#		
TSMB	042730	9114	9117#		
TSMC	042740	9118	9121#		
TSMU0	014646	3963#			
TSMU1	034744	7983#			
TSMU2	035030	8001#			
TSMU3	036230	8255#			
TSMU4	036530	8328#			
TSMU5	037460	8514#			
TSMU6	037612	8545#			
TSMU7	042316	9019#			
TSMU8	042744	9124#			
TSMU9	043146	9165#			
TSM10	044046	9375#			
TSM11	044430	9457#			
TSM12	044666	9506#			
TSM13	045254	9583#			
TSM14	046322	9801#			
TSM15	047446	10036#			
TSM16	047766	10133#			
TSM16A	037720	8566#			
TSM16B	040356	8668#			
TSM16C	041116	8795#			
TSM16D	041616	8907#			
TSM16A	050062	10150#	10182		
TSM16B	050110	10156#	10190		
TSM16C	050134	10162#	10198		
TSM16D	050200	10170#	10223		
TSM7	042676	9052	9064	9108#	

TST5	102242	16352	16385#						
TST50	115124	19450#							
TST51	115354	19476	19539#						
TST52	115644	19544	19546	19572	19578	19625#			
TST53	116044	19647	19676#						
TST54	116352	19708	19768#						
TST55	116712	19770	19772	19774	19830	19862#			
TST56	117154	19933#							
TST57	117274	19978#							
TST6	102374	16403	16445#						
TST60	117456	19983	20038#						
TST61	120366	20216#							
TST62	120644	20218	20220	20298#					
TST63	121030	20300	20302	20352#					
TST64	121130	20354	20356	20390#					
TST65	121312	20392	20462#						
TST66	122012	20549#							
TST7	102602	16473	16579#						
TS10	044346	9391	9402	9413	9427	9435#			
TS1001	053436	10844	10856	10885#					
TS1002	053446	10846	10853	10889#					
TS1004	053456	10864	10893#						
TS11	044546	9465	9470	9475	9481#				
TS1101	053552	10904	10924#						
TS12	045204	9524	9531	9538	9545	9552	9559	9566#	
TS14	046726	9853	9875	9886#					
TS15	047612	10043	10051	10060	10085#				
TS16	050616	10261	10268#						
TS16A	050610	10265#	10280						
TS1822	045660	9701#							
TS2600	056214	11482	11488	11511	11517	11547#			
TS2601	056224	11491	11497	11520	11526	11551#			
TS2602	056234	11500	11506	11529	11555#				
TS2603	056244	11489	11518	11559#					
TS2604	056254	11498	11527	11563#					
TS2605	056264	11507	11567#						
TS2700	056522	11585	11641#						
TS2701	056532	11645#							
TS2702	056542	11649#							
TS2703	056552	11595	11653#						
TS2704	056562	11609	11657#						
TS2705	056572	11623	11661#						
TS3000	057032	11679	11735#						
TS3001	057042	11739#							
TS3002	057052	11743#							
TS3003	057062	11689	11747#						
TS3004	057072	11703	11751#						
TS3005	057102	11717	11755#						
TS3200	057424	11816	11858#						
TS3201	057434	11862#							
TS3203	057454	11822	11870#						
TS3204	057464	11831	11874#						
TS3205	057474	11840	11878#						
TS3300	057700	11896	11938#						
TS3301	057710	11942#							
TS3302	057720	11946#							

COKDAAO KDJ11-B CLUSTER MACY11 30(1046) 23-JAN 84 18:56 PAGE 473
COKDAA.P11 23 JAN-84 18:55 CROSS REFERENCE TABLE USER SYMBOLS

SEQ 0472

\$TRAP	136060	1448	223690												
\$TRAP2	136102	223800	22391												
\$TRP	- 000013	223840	223930	223940	223950	223960	223970	22398	223990	22400	224010	224020	224030	224040	
\$TRPAD	136114	22374	223910												
\$TSTM	000236	5700													
\$TSTM1	001102	5830	21246	216930	21726	21755	217770	21778	21783	21787	21810	21846			
\$TTYIN	135712	22294	22295	22312	223160										
\$TYPBN-	***** U	22397													
\$TYPDS	134746	221270	22396												
\$TYPE	134164	21916	219590	22384	22392										
\$YPEC	134376	21989	21996	22003	220080	22236									
\$TYPEX	134516	22031	22033	220360											
\$TYPOC	134544	220680	22393												
\$TYPON	134560	22067	220700	22395											
\$TYPOS	134520	220630	22394												
\$UNIT	001212	6300													
\$UNITM	000242	5720													
\$USMR	001224	6370													
\$VECT1	001250	6620													
\$VECT2	001252	6630													
\$XOFF	- 000023	22013	22038												
\$XON	- 000021	22020	22038	22278											
\$XTSTR	133066	217400													
\$GET4-	000000	217090													
\$OFILL	134743	220640	220680	22078	221130										
\$4OCAT-	***** U	21737	21820												
.	- 136320	5280	5320	5350	5380	546	5470	5490	5510	557	5580	5600	5620	5800	
		619	11820	11840	12390	12400	12440	12450	12470	12480	12490	12610	1441	1456	
		1457	15080	17064	17142	17193	17813	183870	191000	19987	212970	215020	21717	21721	
		21786	21787	21846	219370	22038	221810	22185	223160	22317	22323	22420	22442		
.\$ASTA-	***** U	21889	21892												
.\$X	- 000232	5570	562												

. ABS. 136320 000

ERRORS DETECTED: 0

COKDAA,COKDAA/SOL/NL:TOC/CRF:SYM=ORION.SML/ML,COKDAA.P11
RUN-TIME: 112 51 5 SECONDS
RUN-TIME RATIO: 837/170=4.9
CORE USED: 37K (74 PAGES)