

LPA11

LPA/DR11-K TEST  
CRLPFCO

AH-E435C-MC  
FICHE 1 OF 1

FEB 1981  
COPYRIGHT © 77-80  
MADE IN USA



IDENTIFICATION

B 1

SEQ 0001

PRODUCT CODE: AC-E434C-MC  
DIAGNOSTIC CODE: MAINDEC-11-CRLPF-C  
PRODUCT NAME: CRLPFCO LPA/DR11-K TEST  
DATE: DEC 1980  
MAINTAINER: DIAGNOSTIC GROUP

COPYRIGHT (C) 1977, 1978, 1979, 1980  
DIGITAL EQUIPMENT CORPORATION, MAYNARD, MASS.

THIS SOFTWARE IS FURNISHED UNDER A LICENSE FOR USE ONLY ON A SINGLE COMPUTER SYSTEM AND MAY BE COPIED ONLY WITH THE INCLUSION OF THE ABOVE COPYRIGHT NOTICE. THIS SOFTWARE, OR ANY OTHER COPIES THEREOF, MAY NOT BE PROVIDED OR OTHERWISE MADE AVAILABLE TO ANY OTHER PERSON EXCEPT FOR USE ON SUCH SYSTEM AND TO ONE WHO AGREES TO THESE LICENS. TERMS. TITLE TO AND OWNERSHIP OF THE SOFTWARE SHALL AT ALL TIMES REMAIN IN DEC.

THE INFORMATION IN THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY DIGITAL EQUIPMENT CORPORATION.

DEC ASSUMES NO RESPONSIBILITY FOR THE USE OR RELIABILITY OF ITS SOFTWARE IN EQUIPMENT IN EQUIPMENT WHICH IS NOT SUPPLIED BY DEC.

TABLE OF CONTENTS

1. ABSTRACT
2. EQUIPMENT REQUIREMENTS
3. LOADING PROCEDURE
4. STARTING PROCEDURE
- 4.1 CONTROL SWITCH SETTINGS
- 4.2 STARTING ADDRESSES
5. OPERATING PROCEDURE
6. ERRORS
7. RESTRICTIONS
8. MISCELANEOUS
- 8.1 EXECUTION TIMES
- 8.2 DEVICE ADDRESSES
9. PROGRAM DESCRIPTION
- 9.1 LOGIC TEST
- 9.2 CONTROL LINE LOOP
10. LPA11 (SYSTEM) DIAGNOSTIC SUMMARY

1. ABSTRACT

THIS PROGRAM IS A LOGIC TEST OF THE DR11-K DIGITAL INPUT OUTPUT CONTROL OPTION. MOST OPTION FUNCTIONS CAN BE TESTED.

DUE TO THE FLEXIBILITY OF THE OPTION, THE OPERATOR WILL BE REQUIRED TO SUPPLY OPTION CHARACTERISTICS. THE PROGRAM WILL HANDLE ALL CONFIGURATIONS OF INPUT INTERRUPT SWITCHES AND INPUT DATA LATCHING JUMPERS. FOR SYSTEMS WITH CONSECUTIVE MULTIPLE DR11-K'S, THESE CONFIGURATIONS MUST BE THE SAME. THE FOLLOWING JUMPERS MUST BE INSERTED TO EXECUTE THE LOGIC TEST: W21A, W22A AND W23A.

THIS PROGRAM WILL TEST SEQUENTIAL DR11-K'S STARTING AT THE BUS ADDRESS AND VECTOR IN LOCATIONS "\$BASE" AND "\$VECT1". FOR NORMAL FACTORY CONFIG., ALL QUESTIONS SHOULD BE ANSWERED WITH A VALUE OF 0.

THIS PROGRAM IS A MODIFIED VERSION OF "MD-11-DZDRG-E" IT WAS MODIFIED TO ENABLE THE OPERATOR TO CHECK OUT THE DR11-K OPTION WHEN IT IS ON THE LPA11-KX I/O BUS. NO RECABLING IS NEEDED. SOME TEST DONE IN THE ORIGINAL DIAGNOSTIC SUCH AS ARBITRATION TEST, WERE DELETED AS THEY COULD NOT BE CHECKED. IF THIS DIAGNOSTIC DOESN'T FIND A SUSPECTED PROBLEM, YOU MAY HAVE TO RUN "MD-DZDRG-E" YOU SHOULD RUN "MD-11-CRLPA" BEFORE RUNNING THIS DIAGNOSTIC. PLEASE READ SECTION 10.

\*\* AFTER INITIAL LOADING OF THE PROGRAM, THE LOGIC TEST MUST BE RUN. \*\*

2. EQUIPMENT REQUIREMENTS

PDP-11 FAMILY COMPUTER WITH CONSOLE I/O TERMINAL AND 16K OF MEMORY  
DR11-K OPTION INSTALLED IN THE LPA-11  
BC08R-1 ONE FOOT OUTPUT TO INPUT WRAPAROUND CABLE  
LPA11-KX OPTION

3. LOADING PROCEDURE

THE PROCEDURE FOR LOADING A BINARY FILE SHOULD BE FOLLOWED.

4. STARTING PROCEDURE

## 4.1 CONTROL SWITCH SETTINGS (LOGIC TEST)

IF THE DIAGNOSTIC IS RUN ON A CPU WITHOUT A SWITCH REGISTER THEN A SOFTWARE SWITCH REGISTER IS USED WHICH ALLOWS THE USER THE SAME SWITCH OPTIONS AS THE HARDWARE SWITCH REGISTER. IF THE HARDWARE SWITCH REGISTER DOES NOT EXIST OR IF ONE DOES AND IT CONTAINS ALL ONES (177777) THEN THE SOFTWARE SWITCH REGISTER (LOC. 176) IS USED.

## CONTROL:

THIS PROGRAM ALSO SUPPORTS THE DYNAMIC LOADING OF THE SOFTWARE SWITCH REGISTER (LOC. 176) FROM THE TTY. THIS CAN BE ACCOMPLISHED BY DOING THE FOLLOWING:

- 1) TYPE CONTROL G <^G>; THIS WILL ALLOW THE TTY TO ENTER DATA INTO LOC. 176 AT SELECTED POINTS WITHIN THE PROGRAM.
- 2) THE MACHINE WILL THEN TYPE: SWR=XXXXXX NEW= (XXXXXX IS THE OCTAL CONTENTS OF THE SOFTWARE SWITCH REGISTER.)
- 3) AFTER THE ''NEW='' HAS BEEN TYPED THEN THE OPERATOR CAN DO ONE OF THE FOLLOWING AT THE TTY:
  - A) TYPE A NUMBER TO BE LOADED INTO LOC. 176 FOLLOWED BY A <CR>. (ONLY NUMBERS BETWEEN 0-7 WILL BE ACCEPTED AND ONLY 6 NUMBERS WILL BE ALLOWED) IF A <CR> IS THE FIRST KEY DEPRESSED THE SOFTWARE SWITCH REGISTER CONTENTS WILL NOT BE CHANGED.
  - B) IF A CONTROL U <^U> IS DEPRESSED THEN THE PROGRAM WILL SEND YOU BACK TO STEP 2.

WILL BE USED AS THE SOFTWARE DISPLAY REGISTER.

SW 15 = 1	100000	HALT ON ERROR
SW 14 = 1	040000	LOOP ON CURRENT SUB-TEST
SW 13 = 1	020000	INHIBIT ERROR TYPINGS
SW 12 = 1	010000	LOOP ON CURRENTLY SELECTED DR11-K
SW 10 = 1	002000	NO OUTPUT TO INPUT WRAPAROUND CABLE
SW 09 = 1	001000	LOOP ON ERROR
SW 08 = 1	000400	LOOP ON TEST IN SWR <7:0>

## 4.2 STARTING ADDRESSES

200 IS THE STARTING ADDRESS OF THE LOGIC TEST.  
 204 IS THE RESTART ADDRESS OF THE LOGIC TEST.  
 210 IS THE STARTING ADDRESS OF THE CONTROL LINE LOOP.  
 214 IS THE STARTING ADDRESS OF THE USER LINK LOOP.

5. OPERATING PROCEDURE

THE FOLLOWING JUMPERS MUST BE INSTALLED TO EXECUTE THE LOGIC TEST: W21A, W22A AND W23A  
 IF THE CUSTOMER HAS SELECTED THE 'B' SECTION OF THESE JUMPERS IT MUST BE RETURNED TO THE 'FACTORY' POSITION BEFORE RUNNING THE LOGIC TEST. \*\* WORST CASE WILL ONLY BE CHANGING THREE JUMPERS. \*\*  
 THE OPERATOR MUST INSERT THE CORRECT INFORMATION IN THE SWITCH REGISTER WHEN REQUESTED BY THE PROGRAM OR AN ERROR WILL OCCUR. WITH THE INPUT INTERRUPT SWITCHES AND DATA LATCHING JUMPERS IN THE FACTORY POSITION, ALL SWITCH REGISTER BITS SHOULD BE RESET. ONCE STARTED THE TEST WILL RUN IN IT'S NORMAL MANNER WITHOUT OPERATOR INTERVENTION OR SWITCH SELECTION.  
 \*\*\* NOTE: OPERATOR MUST INSERT INFORMATION WHEN REQUESTED BY PROGRAM. THE MACHINE WILL TYPE: NEW = AFTER NEW = THE INFORMATION IS INSERTED. REFER TO SECTION 4.1 2) \*\*\*

6. ERRORS

THIS PROGRAM USES THE DIAGNOSTIC 'SYSMAC' PACKAGE FOR ERROR REPORTING AND TYPEOUT. REFER TO THE 'ERROR POINTER TABLE' FOR TYPE AND DESCRIPTION OF ERRORS.

BYTE	\$STNM: (LOC. 1102)	CURRENT TEST NUMBER
BYTE	\$ITEMB: (LOC. 1114)	ITEM #N ERROR TABLE INDEX
WORD	\$ERRPC: (LOC. 1116)	ERRORING P.C.
WORD	\$PASS: (LOC. 1176)	CURRENT PASS COUNT

7. RESTRICTIONS

1. IF SEQUENTIAL DR11-K'S, ALL DR11-K'S MUST BE IN THE SAME INTERRUPT SWITCHES AND DATA PATH JUMPER CONFIGURATION.
2. THE FOLLOWING JUMPERS MUST BE IN THE 'FACTORY' POSITION:  
W21A, W22A AND W23A
3. THE OPERATOR MUST SUPPLY THE CORRECT INTERRUPT SWITCHES AND DATA PATH JUMPER AND SWITCH CONFIGURATION INFORMATION TO THE INITIALIZATION QUESTIONS OR AN ERROR WILL OCCUR.
4. FOR MULTIPLE GROUPS OF CONSECUTIVE DR11-K'S:  
THIS DIAGNOSTIC MUST BE RUN FOR EACH GROUP.
5. AFTER INITIAL LOADING OF THE PROGRAM, THE LOGIC MUST BE RUN FIRST

8. MISCELANEOUS

## 8.1 EXECUTION TIME

THE LOGIC TEST WILL TAKE APPROXIMATELY 60 SECONDS FOR COMPLETION ON A PDP11/05 TYPE AND WILL TYPE 'END PASS NNNN.'. THE CONTROL LINE LOOP WILL NEVER EXIT.

## 8.2 DEVICE ADDRESS PROGRAM LOCATIONS

'\$BASE' (LOC. 1244) CONTAINS THE DR11-K BASE DEVICE ADDRESS <767770>  
 '\$VECT1' (LOC. 1240) THE LOW 9 BITS CONTAIN THE DR11-K BASE INTERRUPT VECTOR <300>  
 '\$VECT1' (LOC. 1240) THE HIGH 3 BITS CONTAIN THE DR11-K BR LEVEL #4 <200>

\*NOTE: IF THESE LOCATIONS ARE CHANGED, THE OPERATOR MUST START THE TEST AGAIN AT LOC. 200. THE PROGRAM WILL USE THE BASE ADDRESS AND VECTOR AND UPDATE THE ACTUAL PROGRAM VALUES.

## 8.3 USER LINK TO I/O DEVICE

A SPECIAL USER LINK HAS BEEN PROVIDED IN ORDER FOR THE OPERATOR TO EXAMINE OR MODIFY LOCATIONS ON THE LPA11-KX I/O BUS. (NOTE: THIS CANNOT BE DONE DIRECTLY.)

## PROCEDURE:

- 1) START THE PROCESSOR AT LOCATION 214
- 2) THE DIALOG TO EXAMINE A LOCATION IS AS FOLLOWS:

```
E OR D      "E"
DEVICE ADDR= "OCTAL ADDR"
XXXXXX
```

WHERE XXXXXX IS THE CONTENTS OF THE SPECIFIED LOC.

- 3) THE DIALOG TO MODIFY A LOCATION IS AS FOLLOWS:

```
E OR D      "D"
DATA=       "DATA TO BE DEPOSITED"
```

- 4) THE PROGRAM WILL STAY IN THIS LOOP UNTIL THE OPERATOR IS FINISHED. AT THIS TIME THE PROCESSOR SHOULD BE HALTED.

NOTE: THE OPERATORS RESPONSE IS ENCLOSED IN QUOTES.

## 8.4 XXDP/ACT/APT

THE PROGRAM IS CHAINABLE UNDER XXDP. THE APT HOOKS ARE ALSO INSTALLED BY NOT TESTED.

9. PROGRAM DESCRIPTION  
-----

9.1 LOGIC TEST <SA 200 AND 204>

THE LOGIC TEST IS A TEST OF THE CONTROL AND INPUT/OUTPUT REGISTERS. ALL JUMPERS AND SWITCHES COMBINATIONS EXCEPT:

W21A, W22A AND W23A CAN BE DIAGNOSED.

THE PROGRAM CHECKS THAT THE DR11-K 'RESET' WILL WORK CORRECTLY.

9.2 CONTROL LINE LOOP <SA 210>

THIS TEST LOOP PROVIDES THE OPERATOR WITH A SCOPE LOOP FOR CHECKING W21, W22 AND W23 IN THE 'B' POSITION.

9.3 USER LINK LOOP <SA 214>

THIS LOOP ENABLES THE OPERATOR TO EXAMINE OR MODIFY LOCATIONS ON THE LPA-11K I/O BUS (REFER TO 8.3).

10. LPA11 (SYSTEM) DIAGNOSTIC SUMMARY  
-----

DIAGNOSTICS FOR THE LPA11 ARE WRITTEN AT THREE LEVELS: (1) TOTAL PDP-11 SYSTEM, (2) LPA11 SYSTEM; AND, (3) LPA11 OPTIONS.

LEVEL 1, IS DESIGNED TO ISOLATE A FAILURE TO THE LPA11 SYSTEM. ALL OPTIONS ON THE PDP-11 ARE EXERCISED.

LEVEL 2 DIAGNOSTICS ISOLATE A FAILURE TO THE INDIVIDUAL OPTION WITHIN THE LPA11. THE LEVEL 2 DIAGNOSTIC IS MD-11-CRLPA. WHEN THE USER RUNS "CRLPA" HE CAN GENERALLY TELL WHICH OPTION DIAGNOSTIC (LEVEL 3) TO RUN NEXT. M8254 AND BMC-11 ERRORS MAY "LOOK" ALIKE AND "CRLPA" MAY NOT BE ABLE TO DISTINGUISH BETWEEN THEM. ARBITRATION ERRORS WILL NOT BE DETECTED BY THIS DIAGNOSTIC.

LEVEL THREE DIAGNOSTICS AID IN DETERMINING IF THE ERROR WAS IN FACT ON THE OPTION THE "CRLPA" SPECIFIED. THE USER MAY "LOOP" ON THE ERROR. WITHIN LEVEL THREE, THERE ARE TWO GROUPS OF DIAGNOSTICS. THE FIRST GROUP REQUIRES NO "EXTRA" WORK BY THE USER IN ORDER TO RUN. GROUP "A" DIAGNOSTICS DO NOT CHECK ARBITRATION, AND REQUIRE EXTRA TIME FOR EXECUTION. THE SECOND GROUP (GROUP "B") REQUIRES THAT THE USER RECONFIGURE THE PDP-11 SYSTEM. THIS RECONFIGURATION INVOLVES CABLING THE UNIBUS TO THE LPA'S I/O BUS.

THE DIAGNOSTIC FOR THE M8254 FALLS INTO THE GROUP "B" CATEGORY.

## THE LPA11-KX DIAGNOSTIC KIT WILL INCLUDE:

I 1

SEQ 0008

<u>OPTION</u>	<u>GROUP</u>	<u>DIAG. #</u>	<u>DIAG. TITLE</u>
LPA11-KX	LEVEL 2	MD-11-CRLPA	LPA11-K SYSTEM EXER.
M8254	'B'	MD-11-CRLPN	M8254 (IPBM) FIELD DIAG.
AA11-K	A	MD-11-CRLPB	LPA/AA11-K DIAG.
	B	MD-11-DZAAC	AA11-K DIAG.
AR11	A	MD-11-CRLPC	LPA/AR11 DIAG. #1
	A	MD-11-CRLPD	LPA/AR11 DIAG. #2
	A	MD-11-CRLPE	LPA/AR11 DIAG. #3
	B	MD-11-DZARA	AR11 DIAG. #1
	B	MD-11-DZARB	AR11 DIAG. #2
	B	MD-11-DZARC	AR11 DIAG. #3
DR11-K	A	MD-11-CRLPF	LPA/DR11-K DIAG.
	B	MD-11-DZDRG	DR11-K DIAG.
KW11-K	A	MD-11-CRLPG	LPA/KW11-K DIAG.
	B	MD-11-DZKWK	KW11-K DIAG.
LPS11	A	MD-11-CRLPH	LPA/LPS11 DIAG. #1
	A	MD-11-CRLPI	LPA/LPS11 DIAG. #2
	A	MD-11-CRLPJ	LPA/LPS11 DIAG. #3
	B	MD-11-DZLPC	LPS11 DIAG. #1
	B	MD-11-DZLPD	LPS11 DIAG. #2
	B	MD-11-DZLPI	LPS11 DIAG. #3
AD11-K	A	MD-11-CRLPK	LPA/AD11-K DIAG.
	B	MD-11-DZADL	AD11-K DIAG.
M8200-YC	B	MD-11-CRLPL	LPA/DMC-11 DIAG. TST I
	B	MD-11-CRLPM	LPA/DMC-11 DIAG. TST II

PRODUCT CODE: MAINDEC-11-DZDRG-B  
PRODUCT NAME: DR11-K DIGITAL I/O TEST  
DATE: APRIL 1976  
MAINTAINER: DIANOSTIC GROUP

\*\*\*\*\*

PRODUCT CODE: MAINDEC-11-DRLPF-A  
PRODUCT NAME: LPA/DR11-K DIGITAL I/O TEST  
DATE: JANUARY 1978  
MAINTAINER: DIAGNOSTIC GROUP

REASON FOR DEVELOPMENT:

- 1) TO ENABLE THE OPERATOR TO CHECK OUT THE DR11-K OPTION WHEN IT IS ON THE LPA11-KX I/O BUS.

CHANGES MADE:

- 1) TOOK OUT CERTAIN TESTS FROM ORIGINAL DIAGNOSTIC (I.E. INTERRUPTS, TIME DEPENDENT CODE).
- 2) REPLACED DIRECT LINKS TO DEVICE WITH MACRO CALLS TO THE KMC-11 MICRO CODE. KMC-11 MICRO CODE (FILE:DRLPX2) HANDLES DIRECT COMMUNICATIONS WITH THE DEVICE.

FILE: DRLPA.MAC  
CONTAINS MACRO LINKS BETWEEN PDP-11 CODE AND KMC-11 MICRO CODE. FILE: DRLPX2 NEEDS TO BE ASSEMBLED WITH DRLPF (SEE .CTL FILE).

FILE: DRLPX2  
MICRO CODE FILE THAT GETS LOADED INTO THE KMC-11 VIA ROUTINES IN DRLPA.MAC.

DRLPX2.P11 IS ASSEMBLED WITH MACY11 (ONLY) AS ANY OTHER .P11 FILE. THE RESULTS OF ITS ASSEMBLY IS A .OBJ MODULE AS WAS THE RESULT OF THE ASSEMBLY OF THE DIAGNOSTIC .P11 FILE. BOTH .OBJ FILES GET LINKED WITH LNKX11 (ONLY).

FILE: DRLPF.CTL  
THIS FILE EXPLAINS SEQUENCE OF ASSEMBLES AND LINKS. IT IS IN TOPS-20 FORMAT.

\*\*\*\*\*

PRODUCT CODE: AC-E434B-MC  
 DIAGNOSTIC CODE: MD-11-CRLPF-B  
 PRODUCT NAME: CRLPFB LPA/DR11-K DIGITAL I/O TEST  
 DATE: JAN. 1978  
 DATE REVISED: JULY 1979  
 MAINTAINER: DIAGNOSTIC GROUP

////////////////////////////////////

PROBLEMS

1. IF THE "WRAP-AROUND" CABLE IS CONNNECTED, THE PROGRAM GETS A "BUS TRAP" IN "TST34". THE PROGRAM TRYS TO ADDRESS THE DR-11K ON THE 11 BUS AND NOT THE LPA BUS
2. USER LINK SECTION HAS A NON STANDARD STARTING ADDRESS
3. SECTIONS OF THE ORIGNAL PROGRAM STILL REMAIN EVEN WHEN THE LPA-11 CANNOT SUPPORT THESE MODES

SOLUTIONS

1. A 8. LOCATION PATCH SOLVES THE PROBLEM
2. ASSIGN 214 AS THE STARTING ADDRESS FOR THE "USER LINK" LOOP.
3. EDIT OUT THOSE SECTIONS THAT CAN NEVER BE USED.

////////////////////////////////////

VERSION "C" WAS GENERATED DUE TO CHANGE IN THE DMC-11 ROM.  
 THE PROGRAM IS NOW TOLERANT OF BOTH DMC-11 MICRO-CODE VERSIONS.

LNKX11 V023 24-OCT-80 9:36

#CRLPFC.BIN/B:42000,CRLPFC.MAP=CRLPFC,CRLPX2/E

LOAD MAP

IDENT: 4.01

TRANSFER ADDRESS: 000001

LOW LIMIT: 042000

HIGH LIMIT: 046000

\*\*\*\*\*

MODULE	LPA	SECTION ENTRY	ADDRESS	SIZE
<. ABS.>			000000	000000
	DRLPX2		042000	
<	>		042000	000000

\*\*\*\*\*

MODULE	DRLPX2	SECTION ENTRY	ADDRESS	SIZE
<	>		042000	000000
<ABCODE>			042000	004000

RUN-TIME: 0 SECONDS  
2K CORE USED

1185	BASIC DEFINITIONS
1186	OPERATIONAL SWITCH SETTINGS
1188	TRAP CATCHER
(1)	STARTING ADDRESS(ES)
1193	ACT11 HOOKS
1195	APT PARAMETER BLOCK
1196	COMMON TAGS
(2)	APT MAILBOX-ETABLE
(1)	ERROR POINTER TABLE
1303	INITIALIZE THE COMMON TAGS
1341	TYPE PROGRAM NAME
(2)	GET VALUE FOR SOFTWARE SWITCH REGISTER
1479	T1 TEST FOR NO BUS ERRORS
1487	T2 TEST THAT OUTPUT REG. CAN HOLD #-1
1495	T3 TEST THAT RESET CLEARS OUTPUT REG.
1505	T4 TEST THAT OUTPUT REG. CAN HOLD #52525
1514	T5 TEST THAT OUTPUT REG. CAN HOLD #125252
1523	T6 TEST THAT OUTPUT REG. CAN HOLD A COUNT PATTERN
1533	T7 FLOAT A 1 ACROSS THE OUTPUT REGISTER
1548	T10 FLOAT A 0 ACROSS THE OUTPUT REGISTER
1565	T11 TEST FOR SLOW OUTPUT GATES WITH #125252
1577	T12 TEST FOR SLOW OUTPUT GATES WITH #52525
1590	T13 TEST OUTPUT DATA ACCEPT FLAG
1602	T14 TEST OUTPUT INTERRUPT ENABLE
1612	T15 TEST INPUT DATA READY FLAG
1620	T16 TEST INPUT INTERRUPT ENABLE
1640	T17 TEST EXTERNAL TRANSFERS - CABLE MUST BE CONNECTED
1655	T20 TEST INPUT WITH #-1
1667	T21 TEST INPUT WITH #52525
1679	T22 TEST INPUT WITH #125252
1690	T23 TEST THE NEG. AND TRANSITION LATCHING INPUT DATA BITS
1725	T24 FLOAT A 1 ACROSS NON-LATCHING INPUT BITS
1761	T25 FLOAT A 1 ACROSS LATCHING INPUT BITS
1788	T26 FLOAT A 0 ACROSS LATCHING INPUT BITS
1815	T27 TEST FOR SLOW INPUT GATES WITH #125252
1843	T30 TEST FOR SLOW INPUT GATES WITH #52525
1869	T31 TEST THAT RESET CLEARS INPUT REGISTER BITS
1882	T32 TEST THAT WHEN OUTPUTTING THE INPUT DATA READY FLAG SETS
1895	T33 TEST THAT WHEN THE INPUT BUFFER IS READ THE OUTPUT FLAG IS SET
1909	T34 TEST THAT INTERRUPT INPUT BITS SET INPUT READY FLAG
1959	T35 TEST THAT NON-INTERRUPT INPUT BITS DO NOT SET INPUT READY FLAG
1996	T36 DETERMINE IF MORE DR11-K'S ARE TO BE TESTED
2012	END OF PASS ROUTINE
2013	CONVERT BINARY TO DECIMAL AND TYPE ROUTINE
2065	SCOPE HANDLER ROUTINE
2066	ERROR HANDLER ROUTINE
2068	ERROR MESSAGE TYPEOUT ROUTINE
2070	BINARY TO OCTAL (ASCII) AND TYPE
2072	POWER DOWN AND UP ROUTINES
2075	TYPE ROUTINE
2076	READ AN OCTAL NUMBER FROM THE TTY
2077	TTY INPUT ROUTINE
2078	APT COMMUNICATIONS ROUTINE
2079	TRAP DECODER
(3)	TRAP TABLE

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
52  
53  
54  
140  
156  
169  
182  
183  
416  
417  
458  
510  
609  
651  
698  
747

.REM [

CRLPAB.MAC

WELCOME, THIS DIAGNOSTIC IS ONE IN A SERIES OF DIAGNOSTIC  
DESIGNED IN ORDER TO AID YOU IN TESTING THE LPA-11XX OPTION.  
I HOPE THAT YOU HAVE READ THE DOCUMENTATION SECTION OF THIS  
DIAGNOSTIC. IF YOU HAVE, YOU KNOW ABOUT ALL OF THE DIAGNOSTICS  
THAT ARE AVAILABLE FOR TESTING THE LPA SYSTEM.

GOOD LUCK !

[  
.GLOBL DRLPX2

763  
764  
765  
766  
767  
768  
769  
770  
771  
905  
906  
907  
908  
909  
910  
911  
912  
913  
1047

.TITLE MMAST.MAC  
.IDENT /4.01/

:  
: LPA11-K MICRO CODE  
:  
: CHARLES A. SAMUELSON  
: NOVEMBER, 1977  
:

.TITLE DMAST.MAC  
.IDENT /4.01/

:  
: LPA11-K MICRO CODE  
:  
: CHARLES A. SAMUELSON  
: NOVEMBER, 1977  
:



```

(1)      000004      R4=      %4          ;;GENERAL REGISTER
(1)      000005      R5=      %5          ;;GENERAL REGISTER
(1)      000006      R6=      %6          ;;GENERAL REGISTER
(1)      000007      R7=      %7          ;;GENERAL REGISTER
(1)      000006      SP=      %6          ;;STACK POINTER
(1)      000007      PC=      %7          ;;PROGRAM COUNTER

(1)      000000      ;*PRIORITY LEVEL DEFINITIONS
(1)      000040      PR0=     0          ;;PRIORITY LEVEL 0
(1)      000100      PR1=    40          ;;PRIORITY LEVEL 1
(1)      000140      PR2=   100          ;;PRIORITY LEVEL 2
(1)      000200      PR3=   140          ;;PRIORITY LEVEL 3
(1)      000240      PR4=   200          ;;PRIORITY LEVEL 4
(1)      000300      PR5=   240          ;;PRIORITY LEVEL 5
(1)      000340      PR6=   300          ;;PRIORITY LEVEL 6
(1)      000340      PR7=   340          ;;PRIORITY LEVEL 7

(1)      100000      ;*'SWITCH REGISTER' SWITCH DEFINITIONS
(1)      040000      SW15=  100000
(1)      020000      SW14=   40000
(1)      010000      SW13=  20000
(1)      004000      SW12=  10000
(1)      002000      SW11=   4000
(1)      001000      SW10=   2000
(1)      000400      SW09=   1000
(1)      000200      SW08=   400
(1)      000100      SW07=   200
(1)      000040      SW06=   100
(1)      000020      SW05=   40
(1)      000010      SW04=   20
(1)      000004      SW03=   10
(1)      000002      SW02=    4
(1)      000001      SW01=    2
(1)      000001      SW00=    1
(1)      .EQUIV      SW09,SW9
(1)      .EQUIV      SW08,SW8
(1)      .EQUIV      SW07,SW7
(1)      .EQUIV      SW06,SW6
(1)      .EQUIV      SW05,SW5
(1)      .EQUIV      SW04,SW4
(1)      .EQUIV      SW03,SW3
(1)      .EQUIV      SW02,SW2
(1)      .EQUIV      SW01,SW1
(1)      .EQUIV      SW00,SW0

(1)      100000      ;*DATA BIT DEFINITIONS (BIT00 TO BIT15)
(1)      040000      BIT15=  100000
(1)      020000      BIT14=   40000
(1)      010000      BIT13=  20000
(1)      004000      BIT12=  10000
(1)      002000      BIT11=   4000
(1)      001000      BIT10=   2000
(1)      000400      BIT09=   1000
(1)      000200      BIT08=   400
(1)      000100      BIT07=   200
(1)      000100      BIT06=   100
  
```

(1) 000040  
(1) 000020  
(1) 000010  
(1) 000004  
(1) 000002  
(1) 000001

BIT05= 40  
BIT04= 20  
BIT03= 10  
BIT02= 4  
BIT01= 2  
BIT00= 1  
.EQUIV BIT09,BIT9  
.EQUIV BIT08,BIT8  
.EQUIV BIT07,BIT7  
.EQUIV BIT06,BIT6  
.EQUIV BIT05,BIT5  
.EQUIV BIT04,BIT4  
.EQUIV BIT03,BIT3  
.EQUIV BIT02,BIT2  
.EQUIV BIT01,BIT1  
.EQUIV BIT00,BIT0

(1) 000004  
(1) 000010  
(1) 000014  
(1) 000014  
(1) 000014  
(1) 000020  
(1) 000024  
(1) 000030  
(1) 000034  
(1) 000060  
(1) 000064  
(1) 000240

;\*BASIC "CPU" TRAP VECTOR ADDRESSES  
ERRVEC= 4 ;; TIME OUT AND OTHER ERRORS  
RESVEC= 10 ;; RESERVED AND ILLEGAL INSTRUCTIONS  
TBITVEC=14 ;; "T" BIT  
TRIVEC= 14 ;; TRACE TRAP  
BPTVEC= 14 ;; BREAKPOINT TRAP (BPT)  
IOTVEC= 20 ;; INPUT/OUTPUT TRAP (IOT) \*\*SCOPE\*\*  
PWRVEC= 24 ;; POWER FAIL  
EMTVEC= 30 ;; EMULATOR TRAP (EMT) \*\*ERROR\*\*  
TRAPVEC=34 ;; "TRAP" TRAP  
TKVEC= 60 ;; TTY KEYBOARD VECTOR  
TPVEC= 64 ;; TTY PRINTER VECTOR  
PIRQVEC=240 ;; PROGRAM INTERRUPT REQUEST VECTOR

1186

.SBTTL OPERATIONAL SWITCH SETTINGS

(1)  
(1)  
(1)  
(1)  
(1)  
(1)  
(1)  
(1)  
(1)  
(1)  
(1)  
(1)

;\*  
;\* SWITCH USE  
;\* -----  
;\* 15 HALT ON ERROR  
;\* 14 LOOP ON TEST  
;\* 13 INHIBIT ERROR TYPEOUTS  
;\* 12 LOOP ON CURRENTLY SELECTED DR11-K  
;\* 10 OUTPUT TO INPUT WRAPAROUND CABLE NOT CONNECTED  
;\* 9 LOOP ON ERROR  
;\* 8 LOOP ON TEST IN SWR<7:0>

1187

1188

.SBTTL TRAP CATCHER

(1)  
(1) 000000  
(1)  
(1)  
(1) 000174  
(1) 000174 000000  
(1) 000176 000000  
(1)  
(1) 000200 000137 001544

.=0  
;\*ALL UNUSED LOCATIONS FROM 4 - 776 CONTAIN A ".+2,HALT"  
;\*SEQUENCE TO CATCH ILLEGAL TRAPS AND INTERRUPTS  
;\*LOCATION 0 CONTAINS 0 TO CATCH IMPROPERLY LOADED VECTORS  
.=174  
DISPREG: .WORD 0 ;; SOFTWARE DISPLAY REGISTER  
SWREG: .WORD 0 ;; SOFTWARE SWITCH REGISTER  
.SBTTL STARTING ADDRESS(ES)  
JMP @#BEGIN ;; JUMP TO STARTING ADDRESS OF PROGRAM

1190 000204 000137 001554  
1191 000210 000137 013476  
1192 000214 000137 022200  
1193  
(1)  
(2)  
(1)  
(1) 000220  
(1) 000046 013216  
(1) 000052 000052  
(1) 000052 000000  
(1) 000220  
1194 001000  
1195  
(1)  
(2)  
(1)  
(2)  
(1) 001000  
(1) 000024 000200  
(1) 000024 000044  
(1) 000044 001000  
(1) 001000  
(1) 001000 000000  
(1) 001002 001166  
(1) 001004 000030  
(1) 001006 000010  
(1) 001010 000030  
(1) 001012 000031

JMP @#BEGIN1 ;JUMP TO THE RESTART ADDRESS  
JMP @#EXITST ;JUMP TO THE CONTROL LINES LOOP  
JMP @#\$UTK ;JUMP TO THE USER LINK LOOP  
.SBTTL ACT11 HOOKS  
:\*\*\*\*\*  
:HOOKS REQUIRED BY ACT11  
\$SVPC= ;SAVE PC  
=46  
\$ENDAD ;;1)SET LOC.46 TO ADDRESS OF \$ENDAD IN .\$EOP  
=52  
.WORD 0 ;;2)SET LOC.52 TO ZERO  
=\$SVPC ;; RESTORE PC  
=1000  
.SBTTL APT PARAMETER BLOCK  
:\*\*\*\*\*  
:SET LOCATIONS 24 AND 44 AS REQUIRED FOR APT  
:\*\*\*\*\*  
.\$X= ;;SAVE CURRENT LOCATION  
=24 ;;SET POWER FAIL TO POINT TO START OF PROGRAM  
200 ;;FOR APT START UP  
=44 ;;POINT TO APT INDIRECT ADDRESS PNTR.  
\$APTHDR ;;POINT TO APT HEADER BLOCK  
=.\$X ;;RESET LOCATION COUNTER  
:\*\*\*\*\*  
:SETUP APT PARAMETER BLOCK AS DEFINED IN THE APT-PDP11 DIAGNOSTIC  
:INTERFACE SPEC.  
\$APTHD:  
\$HIBTS: .WORD 0 ;;TWO HIGH BITS OF 18 BIT MAILBOX ADDR.  
\$MBADR: .WORD \$MAIL ;;ADDRESS OF APT MAILBOX (BITS 0-15)  
\$TSTM: .WORD 30 ;;RUN TIM OF LONGEST TEST  
\$PASTM: .WORD 10 ;;RUN TIME IN SECS. OF 1ST PASS ON 1 UNIT (QUICK VERIFY)  
\$UNITM: .WORD 30 ;;ADDITIONAL RUN TIME (SECS) OF A PASS FOR EACH ADDITIONAL UNIT  
.WORD \$ETEND-\$MAIL/2 ;;LENGTH MAILBOX-ETABLE(WORDS)



```
(2) 001206 000 $ENV: .BYTE AENV ;;ENVIRONMENT BYTE
(2) 001207 000 $ENVM: .BYTE AENVM ;;ENVIRONMENT MODE BITS
(2) 001210 000000 $$WREG: .WORD ASWREG ;;APT SWITCH REGISTER
(2) 001212 000000 $USWR: .WORD AUSWR ;;USER SWITCHES
(2) 001214 000000 $CPUGP: .WORD ACPUOP ;;CPU TYPE,OPTIONS
(2) :* BITS 15-11=CPU TYPE
(2) :* 11/04=01,11/05=02,11/20=03,11/40=04,11/45=05
(2) :* 11/70=06,PDQ=07,Q=10
(2) :* BIT 10=REAL TIME CLOCK
(2) :* BIT 9=FLOATING POINT PROCESSOR
(2) :* BIT 8=MEMORY MANAGEMENT
(2) 001216 000 $MAMS1: .BYTE AMAMS1 ;;HIGH ADDRESS,M.S. BYTE
(2) 001217 000 $MTYP1: .BYTE AMTYP1 ;;MEM. TYPE,BLK#1
(2) :* MEM.TYPE BYTE -- (HIGH BYTE)
(2) :* 900 NSEC CORE=001
(2) :* 300 NSEC BIPOLAR=002
(2) :* 500 NSEC MOS=003
(2) 001220 000000 $MADR1: .WORD AMADR1 ;;HIGH ADDRESS,BLK#1
(2) :* MEM.LAST ADDR.=3 BYTES,THIS WORD AND LOW OF "TYPE" ABOVE
(2) 001222 000 $MAMS2: .BYTE AMAMS2 ;;HIGH ADDRESS,M.S. BYTE
(2) 001223 000 $MTYP2: .BYTE AMTYP2 ;;MEM.TYPE,BLK#2
(2) 001224 000000 $MADR2: .WORD AMADR2 ;;MEM.LAST ADDRESS,BLK#2
(2) 001226 000 $MAMS3: .BYTE AMAMS3 ;;HIGH ADDRESS,M.S.BYTE
(2) 001227 000 $MTYP3: .BYTE AMTYP3 ;;MEM.TYPE,BLK#3
(2) 001230 000000 $MADR3: .WORD AMADR3 ;;MEM.LAST ADDRESS,BLK#3
(2) 001232 000 $MAMS4: .BYTE AMAMS4 ;;HIGH ADDRESS,M.S.BYTE
(2) 001233 000 $MTYP4: .BYTE AMTYP4 ;;MEM.TYPE,BLK#4
(2) 001234 000000 $MADR4: .WORD AMADR4 ;;MEM.LAST ADDRESS,BLK#4
(2) 001236 100300 $VECT1: .WORD AVECT1 ;;INTERRUPT VECTOR#1,BUS PRIORITY#1
(2) 001240 000000 $VECT2: .WORD AVECT2 ;;INTERRUPT VECTOR#2BUS PRIORITY#2
(2) 001242 167770 $BASE: .WORD ABASE ;;BASE ADDRESS OF EQUIPMENT UNDER TEST
(2) 001244 000000 $DEVM: .WORD ADEVM ;;DEVICE MAP
(2) 001246 000000 $CDW1: .WORD ACDW1 ;;CONTROLLER DESCRIPTION WORD#1
(2) 001250 $ETEND:
(2) .MEXIT
```























```
(2) ;* MOV $TMDAT,@GRDIO ;/ PUT DATA FROM $TMDAT TO DEVICE REG GRDIO
(2) ;* MOV @GRDIO,$TMDAT ;/READ DEVICE REG GRDIO,PUT DATA IN $TMDAT.
(1) 005012 005137 001542 COM $TMDAT
(2) ;* MOV $TMDAT,@GRDIO ;/ PUT DATA FROM $TMDAT TO DEVICE REG GRDIO
(2) ;* MOV @GRDIO,$TMDAT ;/READ DEVICE REG GRDIO,PUT DATA IN $TMDAT.
(1) 005036 005137 001542 COM $TMDAT
(2) ;* MOV $TMDAT,@GRDIO ;/ PUT DATA FROM $TMDAT TO DEVICE REG GRDIO
(2) ;* MOV @GRDIO,$TMDAT ;/READ DEVICE REG GRDIO,PUT DATA IN $TMDAT.
(1) 005062 005137 001542 COM $TMDAT
(2) ;* MOV $TMDAT,@GRDIO ;/ PUT DATA FROM $TMDAT TO DEVICE REG GRDIO
(2) ;* MOV @GRDIO,$TMDAT ;/READ DEVICE REG GRDIO,PUT DATA IN $TMDAT.
(1) 005106 005137 001542 COM $TMDAT
(2) ;* MOV $TMDAT,@GRDIO ;/ PUT DATA FROM $TMDAT TO DEVICE REG GRDIO
(2) ;* MOV @GRDIO,$TMDAT ;/READ DEVICE REG GRDIO,PUT DATA IN $TMDAT.
(1) 005132 005137 001542 COM $TMDAT
(2) ;* MOV $TMDAT,@GRDIO ;/ PUT DATA FROM $TMDAT TO DEVICE REG GRDIO
1585 ;* MOV @GRDIO,$BDDAT ;/READ DEVICE REG GRDIO,PUT DATA IN $BDDAT.
(1) CMP $GDDAT,$BDDAT ;TEST PATTERN
1586 005156 023737 001124 001126 BEQ TST13 ;:BR IF EQUAL
1587 005164 001401 ERROR 3 ;OUTPUT REGISTER IN ERROR
1588 005166 104003
1589
1590 ;:*****
(3) ;*TEST 13 TEST OUTPUT DATA ACCEPT FLAG
(3) ;:*****
(2) 005170 000004 TST13: SCOPE
1591 005172 012737 000000 001542 MOV #0,$TMDAT
1592 ;* MOV $TMDAT,@GRDIO ;/ PUT DATA FROM $TMDAT TO DEVICE REG GRDIO
(1) MOV #-1,$TMDAT
1593 005210 012737 177777 001542 ;* MOV $TMDAT,@GRDAI ;/ PUT DATA FROM $TMDAT TO DEVICE REG GRDAI
1594 ;* MOV #BIT15,$GDDAT ;LOAD EXPECTED
(1) 005226 012737 100000 001124 ;* MOV $GDDAT,@GRSTAT ;/ PUT DATA FROM $GDDAT TO DEVICE REG GRSTAT
1595 ;* MOV @GRSTAT,$BDDAT ;/READ DEVICE REG GRSTAT,PUT DATA IN $BDDAT.
1596 ;* MOV @GRSTAT,$BDDAT ;/READ DEVICE REG GRSTAT,PUT DATA IN $BDDAT.
(1) BIT $GDDAT,$BDDAT
1597 ;* MOV @GRSTAT,$BDDAT ;/READ DEVICE REG GRSTAT,PUT DATA IN $BDDAT.
1598 005254 033737 001124 001126 BNE TST14 ;:BR IF SET
1599 005262 001001 ERROR 1 ;ERROR, BIT 15 FAILED TO SET
1600 005264 104001
1601
1602 ;:*****
(3) ;*TEST 14 TEST OUTPUT INTERRUPT ENABLE
(3) ;:*****
(2) 005266 000004 TST14: SCOPE
1603 005270 012737 000000 001542 MOV #0,$TMDAT ;CLEAR STATUS
```

```

1604
(1)
1605 005306 012737 040000 001124 ;* MOV $TMDAT,@GRSTAT ;/ PUT DATA FROM $TMDAT TO DEVICE REG GRSTAT
MOV #BIT14,$GDDAT ;LOAD EXPECTED
1606
(1)
1607 ;* MOV $GDDAT,@GRSTAT ;/ PUT DATA FROM $GDDAT TO DEVICE REG GRSTAT
(1)
1608 005334 033737 001124 001126 ;* MOV @GRSTAT,$BDDAT ;/READ DEVICE REG GRSTAT,PUT DATA IN $BDDAT.
BIT $GDDAT,$BDDAT
1609 005342 001001 BNE TST15 ;:BR IF SET
1610 005344 104001 ERROR 1 ;ERROR BIT 14 FAILED TO SET
1611
1612 ;:*****
(3) ;*TEST 15 TEST INPUT DATA READY FLAG
(3) ;:*****
(2) 005346 000004 TST15: SCOPE
1613 005350 012737 000200 001124 MOV #BIT7,$GDDAT ;LOAD EXPECTED
1614
(1) ;* MOV $GDDAT,@GRSTAT ;/ PUT DATA FROM $GDDAT TO DEVICE REG GRSTAT
1615 ;* MOV @GRSTAT,$BDDAT ;/READ DEVICE REG GRSTAT,PUT DATA IN $BDDAT.
(1) CMP $GDDAT,$BDDAT ;COMPARE
1616 005376 023737 001124 001126 BEQ TST16 ;:BR IF EQUAL
1617 005404 001401 ERROR 1 ;ERROR, BIT 7 FAILED TO SET
1618 005406 104001
1619
1620 ;:*****
(3) ;*TEST 16 TEST INPUT INTERRUPT ENABLE
(3) ;:*****
(2) 005410 000004 TST16: SCOPE
1621 005412 012737 000000 001542 MOV #0,$TMDAT ;CLEAR STATUS
1622
(1) ;* MOV $TMDAT,@GRSTAT ;/ PUT DATA FROM $TMDAT TO DEVICE REG GRSTAT
1623 005430 012737 000100 001124 MOV #BIT6,$GDDAT ;LOAD EXPECTED
1624
(1) ;* MOV $GDDAT,@GRSTAT ;/ PUT DATA FROM $GDDAT TO DEVICE REG GRSTAT
1625 ;* MOV @GRSTAT,$BDDAT ;/READ DEVICE REG GRSTAT,PUT DATA IN $BDDAT.
(1) CMP $GDDAT,$BDDAT ;COMPARE
1626 005456 023737 001124 001126 BEQ TST17 ;:BR IF EQUAL
1627 005464 001401 ERROR 1 ;ERROR, BIT 6 FAILED TO SET
1628 005466 104001
1629
1634
1639
1640 ;:*****
(3) ;*TEST 17 TEST EXTERNAL TRANSFERS - CABLE MUST BE CONNECTED
(3) ;:*****
(2) 005470 000004 TST17: SCOPE
1641 005472 032777 002000 173440 BIT #BIT10,@SWR ;TEST SWITCH BIT
1642 005500 001402 BEQ 1$ ;BRANCH IF DOWN
1643 005502 000137 012146 JMP DRT21 ;BYPASS SOME TEST USING THE EXTERNAL CABLE
1644 005506
(1) 005506 012737 000000 001542 1$: MOV #0,$TMDAT ;CLEAR OUTPUT REGISTER
(2)
(2) ;* MOV $TMDAT,@GRDIO ;/ PUT DATA FROM $TMDAT TO DEVICE REG GRDIO
1645 005524 012737 177777 001542 MOV #-1,$TMDAT
(2)
(2) ;* MOV $TMDAT,@GRDAI ;/ PUT DATA FROM $TMDAT TO DEVICE REG GRDAI

```







```
(2) 006620 000004  
1762 006622 012737 006672 001110  
1763 006630 012737 000001 001124  
1764 006636 012737 000000 001542  
1765  
(1)  
1766 006654 012737 177777 001542  
1767  
(1)  
1768  
1769 006672 033737 001124 001506  
1770 006700 001030  
1771 006702 033737 001124 001532  
1772 006710 001024  
1773
```

```
TST25: SCOPE  
MOV #2$, $LPERR ;LOAD ERROR SCOPE RETURN  
MOV #BIT0, $GDDAT ;LOAD EXPECTED VALUE  
MOV #0, $TMDAT ;CLEAR OUTPUT REG  
;* MOV $TMDAT, @GRDIO ;/ PUT DATA FROM $TMDAT TO DEVICE REG GRDIO  
MOV #-1, $TMDAT ;CLEAR INPUT  
;* MOV $TMDAT, @GRDAI ;/ PUT DATA FROM $TMDAT TO DEVICE REG GRDAI  
2$: BIT $GDDAT, NOTLCH ;TEST FOR NON-LATCHING  
BNE 1$ ;BR IF NON-LATCH  
BIT $GDDAT, ODDJMP ;TEST IF ODD JUMPER  
BNE 1$ ;BYPASS IF ODD JUMPER
```













F 4  
(1) 011304 013701 001542 MOV \$TMDAT,R1  
(2)  
(2) ;\* MOV \$TMDAT,@GRDAI ;/ PUT DATA FROM \$TMDAT TO DEVICE REG GRDAI  
(1) 011320 005100 COM R0  
(1) 011322 010037 001542 MOV R0,\$TMDAT  
(2)  
(2) ;\* MOV \$TMDAT,@GRDIO ;/ PUT DATA FROM \$TMDAT TO DEVICE REG GRDIO  
(2) 011336 012737 000000 001542 MOV #0,\$TMDAT ;CLEAR OUTPUT REGISTER  
(3)  
(3) ;\* MOV \$TMDAT,@GRDIO ;/ PUT DATA FROM \$TMDAT TO DEVICE REG GRDIO  
(2)  
(2) ;\* MOV @GRDAI,\$TMDAT ;/READ DEVICE REG GRDAI,PUT DATA IN \$TMDAT.  
(1) 011364 013701 001542 MOV \$TMDAT,R1  
(2)  
(2) ;\* MOV \$TMDAT,@GRDAI ;/ PUT DATA FROM \$TMDAT TO DEVICE REG GRDAI  
(1) 011400 005100 COM R0  
(1) 011402 010037 001542 MOV R0,\$TMDAT  
(2)  
(2) ;\* MOV \$TMDAT,@GRDIO ;/ PUT DATA FROM \$TMDAT TO DEVICE REG GRDIO  
(2) 011416 012737 000000 001542 MOV #0,\$TMDAT ;CLEAR OUTPUT REGISTER  
(3)  
(3) ;\* MOV \$TMDAT,@GRDIO ;/ PUT DATA FROM \$TMDAT TO DEVICE REG GRDIO  
(2)  
(2) ;\* MOV @GRDAI,\$TMDAT ;/READ DEVICE REG GRDAI,PUT DATA IN \$TMDAT.  
(1) 011444 013701 001542 MOV \$TMDAT,R1  
(2)  
(2) ;\* MOV \$TMDAT,@GRDAI ;/ PUT DATA FROM \$TMDAT TO DEVICE REG GRDAI  
(1) 011460 005100 COM R0  
(1) 011462 010037 001542 MOV R0,\$TMDAT  
(2)  
(2) ;\* MOV \$TMDAT,@GRDIO ;/ PUT DATA FROM \$TMDAT TO DEVICE REG GRDIO  
(2) 011476 012737 000000 001542 MOV #0,\$TMDAT ;CLEAR OUTPUT REGISTER  
(3)  
(3) ;\* MOV \$TMDAT,@GRDIO ;/ PUT DATA FROM \$TMDAT TO DEVICE REG GRDIO  
(2)  
(2) ;\* MOV @GRDAI,\$TMDAT ;/READ DEVICE REG GRDAI,PUT DATA IN \$TMDAT.  
(1) 011524 013701 001542 MOV \$TMDAT,R1  
(2)  
(2) ;\* MOV \$TMDAT,@GRDAI ;/ PUT DATA FROM \$TMDAT TO DEVICE REG GRDAI  
(1) 011540 005100 COM R0  
(1) 011542 010037 001542 MOV R0,\$TMDAT  
(2)  
(2) ;\* MOV \$TMDAT,@GRDIO ;/ PUT DATA FROM \$TMDAT TO DEVICE REG GRDIO  
(2) 011556 012737 000000 001542 MOV #0,\$TMDAT ;CLEAR OUTPUT REGISTER  
(3)  
(3) ;\* MOV \$TMDAT,@GRDIO ;/ PUT DATA FROM \$TMDAT TO DEVICE REG GRDIO  
(2)  
(2) ;\* MOV @GRDAI,\$TMDAT ;/READ DEVICE REG GRDAI,PUT DATA IN \$TMDAT.  
(1) 011604 013701 001542 MOV \$TMDAT,R1  
(2)  
(2) ;\* MOV \$TMDAT,@GRDAI ;/ PUT DATA FROM \$TMDAT TO DEVICE REG GRDAI  
(1) 011620 005100 COM R0  
1861  
1862 011622 010137 001126 MOV R1,\$BDDAT ;LOAD VALUE READ  
1863 011626 000240  
1864 011630 000240 NOP



```

1901
(1)
1902 012122 013700 001542    :*    MOV    @GRDAI,$TMDAT ;/READ DEVICE REG GRDAI,PUT DATA IN $TMDAT.
      MOV    $TMDAT,R0
1903
(1)
1904 012136 005737 001126    :*    MOV    @GRSTAT,$BDDAT ;/READ DEVICE REG GRSTAT,PUT DATA IN $BDDAT.
      TST    $BDDAT
1905 012142 100401                BMI    TST34                ;:BR IF SET
1906 012144 104001                ERROR 1                    ;:INPUT DATA READY FLAG FAILED TO SET
1907
1908
1909 012146                    DRT21:
      (4)                    ;:*****
      (3)                    ;:*TEST 34          TEST THAT INTERRUPT INPUT BITS SET INPUT READY FLAG
      (3)                    ;:*****
      (2) 012146 000004                TST34: SCOPE
1910 012150 032777 002000 166762        BIT    #BIT10,@SWR                ;:TEST CABLE SWITCH
1911 012156 001172                BNE    TST35                    ;:BYPASS IF NO I/O CABLE
1912
1913 012160 012737 012174 001110        MOV    #1,$,SLPERR                ;:LOAD ERROR SCOPE RETURN
1914 012166 012737 000001 001530        MOV    #BIT0,BRLEV3                ;:LOAD INTERRUPT BIT
1915 012174 005037 001126    1$:   CLR    $BDDAT                    ;:CLEAR BAD DATA
1916 012200 012737 000200 001124        MOV    #BIT7,$GDDAT                ;:LOAD GOOD DATA
1917
1918 012206 033737 001530 001510        BIT    BRLEV3,INTBIT                ;:TEST IF THIS BIT WILL INTERRUPT
1919 012214 001550                BEQ    3$                        ;:NO TRY NEXT BIT
1920 012216 012737 000000 001542        MOV    #0,$TMDAT                    ;:CLEAR OUTPUT REGISTER
      (2)
      (2)
1921 012234 012737 177777 001542    :*    MOV    $TMDAT,@GRDIO ;/ PUT DATA FROM $TMDAT TO DEVICE REG GRDIO
      MOV    #-1,$TMDAT
      (2)
      (2)
1922 012252 012737 000000 001542    :*    MOV    $TMDAT,@GRDAI ;/ PUT DATA FROM $TMDAT TO DEVICE REG GRDAI
      MOV    #0,$TMDAT                ;:CLEAR STATUS
1923
(1)
1924 (1)
1925 012300 053737 001530 001542    :*    MOV    $TMDAT,@GRSTAT ;/ PUT DATA FROM $TMDAT TO DEVICE REG GRSTAT
1926 (1)
1927 (1)
1928 012326 043737 001530 001542    :*    MOV    @GRDIO,$TMDAT ;/READ DEVICE REG GRDIO,PUT DATA IN $TMDAT.
      BIS    BRLEV3,$TMDAT
1929 (1)
1930 (1)
1931 012354 053737 001530 001542    :*    MOV    $TMDAT,@GRDIO ;/ PUT DATA FROM $TMDAT TO DEVICE REG GRDIO
1932 (1)
1933 (1)
1934 012372 012737 000000 001542    :*    MOV    $TMDAT,@GRDIO ;/ PUT DATA FROM $TMDAT TO DEVICE REG GRDIO
      MOV    #0,$TMDAT                ;:CLEAR STATUS
1935 (1)
1936 (1)
1937 :*    MOV    $TMDAT,@GRSTAT ;/ PUT DATA FROM $TMDAT TO DEVICE REG GRSTAT
      MOV    $TMDAT,@GRSTAT ;/ PUT DATA FROM $TMDAT TO DEVICE REG GRSTAT
                                   ;:IF INTERRUPT INPUT SWITCH IS ON
    
```































































































