

CDS-11

CDS11 ST ANALYZR DIAG
CVCDBAO

AH-T005A-MC
FICHE 1 OF 2

MAR 1982
COPYRIGHT © 1981
MADE IN USA



CDS-11

CDS11 ST ANALYZR DIAG
CVCDBAO

AH-T005A-MC
FICHE 2 OF 2

MAR 1982
COPYRIGHT © 1981
MADE IN USA



Table with multiple columns and rows of data, likely representing a diagnostic or analysis report. The content is extremely faint and illegible due to the low contrast of the scan.



.REM 8

IDENTIFICATION

PRODUCT CODE: AC-T003A-MC
PRODUCT NAME: CVCDBA0 CDS-11 ST ANALYZR DIAG
PRODUCT DATE: SEPTEMBER 1981
MAINTAINER: DIAGNOSTIC ENGINEERING

THE INFORMATION IN THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY DIGITAL EQUIPMENT CORPORATION. DIGITAL EQUIPMENT CORPORATION ASSUMES NO RESPONSIBILITY FOR ANY ERRORS THAT MAY APPEAR IN THIS DOCUMENT.

NO RESPONSIBILITY IS ASSUMED FOR THE USE OR RELIABILITY OF SOFTWARE ON EQUIPMENT THAT IS NOT SUPPLIED BY DIGITAL OR ITS AFFILIATED COMPANIES.

COPYRIGHT (C) 1981 BY DIGITAL EQUIPMENT CORPORATION

THE FOLLOWING ARE TRADEMARKS OF DIGITAL EQUIPMENT CORPORATION:

DIGITAL
DEC

PDP
DECUS

UNIBUS
DECTAPE

MASSBUS

REVISION HISTORY

<u>REVISION</u>	<u>DATE</u>	<u>REASONS</u>
A	SEPTEMBER 1981	FIRST RELEASE

TABLE OF CONTENTS

1.0	GENERAL INFORMATION
1.1	PROGRAM ABSTRACT
1.2	SYSTEM REQUIREMENTS
1.3	RELATED DOCUMENTS AND STANDARDS
1.4	DIAGNOSTIC HIERARCHY PREREQUISITES
1.5	ASSUMPTIONS
2.0	OPERATING INSTRUCTIONS
2.1	COMMANDS
2.2	SWITCHES
2.3	FLAGS
2.4	HARDWARE QUESTIONS
2.5	SOFTWARE QUESTIONS
2.6	EXTENDED P-TABLE DIALOGUE
2.7	QUICK STARTUP PROCEDURE
3.0	ERROR INFORMATION
4.0	PERFORMANCE AND PROGRESS REPORTS
5.0	DEVICE INFORMATION TABLES
6.0	TEST SUMMARIES

1.0 GENERAL INFORMATION

1.1 PROGRAM ABSTRACT

THE CDS-11 STATE ANALYZER DIAGNOSTIC WILL TEST ALL THE LOGIC ON THE STATE ANALYZER MODULE EXCEPT THAT LOGIC PERTAINING TO THE SYSTEM BUS. THE DIAGNOSTIC WILL CHECK ALL THE BITS IN CONTROL REGISTER 0 AND CONTROL REGISTER 2. THE DIAGNOSTIC WILL CHECK THE TRACE RAM ADDRESS REGISTER, THE TRACE RAM DATA IN BUFFERS, THE TRACE RAM'S, THE OR ADDRESS REGISTER, THE OR ARRAY RAM'S, THE AND ARRAY RAM'S, THE EVENT COUNTER REGISTERS, THE EVENT COUNTERS AND EVENT COUNTER LOGIC, THE FUNCTION SELECT FLIP-FLOP LOGIC, THE TRACING FLIP-FLOP LOGIC, THE SBL FLIP-FLOP LOGIC AND THE EXTERNAL PROBE LOGIC.

THIS DIAGNOSTIC HAS BEEN WRITTEN FOR USE WITH THE DIAGNOSTIC RUNTIME SERVICES SOFTWARE (SUPERVISOR). THESE SERVICES PROVIDE THE INTERFACE TO THE OPERATOR AND TO THE SOFTWARE ENVIRONMENT. THIS PROGRAM CAN BE USED WITH XXDP+, ACT, APT, SLIDE AND PAPER TAPE. FOR A COMPLETE DESCRIPTION OF THE RUNTIME SERVICES, REFER TO THE XXDP+ USER'S MANUAL. THERE IS A BRIEF DESCRIPTION OF THE RUNTIME SERVICES IN SECTION 2 OF THIS DOCUMENT.

NOTE: THIS PROGRAM WAS NOT BEEN TESTED IN THE APT ENVIRONMENT, HOWEVER, THE APT INTERFACE HAS BEEN PROVIDED IN THE DIAGNOSTIC.

1.2 SYSTEM REQUIREMENTS

1. LSI-11 OR EQUIVALENT TYPE CPU WITH Q-BUS
2. MINIMUM OF 16K WORDS OF MEMORY
3. CONSOLE TERMINAL AND CONTROLLER
4. CDS-11 BACKPLANE AND CABLES
5. STATE ANALYZER MODULE(S) (M8741)
6. MXV11 MODULE AND CDS-11 ROMS
7. STORAGE DEVICE WITH CONTROLLER (OPTIONAL)
8. XXDP+ MEDIA FOR STORAGE DEVICE (OPTIONAL)

1.3 RELATED DOCUMENTS AND STANDARDS

CHQUS? XXDP+ USER'S MANUAL (THE "?" IN CHQUS INDICATES THE REVISION LEVEL OF THE DOCUMENT. AT THE TIME THIS PROGRAM WAS WRITTEN, THE REVISION LEVEL WAS 'E').

1.4 DIAGNOSTIC HIERARCHY PREREQUISITES

ALL HARDWARE THAT IS SPECIFIED IN SECTION 1.2 OF THIS DOCUMENT MUST BE OPERATIONAL AND FREE OF ALL FAULTS.

IF THE EXTERNAL PROBE AND THE STATE ANALYZER EXTERNAL PROBE LOGIC ARE TO BE TESTED BY THE DIAGNOSTIC, THE OPERATOR MUST PLUG THE EXTERNAL PROBE INTO THE STATE ANALYZER AND CONNECT THE EXTERNAL PROBE LEADS 7:0 TO EVENT COUNTER REGISTER 0 SIGNAL LINES SDBL 7:0 L RESPECTIVELY. THE EXTERNAL PROBE LEAD FOR THE CLK MUST BE CONNECTED TO EVENT COUNTER 1'S SIGNAL LINE SDBL8 L.

1.5 ASSUMPTIONS

2.0 OPERATING INSTRUCTIONS

THIS SECTION CONTAINS A BRIEF DESCRIPTION OF THE RUNTIME SERVICES. FOR DETAILED INFORMATION, REFER TO THE XXDP+ USER'S MANUAL (CHQUS).

2.1 COMMANDS

THERE ARE ELEVEN LEGAL COMMANDS FOR THE DIAGNOSTIC RUNTIME SERVICES (SUPERVISOR). THIS SECTION LISTS THE COMMANDS AND GIVES A VERY BRIEF DESCRIPTION OF THEM. THE XXDP+ USER'S MANUAL HAS MORE DETAILS.

COMMAND	EFFECT
START	START THE DIAGNOSTIC FROM AN INITIAL STATE
RESTART	START THE DIAGNOSTIC WITHOUT INITIALIZING
CONTINUE	CONTINUE AT TEST THAT WAS INTERRUPTED (AFTER ^C)
PROCEED	CONTINUE FROM AN ERROR HALT
EXIT	RETURN TO XXDP+ MONITOR (XXDP+ OPERATION ONLY.)
ADD	ACTIVATE A UNIT FOR TESTING (ALL UNITS ARE CONSIDERED TO BE ACTIVE AT START TIME)
DROP	DEACTIVATE A UNIT
PRINT	PRINT STATISTICAL INFORMATION (IF IMPLEMENTED BY THE DIAGNOSTIC - SECTION 4.0)
DISPLAY	TYPE A LIST OF ALL DEVICE INFORMATION
FLAGS	TYPE THE STATE OF ALL FLAGS (SEE SECTION 2.3)
ZFLAGS	CLEAR ALL FLAGS (SEE SECTION 2.3)

A COMMAND CAN BE RECOGNIZED BY THE FIRST THREE CHARACTERS. SO YOU MAY, FOR EXAMPLE, TYPE 'STA' INSTEAD OF 'START'.

2.2 SWITCHES

THERE ARE SEVERAL SWITCHES WHICH ARE USED TO MODIFY SUPERVISOR OPERATION. THESE SWITCHES ARE APPENDED TO THE LEGAL COMMANDS. ALL OF THE LEGAL SWITCHES ARE TABULATED BELOW WITH A BRIEF DESCRIPTION OF EACH. IN THE DESCRIPTIONS BELOW, A DECIMAL NUMBER IS DESIGNATED BY 'DDDD'.

SWITCH	EFFECT
/TESTS:LIST	EXECUTE ONLY THOSE TESTS SPECIFIED IN THE LIST. LIST IS A STRING OF TEST NUMBERS, FOR EXAMPLE - /TESTS:1:5:7-10. THIS LIST WILL CAUSE TESTS 1,5,7,8,9,10 TO BE RUN. ALL OTHER TESTS WILL NOT BE RUN.
/PASS:DDDD	EXECUTE DDDD PASSES (DDDD = 1 TO 64000)
/FLAGS:FLGS	SET SPECIFIED FLAGS. FLAGS ARE DESCRIBED IN SECTION 2.3.
/EOP:DDDD	REPORT END OF PASS MESSAGE AFTER EVERY DDDD PASSES ONLY. (DDDD = 1 TO 64000)
/UNITS:LIST	TEST/ADD/DROP ONLY THOSE UNITS SPECIFIED IN THE LIST. LIST EXAMPLE - /UNITS:0:5:10-12 USE UNITS 0,5,10,11,12 (UNIT NUMBERS = 0-63)

EXAMPLE OF SWITCH USAGE:

START/TESTS:1-5/PASS:1000/EOP:100

THE EFFECT OF THIS COMMAND WILL BE: 1) TESTS 1 THROUGH 5 WILL BE EXECUTED, 2) ALL UNITS WILL BE TESTED 1000 TIMES AND 3) THE END OF PASS MESSAGES WILL BE PRINTED AFTER EACH 100 PASSES ONLY. A SWITCH CAN BE RECOGNIZED BY THE FIRST THREE CHARACTERS. YOU MAY, FOR EXAMPLE, TYPE '/TES:1-5' INSTEAD OF '/TESTS:1-5'.

BELOW IS A TABLE THAT SPECIFIES WHICH SWITCHES CAN BE USED BY EACH COMMAND.

	TESTS	PASS	FLAGS	EOP	UNITS
START	X	X	X	X	X
RESTART	X	X	X	X	X
CONTINUE		X	X	X	
PROCEED			X		
DROP					X
ADD					X
PRINT					
DISPLAY					X
FLAGS					
ZFLAGS					
EXIT					

2.3 FLAGS

FLAGS ARE USED TO SET UP CERTAIN OPERATIONAL PARAMETERS SUCH AS LOOPING ON ERROR. ALL FLAGS ARE CLEARED AT STARTUP AND REMAIN CLEARED UNTIL EXPLICITLY SET USING THE FLAGS SWITCH. FLAGS ARE ALSO CLEARED AFTER A START COMMAND UNLESS SET USING THE FLAG SWITCH. THE ZFLAGS COMMAND MAY ALSO BE USED TO CLEAR ALL FLAGS. WITH THE EXCEPTION OF THE START AND ZFLAGS COMMANDS, NO COMMANDS AFFECT THE STATE OF THE FLAGS; THEY REMAIN SET OR CLEARED AS SPECIFIED BY THE LAST FLAG SWITCH.

FLAG	EFFECT
HOE	HALT ON ERROR - CONTROL IS RETURNED TO RUNTIME SERVICES COMMAND MODE
LOE	LOOP ON ERROR
IER*	INHIBIT ALL ERROR REPORTS
IBE*	INHIBIT ALL ERROR REPORTS EXCEPT FIRST LEVEL (FIRST LEVEL CONTAINS ERROR TYPE, NUMBER, PC, TEST AND UNIT)
IXE*	INHIBIT EXTENDED ERROR REPORTS (THOSE CALLED BY PRINTX MACRO'S)
PRI	DIRECT MESSAGES TO LINE PRINTER
PNT	PRINT TEST NUMBER AS TEST EXECUTES
BOE	'BELL' ON ERROR
UAM	UNATTENDED MODE (NO MANUAL INTERVENTION)
ISR	INHIBIT STATISTICAL REPORTS (DOES NOT APPLY TO DIAGNOSTICS WHICH DO NOT SUPPORT STATISTICAL REPORTING)

IDR	INHIBIT PROGRAM DROPPING OF UNITS
ADR	EXECUTE AUTODROP CODE
LOT	LOOP ON TEST
EVL	EXECUTE EVALUATION (ON DIAGNOSTICS WHICH HAVE EVALUATION SUPPORT)

*ERROR MESSAGES ARE DESCRIBED IN SECTION 3.1

SEE THE XXDP+ USER'S MANUAL FOR MORE DETAILS ON FLAGS. YOU MAY SPECIFY MORE THAN ONE FLAG WITH THE FLAG SWITCH. FOR EXAMPLE, TO CAUSE THE PROGRAM TO LOOP ON ERROR, INHIBIT ERROR REPORTS AND TYPE A 'BELL' ON ERROR, YOU MAY USE THE FOLLOWING STRING:

/FLAGS:LOE:IER:BOE

2.4 HARDWARE QUESTIONS

WHEN A DIAGNOSTIC IS STARTED, THE RUNTIME SERVICES WILL PROMPT THE USER FOR HARDWARE INFORMATION BY TYPING "CHANGE HW (L) ?" YOU MUST ANSWER 'Y' AFTER A START COMMAND UNLESS THE HARDWARE INFORMATION HAS BEEN 'PRELOADED' USING THE SETUP UTILITY (SEE CHAPTER 6 OF THE XXDP+ USER'S MANUAL). WHEN YOU ANSWER THIS QUESTION WITH A 'Y', THE RUNTIME SERVICES WILL ASK FOR THE NUMBER OF UNITS (IN DECIMAL). YOU WILL THEN BE ASKED THE FOLLOWING QUESTIONS FOR EACH UNIT.

CSR ADDRESS:
DEVICE NUMBER:
EXTERNAL PROBE CONNECTED:

NOTE: IF THE EXTERNAL PROBE AND THE STATE ANALYZER'S EXTERNAL PROBE LOGIC IS TO BE TESTED, REFER TO SECTION 1.4 OF THIS DOCUMENT FOR THE EXTERNAL PROBE CONNECTIONS.

2.5 SOFTWARE QUESTIONS

AFTER YOU HAVE ANSWERED THE HARDWARE QUESTIONS OR AFTER A RESTART OR CONTINUE COMMAND, THE RUNTIME SERVICES WILL ASK FOR SOFTWARE PARAMETERS. THESE PARAMETERS WILL GOVERN SOME DIAGNOSTIC SPECIFIC OPERATION MODES. YOU WILL BE PROMPTED BY "CHANGE SW (L) ?" IF YOU WISH TO CHANGE ANY PARAMETERS, ANSWER BY TYPING 'Y'. THE SOFTWARE QUESTIONS AND THE DEFAULT VALUES ARE DESCRIBED IN THE NEXT PARAGRAPH(S).

THERE ARE NO SOFTWARE QUESTIONS IN THIS PROGRAM.

2.6 EXTENDED P-TABLE DIALOGUE

WHEN YOU ANSWER THE HARDWARE QUESTIONS, YOU ARE BUILDING ENTRIES IN A TABLE THAT DESCRIBES THE DEVICES UNDER TEST. THE SIMPLEST WAY TO BUILD THIS TABLE IS TO ANSWER ALL QUESTIONS FOR EACH UNIT TO BE TESTED. IF YOU HAVE A MULTIPLEXED DEVICE SUCH AS

A MASS STORAGE CONTROLLER WITH SEVERAL DRIVES OR A COMMUNICATION DEVICE WITH SEVERAL LINES, THIS BECOMES TEDIOUS SINCE MOST OF THE ANSWERS ARE REPETITIOUS.

TO ILLUSTRATE A MORE EFFICIENT METHOD, SUPPOSE YOU ARE TESTING A FICTIONAL DEVICE, THE XY11. SUPPOSE THIS DEVICE CONSISTS OF A CONTROL MODULE WITH EIGHT UNITS (SUB-DEVICES) ATTACHED TO IT. THESE UNITS ARE DESCRIBED BY THE OCTAL NUMBERS 0 THROUGH 7. THERE IS ONE HARDWARE PARAMETER THAT CAN VARY AMONG UNITS CALLED THE Q-FACTOR. THIS Q-FACTOR MAY BE 0 OR 1. BELOW IS A SIMPLE WAY TO BUILD A TABLE FOR ONE XY11 WITH EIGHT UNITS.

UNITS (D) ? 8<CR>

UNIT 1
CSR ADDRESS (O) ? 160000<CR>
SUB-DEVICE # (O) ? 0<CR>
Q-FACTOR (O) 0 ? 1<CR>

UNIT 2
CSR ADDRESS (O) ? 160000<CR>
SUB-DEVICE # (O) ? 1<CR>
Q-FACTOR (O) 1 ? 0<CR>

UNIT 3
CSR ADDRESS (O) ? 160000<CR>
SUB-DEVICE # (O) ? 2<CR>
Q-FACTOR (O) 0 ? <CR>

UNIT 4
CSR ADDRESS (O) ? 160000<CR>
SUB-DEVICE # (O) ? 3<CR>
Q-FACTOR (O) 0 ? <CR>

UNIT 5
CSR ADDRESS (O) ? 160000<CR>
SUB-DEVICE # (O) ? 4<CR>
Q-FACTOR (O) 0 ? <CR>

UNIT 6
CSR ADDRESS (O) ? 160000<CR>
SUB-DEVICE # (O) ? 5<CR>
Q-FACTOR (O) 0 ? <CR>

UNIT 7
CSR ADDRESS (O) ? 160000<CR>
SUB-DEVICE # (O) ? 6<CR>
Q-FACTOR (O) 0 ? 1<CR>

UNIT 8
CSR ADDRESS (O) 160000<CR>
SUB-DEVICE # (O) ? 7<CR>
Q-FACTOR (O) 1 ? <CR>

NOTICE THAT THE DEFAULT VALUE FOR THE Q-FACTOR CHANGES WHEN A NON-DEFAULT RESPONSE IS GIVEN. BE CAREFUL WHEN SPECIFYING

MULTIPLE UNITS.

AS YOU CAN SEE FROM THE ABOVE EXAMPLE, THE HARDWARE PARAMETERS DO NOT VARY SIGNIFICANTLY FROM UNIT TO UNIT. THE PROCEDURE SHOWN IS NOT VERY EFFICIENT.

THE RUNTIME SERVICES CAN TAKE MULTIPLE UNIT SPECIFICATIONS HOWEVER. LET'S BUILD THE SAME TABLE USING THE MULTIPLE SPECIFICATION FEATURE.

UNITS (D) ? 8<CR>

UNIT 1
CSR ADDRESS (O) ? 160000<CR>
SUB-DEVICE # (O) ? 0,1<CR>
Q-FACTOR (O) 0 ? 1,0<CR>

UNIT 3
CSR ADDRESS (O) ? 160000<CR>
SUB-DEVICE # (O) ? 2-5<CR>
Q-FACTOR (O) 0 ? 0<CR>

UNIT 7
CSR ADDRESS (O) ? 160000<CR>
SUB-DEVICE # (O) ? 6,7<CR>
Q FACTOR (O) 0 ? 1<CR>

AS YOU CAN SEE IN THE ABOVE DIALOGUE, THE RUNTIME SERVICES WILL BUILD AS MANY ENTRIES AS IT CAN WITH THE INFORMATION GIVEN IN ANY ONE PASS THROUGH THE QUESTIONS. IN THE FIRST PASS, TWO ENTRIES ARE BUILT SINCE TWO SUB-DEVICES AND Q-FACTORS WERE SPECIFIED. THE SERVICES ASSUME THAT THE CSR ADDRESS IS 160000 FOR BOTH SINCE IT WAS SPECIFIED ONLY ONCE. IN THE SECOND PASS, FOUR ENTRIES WERE BUILT. THIS IS BECAUSE FOUR SUB-DEVICES WERE SPECIFIED. THE '-' CONSTRUCT TELLS THE RUNTIME SERVICES TO INCREMENT THE DATA FROM THE FIRST NUMBER TO THE SECOND. IN THIS CASE, SUB-DEVICES 2, 3, 4 AND 5 WERE SPECIFIED. (IF THE SUB-DEVICE WERE SPECIFIED BY ADDRESSES, THE INCREMENT WOULD BE BY 2 SINCE ADDRESSES MUST BE ON AN EVEN BOUNDARY.) THE CSR ADDRESSES AND Q-FACTORS FOR THE FOUR ENTRIES ARE ASSUMED TO BE 160000 AND 0 RESPECTIVELY SINCE THEY WERE ONLY SPECIFIED ONCE. THE LAST TWO UNITS ARE SPECIFIED IN THE THIRD PASS.

THE WHOLE PROCESS COULD HAVE BEEN ACCOMPLISHED IN ONE PASS AS SHOWN BELOW.

UNITS (D) ? 8<CR>

UNIT 1
CSR ADDRESS (O) ? 160000<CR>
SUB-DEVICE # (O) ? 0-7<CR>
Q-FACTOR (O) 0 ? 0,1,0,....,1,1<CR>

AS YOU CAN SEE FROM THIS EXAMPLE, NULL REPLIES (COMMAS ENCLOSING A NULL FIELD) TELL THE RUNTIME SERVICES TO REPEAT THE LAST REPLY.

2.7 QUICK START-UP PROCEDURE (XXDP+)

TO START-UP THIS PROGRAM:

1. BOOT XXDP+
2. ANSWER ANY QUESTIONS ASKED AND GIVE THE DATE.
3. TYPE 'R NAME', WHERE NAME IS THE NAME OF THE BIN OR BIC FILE FOR THIS PROGRAM
4. TYPE "START"
5. ANSWER THE "CHANGE HW" QUESTION WITH "Y"
6. ANSWER ALL THE HARDWARE QUESTIONS
7. ANSWER THE "CHANGE SW" QUESTION WITH "N"

WHEN YOU FOLLOW THIS PROCEDURE YOU WILL BE USING ONLY THE DEFAULTS FOR FLAGS AND SOFTWARE PARAMETERS. THESE DEFAULTS ARE DESCRIBED IN SECTIONS 2.3 AND 2.5.

3.0 ERROR INFORMATION

3.1 TYPES OF ERROR MESSAGES

THERE ARE THREE LEVELS OF ERROR MESSAGES THAT MAY BE ISSUED BY A DIAGNOSTIC: GENERAL, BASIC AND EXTENDED. GENERAL ERROR MESSAGES ARE ALWAYS PRINTED UNLESS THE "IER" FLAG IS SET (SECTION 2.3). THE GENERAL ERROR MESSAGE IS OF THE FORM:

```
NAME TYPE NUMBER ON UNIT NUMBER TST NUMBER PC:XXXXXX  
ERROR MESSAGE
```

WHERE: NAME = DIAGNOSTIC NAME
TYPE = ERROR TYPE (SYS FATAL, DEV FATAL, HARD OR SOFT)
NUMBER - ERROR NUMBER
UNIT NUMBER = 0 - N (N IS LAST UNIT IN PTABLE)
TST NUMBER = TEST AND SUBTEST WHERE ERROR OCCURRED
PC:XXXXXX = ADDRESS OF ERROR MESSAGE CALL

BASIC ERROR MESSAGES ARE MESSAGES THAT CONTAIN SOME ADDITIONAL INFORMATION ABOUT THE ERROR. THESE ARE ALWAYS PRINTED UNLESS THE "IER" OR "IBE" FLAGS ARE SET (SECTION 2.3). THESE MESSAGES ARE PRINTED AFTER THE ASSOCIATED GENERAL MESSAGE.

EXTENDED ERROR MESSAGES CONTAIN SUPPLEMENTARY ERROR INFORMATION SUCH AS REGISTER CONTENTS OR GOOD/BAD DATA. THESE ARE ALWAYS PRINTED UNLESS THE "IER", "IBE" OR "IXE" FLAGS ARE SET (SECTION 2.3). THESE MESSAGES ARE PRINTED AFTER THE ASSOCIATED GENERAL ERROR MESSAGE AND ANY ASSOCIATED BASIC ERROR MESSAGES.

3.2 SPECIFIC ERROR MESSAGES

THE ERROR PRINTOUTS WILL USE THE FOLLOWING WORDS TO INDICATE ERROR

INFORMATION. A DESCRIPTION OF THE WORDS PRINTED OUT ARE AS FOLLOWS:

REG: ONE OF THE STATE ANALYZER MODULE'S CONTROL REGISTERS
LOAD: DATA THAT WAS LOADED INTO THE CONTROL REGISTER OR
EXPECTED DATA TO BE IN CONTROL REGISTER ON A READ
READ: DATA THAT WAS READ FROM THE CONTROL REGISTER
MASK: BITS IN THE CONTROL REGISTER THAT ARE NOT CHECKED
GOOD: EXPECTED CONTROL REGISTER DATA
BAD: DATA 'READ' FROM THE CONTROL REGISTER WITH THE 'MASK'
BITS CLEARED
XXXXXX: SIX OCTAL DIGITS INDICATING THE DATA FOR THE ABOVE WORDS

THERE ARE FOUR ERROR NUMBERS ASSOCIATED WITH THIS DIAGNOSTIC. THE ERROR NUMBERS AND THEIR MEANINGS ARE DESCRIBED BELOW:

ERROR NUMBER 1 - ERROR DETECTED CHECKING CONTROL REGISTER 0
ERROR NUMBER 2 - ERROR DETECTED CHECKING CONTROL REGISTER 2
ERROR NUMBER 3 - ERROR DETECTED CHECKING CONTROL REGISTER 4
ERROR NUMBER 4 - ERROR DETECTED CHECKING CONTROL REGISTER 6

EXAMPLES OF EACH TYPE OF CONTROL REGISTER ERROR PRINTOUT ARE SHOWN BELOW:

** CONTROL REGISTER 0 ERROR MESSAGES **

CVCDB DVC FTL ERR 00001 ON UNIT 00 TST 001 SUB 000 PC: XXXXXX
CONTROL REG 0 ERROR
REG0 = LOAD: XXXXXX READ: XXXXXX

THE ABOVE ERROR MESSAGE IS REPORTED FOR ALL CONTROL REGISTER 0 ERRORS EXCEPT WHEN CHECKING THE STATE ANALYZERS DEVICE TYPE. IF AN ERROR IS ENCOUNTERED WHEN CHECKING THE DEVICE TYPE, THE FOLLOWING ERROR REPORT WILL BE GIVEN:

CVCDB DVC FTL ERR 0001 ON UNIT 00 TST 001 SUB 000 PC: XXXXXX
CONTROL REG 0 ERROR
REG0 = LOAD: XXXXXX READ: XXXXXX GOOD. XXXXXX

TIME OUT ERROR ADDRESSING CONTROL REG 0

THE ABOVE ERROR PRINTOUT IS GIVEN WHEN THE PROGRAM IS TRYING TO ADDRESS CONTROL REGISTER 0 AND CAN'T. THE PROGRAM THEN JUMPS TO TIME OUT VECTOR #4.

** CONTROL REGISTER 2 ERROR MESSAGE **

CVCDB DVC FTL ERR 00002 ON UNIT 00 TST 004 SUB 000 PC: XXXXXX
CONTROL REG 2 ERROR
REG2 = LOAD: XXXXXX READ: XXXXXX

THE ABOVE ERROR MESSAGE WILL BE PRINTED FOR ALL CONTROL REGISTER 2 ERRORS, EXCEPT A TIME OUT ERROR.

TIME OUT ERROR ADDRESSING CONTROL REG 2

THE ABOVE ERROR PRINTOUT IS GIVEN WHEN THE PROGRAM IS TRYING TO ADDRESS CONTROL REGISTER 2 AND CAN'T. THE PROGRAM THEN JUMPS TO

TIME OUT VECTOR #4.

** CONTROL REGISTER 4 ERROR MESSAGE **

CVCDB DVC FTL ERR 00003 ON UNIT 00 TST 006 SUB 000 PC: XXXXXX
ERROR TYPE MESSAGE (SEE BELOW)
CONTROL REG 4 ERROR
REG0 = LOAD: XXXXXX READ: XXXXXX
REG2 = LOAD: XXXXXX READ: XXXXXX
REG4 = LOAD: XXXXXX READ: XXXXXX MASK: XXXXXX GOOD: XXXXXX BAD: XXXXXX
REG6 = LOAD: XXXXXX RE'D: XXXXXX

IN THE ABOVE ERROR, REFER TO THE LINE INDICATING 'REG4 =' FOR CONTROL REGISTER 4 ERROR INFORMATION. THE REMAINING CONTROL REGISTER INFORMATION IS GIVEN TO INDICATE WHAT WAS LOADED INTO THESE REGISTERS PREVIOUS TO THE ERROR. THIS IS DONE TO AID THE USER IN DETERMINING THE FAULT ON ERRORS WHICH NEED PREVIOUS CONTROL REGISTER SETUP.

THE ERROR TYPE MESSAGE IN THE ABOVE ERROR REPORT WILL BE ONE OF THOSE LISTED BELOW. THESE MESSAGES ARE REPORTED TO HELP THE USER IDENTIFY THE AREA OF LOGIC BEING TESTED IN WHICH THE ERROR WAS DETECTED. THESE ERROR TYPE MESSAGES ARE AS FOLLOWS:

OR ARRAY DATA ERROR - OR0 7:0
AND ARRAY DATA ERROR
FUSL7 FLIP-~~r~~LOP - OR ARRAY DATA ERROR
AND - OR ARRAY DATA ERROR

** CONTROL REGISTER 6 ERROR MESSAGE **

THERE ARE FOUR TYPES OF ERROR MESSAGES THAT ARE REPORTED FOR CONTROL REGISTER 6 ERRORS WHICH ARE SHOWN BELOW.

CVCDB DVC FTL ERR 00004 ON UNIT 00 TST 008 SUB 000 PC: XXXXXX
ERROR TYPE MESSAGE (SEE BELOW)
CONTROL REG 6 ERROR
REG0 = LOAD: XXXXXX READ: XXXXXX
REG2 = LOAD: XXXXXX READ: XXXXXX
REG6 = LOAD: XXXXXX READ: XXXXXX MASK: XXXXXX GOOD: XXXXXX BAD: XXXXXX

CVCDB DVC FTL ERR 00004 ON UNIT 00 TST 021 SUB 000 PC: XXXXXX
ERROR TYPE MESSAGE (SEE BELOW)
CONTROL REG 6 ERROR
TRAM ADDRESS REG = XXXXXX
REG0 - LOAD: XXXXXX READ: XXXXXX
REG2 = LOAD: XXXXXX READ: XXXXXX
REG6 = LOAD: XXXXXX READ: XXXXXX

CVCDB DVC FTL ERR 00004 ON UNIT 00 TST 056 SUB 000 PC: XXXXXX
ERROR TYPE MESSAGE (SEE BELOW)
CONTROL REG 6 ERROR
REG0 = LOAD: XXXXXX READ: XXXXXX
REG2 = LOAD: XXXXXX READ: XXXXXX
REG4 = LOAD: XXXXXX READ: XXXXXX MASK: XXXXXX GOOD: XXXXXX BAD: XXXXXX
REG6 - LOAD: XXXXXX READ: XXXXXX

CVCDB DVC FTL ER- J0004 ON UNIT 00 TST 053 SUB 000 PC: XXXXXX
ERROR TYPE MESSAGE (SEE BELOW)
CONTROL REG 6 ERROR
EVNT CNT LOADED: XXXXXX EVNT CNT BEFORE CNT DOWN: XXXXXX
REG0 = LOAD: XXXXXX MASK: XXXXXX
REG2 = LOAD: XXXXXX MASK: XXXXXX
REG4 = LOAD: XXXXXX READ: XXXXXX MASK: XXXXXX GOOD: XXXXXX BAD: XXXXXX
REG6 = LOAD: XXXXXX READ: XXXXXX

IN THE ABOVE ERRORS, REFER TO THE LINE INDICATING "REG6 =" FOR CONTROL REGISTER 6 ERROR INFORMATION. THE REMAINING CONTROL REGISTER INFORMATION IS GIVEN TO INDICATE WHAT WAS LOADED INTO THOSE REGISTERS PREVIOUS TO THE ERROR. THIS IS DONE TO AID THE USER IN DETERMINING THE FAULT ON ERRORS WHICH NEED PREVIOUS CONTROL REGISTER SETUP. THE SECOND AND LAST ERROR MESSAGE SHOWN ABOVE PROVIDE ADDITIONAL INFORMATION OF CONDITIONS SETUP PREVIOUS TO THE ERROR WHICH MAY BE HELPFUL TO THE USER IN DETERMINING THE ERROR.

THE ERROR TYPE MESSAGE IN THE ABOVE ERROR REPORTS WILL BE ONE OF THOSE LISTED BELOW. THESE MESSAGES ARE REPORTED TO HELP THE USER IDENTIFY THE AREA OF LOGIC BEING TESTED IN WHICH THE ERROR WAS DETECTED. THESE ERROR TYPE MESSAGES ARE AS FOLLOWS:

TRAM ADDRESS REG - TRAD 9:0
TRAM DATA IN BUF - TRDI 15:0
TRAM DATA IN BUF - TRDI 31:16
TRAM DATA IN BUF - TRDI 47:32
TRAM DATA IN BUF - TRDI 59:48
TRAM DATA IN BUF - TRDI 59:0
TRAM DATA IN BUF SELECTION
TRAM DATA ERROR - TRDI 15:0
TRAM DATA ERROR - TRDI 31:16
TRAM DATA ERROR - TRDI 47:32
TRAM DATA ERROR - TRDI 55:48
OR ADDRESS REG - ORAD 3:0
EVENT COUNTERS OR FOUT 3:0 ERROR
PDAL7 FAILED TO CLEAR EVENT COUNTERS
CDAL0 FAILED TO LOAD EVENT COUNTERS
FUSL 3:0 FLIP-FLOP ERROR
SBL 59:56 FLIP-FLOP ERROR
EXPT 7:0 FLIP-FLOP ERROR

4.0 PERFORMANCE AND PROGRESS REPORTS

AT THE END OF EACH PASS, THE PASS COUNT IS GIVEN ALONG WITH THE TOTAL NUMBER OF ERRORS REPORTED SINCE THE DIAGNOSTIC WAS STARTED. THE "LOOP" SWITCH CAN BE USED TO CONTROL HOW OFTEN THE END OF PASS MESSAGE IS PRINTED. SECTION 2.2 DESCRIBES SWITCHES.

5.0 DEVICE INFORMATION TABLES

CONTROL REGISTER 0 (163010)

15 CDAL15 BIT 15 = 1 READ DEVICE TYPE IN BITS 15-8. STATE ANALYZER DEVICE TYPE EQUALS 2 (1000)

BIT 15 = 0 READ DEVICE NUMBER INTO BITS 11-8.

14 CDAL14 ALWAYS A 0 ON READ
13 CDAL13 ALWAYS A 0 ON READ
12 CDAL12 ALWAYS A 0 ON READ

BITS 11-8 ARE USED TO SELECT THE DEVICE NUMBER OF THE STATE ANALYZER. THESE BITS MUST BE EQUAL TO THE SETTING OF SWITCHES DEV 3, DEV 2, DEV 1 AND DEV 0.

11 CDAL11
10 CDAL10
9 CDAL9
8 CDAL8

7 CDAL7 1 - DISABLE OUTPUTS OF 'OR ADDRESS REG'
 ENABLE FOUT 3:0 TO DRIVE 'OR' ADDRESS
 0 - ENABLE OUTPUTS OF 'OR ADDRESS REG'

6 CDAL6 1/0 CLOCK SIGNAL 'TRNST H'

5 CDAL5 1 - STOP TRACING WHEN 'TRAD10 H' SET HIGH
 0 - CONTINUOUS TRACING

4 CDAL4 1 - ENABLE ALL AND/OR ARRAY RAMS
 0 - ENABLE ONLY ONE AND/OR ARRAY RAM

3 CDAL3 TRACE RAM BUS SELECT
2 CDAL2 TRACE RAM BUS SELECT

CDAL3 CDAL2
0 0 ENABLE OUTPUTS OF TRACE RAM DATA IN BUFFER
 ONTO TRACE RAM BUS
0 1 ENABLE TRACE RAM DATA ONTO TRACE RAM BUS
1 0 ENABLE SYSTEM BUS AND SBL 59:56 FLIP-FLOPS
 ONTO TRACE RAM BUS

1 CDAL1 1 - ENABLE FUNCTION SELECT F/F'S ONTO SYSTEM BUS

0 CDAL0 1 - CLEAR TRAM ADDRESS REG, CLEAR TRACING FLIP-FLOP,
 CLEAR SBL 59:56 FLIP-FLOPS, AND RELOAD EVENT COUNTERS
 FROM EVENT COUNTER REGISTERS

CONTROL REGISTER 2 (163012)

15-8 BITS 15-8 ARE NOT AVAILABLE IN CONTROL REGISTER 2

7 PDAL7 1 - CLEAR EVENT COUNTERS
6 PDAL6 1 - PRESET TRACING FLIP-FLOP
5 PDAL5 0 - CLEAR FUNCTION SELECTS
4 PDAL4 1 - EXTERNAL PROBE 'CLK' SIGNAL WILL LOAD EXTP 7:0
 FLIP-FLOP'S WHEN 'CLK' IS SET LOW.
 0 - EXTERNAL PROBE 'CLK' SIGNAL WILL LOAD EXTP 7:0
 FLIP-FLOP'S WHEN 'CLK' IS SET HIGH.
3 PDAL3 SELECT POINTER REGISTER
2 PDAL2 SELECT POINTER REGISTER
1 PDAL1 SELECT POINTER REGISTER

0 PDALO SELECT POINTER REGISTER

STATE ANALYZER'S POINTER REGISTER AND CONTROL REGISTER 4 (163014)
PDAL BITS 3:0 - SIGNAL - DESCRIPTION

00	PTER0 L	WRITE/READ AND ARRAY RAM 0
01	PTER1 L	WRITE/READ AND ARRAY RAM 1
02	PTER2 L	WRITE/READ AND ARRAY RAM 2
03	PTER3 L	WRITE/READ AND ARRAY RAM 3
04	PTER4 L	WRITE/READ AND ARRAY RAM 4
05	PTER5 L	WRITE/READ AND ARRAY RAM 5
06	PTER6 L	WRITE/READ AND ARRAY RAM 6
07	PTER7 L	WRITE/READ AND ARRAY RAM 7
10	PTER8 L	WRITE/READ AND ARRAY RAM 8
11	PTER9 L	WRITE/READ AND ARRAY RAM 9
12	PTER10 L	WRITE/READ AND ARRAY RAM 10
13	PTER11 L	WRITE/READ AND ARRAY RAM 11
14	PTER12 L	WRITE/READ AND ARRAY RAM 12
15	PTER13 L	WRITE/READ AND ARRAY RAM 13
16	PTER14 L	WRITE/READ AND ARRAY RAM 14
17	PTER15 L	WRITE/READ OR ARRAY RAM'S

STATE ANALYZER'S POINTER REGISTER AND CONTROL REGISTER 6 (163016)

PDAL BITS 3:0 - SIGNAL - DESCRIPTION

00	PTER0 L	WRITE/READ TRACE RAM (TRAM) ADDRESS REG
01	PTER1 L	WRITE TRAM 15:0 WITH TRDI DATA FROM TRAM BUS SELECTED.
02	PTER2 L	READ TRDI 15:0 DATA FROM TRAM BUS SELECTED WRITE TRAM 31:16 WITH TRDI DATA FROM TRAM BUS SELECTED.
03	PTER3 L	READ TRDI 31:16 DATA FROM TRAM BUS SELECTED WRITE TRAM 47:32 WITH TRDI DATA FROM TRAM BUS SELECTED
04	PTER4 L	READ TRDI 47:32 DATA FROM TRAM BUS SELECTED. WRITE TRAM 55:48 WITH TRDI DATA FROM TRAM BUS SELECTED.
05	PTER5 L	READ TRDI 59:48 DATA FROM TRAM BUS SELECTED. WRITE TRAM DATA IN BUFFER 15:0 FROM Q-BUS DATA BITS 15:0
06	PTER6 L	WRITE TRAM DATA IN BUFFER 31:16 FROM Q-BUS DATA BITS 15:0.
07	PTER7 L	WRITE TRAM DATA IN BUFFER 47:32 FROM Q-BUS DATA BITS 15:0
10	PTER8 L	WRITE TRAM DATA IN BUFFER 59:48 FROM Q-BUS DATA BITS 11:0.
11	PTER9 L	LOAD EVENT COUNTER REGISTER 0 AND EVENT COUNTER 0. CLEAR SBL56 FLIP-FLOP
12	PTER10 L	LOAD EVENT COUNTER REGISTER 1 AND EVENT COUNTER 1. CLEAR SBL57 FLIP-FLOP.
13	PTER11 L	LOAD EVENT COUNTER REGISTER 2 AND EVENT COUNTER 2. CLEAR SBL58 FLIP-FLOP.
14	PTER12 L	LOAD EVENT COUNTER REGISTER 3 AND EVENT COUNTER 3. CLEAR SBL59 FLIP-FLOP
15	PTER13 L	NOT USED

16 PTER14 L NOT USED
17 PTER15 L READ/WRITE OR ADDRESS REGISTER (CDAL7=0)
READ FOUR F/F'S ON 'OR ADDRESS BITS (CDAL7=1)

NOTE: THE TRACE RAM (TRAM) BUS SELECTED IS CONTROLLED BY CONTROL REGISTER 0 BITS CDAL3 AND CDAL2.

6.0 TEST SUMMARIES

TEST 1:

THIS TEST WILL CHECK THAT THE STATE ANALYZER CAN BE SELECTED AND INITIALIZED TO A KNOWN STATE. THIS TEST WILL BE EXECUTED AT THE BEGINNING OF EVERY TEST TO PUT THE MODULE IN A KNOWN STATE. THE TEST WILL LOAD THE DEVICE NUMBER INTO CONTROL REGISTER 0 AND CHECK THAT THE DEVICE NUMBER CAN BE READ BACK CORRECTLY. THE LOW BYTE OF CONTROL REGISTER 0 WILL BE CHECKED TO BE ZERO. THE TEST WILL THEN LOAD THE DEVICE NUMBER AND THE SIGNAL CDAL15 INTO CONTROL REGISTER 0 AND CHECK THAT THE DEVICE TYPE AND THE LOW BYTE CAN BE READ BACK CORRECTLY. THE TEST WILL THEN CLEAR THE SIGNAL CDAL15 IN CONTROL REGISTER 0 AND CHECK THE DEVICE NUMBER IN THE LOW BYTE AGAIN. THE TEST WILL ALSO LOAD ALL ZEROES INTO CONTROL REGISTER 2 AND CHECK THAT ALL ALL ZEROES CAN BE READBACK FROM CONTROL REGISTER 2.

TEST 2:

THIS TEST WILL CHECK THAT CONTROL REGISTER 0 READ/WRITE BITS CDAL7, CDAL6, CDAL5, CDAL4, CDAL3, CDAL2, CDAL1 AND CDAL0 CAN BE SET TO ALL ONES AND THEN ALL ZEROES.

TEST 3:

THIS TEST WILL CHECK CONTROL REGISTER 0 READ/WRITE BITS CDAL7 TO CDAL0 WITH AN ALTERNATING ONES AND ZEROES PATTERN (252) AND THEN AN ALTERNATING ZEROES AND ONES PATTERN (125).

TEST 4:

THIS TEST WILL CHECK CONTROL REGISTER 0 READ/WRITE BITS CDAL7 TO CDAL0 USING A BINARY COUNT PATTERN. THE TEST PATTERN WILL START WITH 0 AND INCREMENT UNTIL THE TEST PATTERN 377 HAS BEEN LOADED INTO CONTROL REGISTER 0 AND CHECKED.

TEST 5:

THIS TEST WILL CHECK CONTROL REGISTER 2 READ/WRITE BITS, PDAL7, PDAL6, PDAL5, PDAL4, PDAL3, PDAL2, PDAL1, AND PDAL0, TO BE SET TO ALL ONES AND THEN TO ALL ZEROES.

TEST 6:

THIS TEST WILL CHECK CONTROL REGISTER 2 READ/WRITE BITS PDAL7 TO PDAL0 WITH AN ALTERNATING ONES AND ZEROES PATTERN (252) AND THEN AN ALTERNATING ZEROES AND ONES PATTERN (125).

TEST 7:

THIS TEST WILL CHECK CONTROL REGISTER 2 READ/WRITE BITS PDAL7 TO PDAL0 USING A BINARY COUNT PATTERN. THE TEST PATTERN WILL START WITH 0 AND INCREMENT UNTIL THE TEST PATTERN 377 HAS BEEN LOADED AND TESTED.

TEST 8:

THIS TEST WILL CHECK THE TRACE RAM ADDRESS REGISTER BITS (TRAD10-TRAD0) BY LOADING A PATTERN OF ALL ONES (3777) INTO THE ADDRESS REGISTER AND THEN READING AND CHECKING THE ADDRESS REGISTER FOR ALL ONES. THE TEST WILL THEN LOAD, READ AND CHECK THE TRACE RAM ADDRESS REGISTER WITH A DATA PATTERN OF ALL ZEROES. TO WRITE AND READ THE TRACE RAM ADDRESS REGISTER, THE PROGRAM WILL CLEAR CONTROL REGISTER 0 BITS CDAL7 TO CDAL0, CLEAR CONTROL REGISTER 2 BITS PDAL7 TO PDAL0, LOAD THE DATA PATTERN INTO THE TRACE RAM ADDRESS REGISTER VIA A WRITE COMMAND TO CONTROL REGISTER 6, AND THEN READ THE TRACE RAM ADDRESS REGISTER VIA A READ COMMAND TO CONTROL REGISTER 6. WHEN PDAL3 TO PDAL0 ARE SET TO A 0, THE SIGNAL PTERO L WILL BE ASSERTED LOW IN THE POINTER REGISTER. THIS SIGNAL BEING SET LOW, ALONG WITH A WRITE OR READ COMMAND TO CONTROL REGISTER 6 WILL ASSERT THE SIGNALS WPTO L AND RPTO L RESPECTIVELY. THE SIGNAL WPTO L WILL LOAD THE ADDRESS INTO THE TRACE RAM ADDRESS REGISTER, AND THE SIGNAL RPTO L WILL READ THE ADDRESS FROM THE TRACE RAM ADDRESS REGISTER.

TEST 9:

THIS TEST WILL CHECK THE TRACE RAM ADDRESS REGISTER BITS (TRAD10-TRAD0) BY LOADING AN ALTERNATING ONES AND ZEROES PATTERN (2525) INTO THE TRACE RAM ADDRESS REGISTER AND THEN READING AND CHECKING THE ADDRESS REGISTER FOR THE PATTERN LOADED. THE TEST WILL THEN LOAD, READ AND CHECK THE TRACE RAM ADDRESS REGISTER WITH AN ALTERNATING ZEROES AND ONES DATA PATTERN (1252).

TEST 10:

THIS TEST WILL CHECK THE TRACE RAM ADDRESS REGISTER BITS (TRAD10-TRAD0) USING A BINARY COUNT PATTERN. THE DATA PATTERN WILL START WITH ZERO AND INCREMENT BY ONE UNTIL THE DATA PATTERN 3777 HAS BEEN LOADED AND CHECKED.

TEST 11:

THIS TEST WILL CHECK THAT THE TRACE RAM ADDRESS REGISTER CAN BE CLEARED WHEN CONTROL REGISTER 0 SIGNAL CDAL 0 H IS SET TO A ONE. THE TEST WILL LOAD ALL ONES (3777) INTO THE TRACE RAM ADDRESS REGISTER AND CHECK THAT ALL ONES WERE LOADED. THE TEST WILL THEN SET THE SIGNAL CDAL 0 H TO A ONE IN CONTROL REGISTER 0 AND THEN READ THE TRACE RAM ADDRESS REGISTER CHECKING IT TO BE 0. THE SIGNAL CDAL 0 H WILL THEN BE CLEARED AND THE TRACE RAM ADDRESS REGISTER WILL BE CHECKED AGAIN TO CONTAIN ALL ZEROES.

TEST 12:

THIS TEST WILL CHECK THE TRACE RAM DATA IN BUFFER REGISTER BITS TRDI15 H TO TRDI0 H FROM THE LSI-11 BUS. THE TEST WILL WRITE, READ AND CHECK THE TRACE RAM DATA IN BUFFER WITH A DATA PATTERN OF ALL ONES (177777) AND THEN ALL ZEROES (000000).

TEST 13:

THIS TEST WILL CHECK THE TRACE RAM DATA IN BUFFER REGISTER BITS TRDI15 H TO TRDI0 H FROM THE LSI-11 BUS. THE TEST WILL WRITE, READ AND CHECK THE TRACE RAM DATA IN BUFFER WITH AN ALTERNATING ONES AND ZEROES DATA PATTERN (125252) AND THEN AN ALTERNATING ZEROES AND ONES DATA PATTERN (052525).

TEST 14:

THIS TEST WILL CHECK THE TRACE RAM DATA IN BUFFER REGISTER BITS TRDI31 H TO TRDI16 H FROM THE LSI-11 BUS. THE TEST WILL WRITE, READ AND CHECK THE TRACE RAM DATA IN BUFFER WITH A DATA PATTERN OF ALL ONES (177777) AND THEN ALL ZEROES (000000).

TEST 15:

THIS TEST WILL CHECK THE TRACE RAM DATA IN BUFFER REGISTER BITS TRDI31 H TO TRDI16 H FROM THE LSI-11 BUS. THE TEST WILL WRITE, READ AND CHECK THE TRACE RAM DATA IN BUFFER WITH AN ALTERNATING ONES AND ZEROES DATA PATTERN (125252) AND THEN AN ALTERNATING ZEROES AND ONES DATA PATTERN (052525).

TEST 16:

THIS TEST WILL CHECK THE TRACE RAM DATA IN BUFFER REGISTER BITS TRDI47 H TO TRDI32 H FROM THE LSI-11 BUS. THE TEST WILL WRITE, READ AND CHECK THE TRACE RAM DATA IN BUFFER WITH A DATA PATTERN OF ALL ONES (177777) AND THEN ALL ZEROES (000000).

TEST 17:

THIS TEST WILL CHECK THE TRACE RAM DATA IN BUFFER REGISTER BITS TRDI47 H TO TRDI32 H FROM THE LSI-11 BUS. THE TEST WILL WRITE, READ AND CHECK THE TRACE RAM DATA IN BUFFER WITH AN ALTERNATING ONES AND ZEROES DATA PATTERN (125252) AND THEN AN ALTERNATING ZEROES AND ONES DATA PATTERN (052525).

TEST 18:

THIS TEST WILL CHECK THE TRACE RAM DATA IN BUFFER REGISTER BITS TRDI59 H TO TRDI48 H FROM THE LSI-11 BUS. THE TEST WILL WRITE, READ AND CHECK THE TRACE RAM DATA IN BUFFER WITH A DATA PATTERN OF ALL ONES (007777) AND THEN ALL ZEROES (000000).

TEST 19:

THIS TEST WILL CHECK THE TRACE RAM DATA IN BUFFER REGISTER BITS TRDI59 H TO TRDI48 H FROM THE LSI-11 BUS. THE TEST WILL WRITE, READ AND CHECK THE TRACE RAM DATA IN BUFFER WITH AN ALTERNATING ONES AND ZEROES DATA PATTERN (005252) AND THEN AN ALTERNATING ZEROES AND ONES DATA PATTERN (002525).

TEST 20:

THIS TEST WILL CHECK THE TRACE RAM DATA IN BUFFER REGISTERS FROM THE L1-11 BUS TO BE SELECTED CORRECTLY BY THE POINTER REGISTER. THE TEST WILL WRITE AND CHECK TRDI BITS 15:0 WITH A DATA PATTERN EQUAL TO 1, TRDI BITS 31:16 WITH A DATA PATTERN EQUAL TO 2, TRDI BITS 47:32 WITH A DATA PATTERN EQUAL TO 3 AND TRDI BITS 59:48 WITH A DATA PATTERN EQUAL TO 4. THE TEST WILL READ EACH SET OF TRACE RAM DATA IN BITS CHECKING THE BUFFERS TO CONTAIN THE CORRECT DATA PATTERN.

TEST 21:

THIS TEST WILL CHECK TRACE RAM BITS TRDI 15:0 WITH A DATA PATTERN OF 125252 AND 052525. EACH LOCATION OF THE 1K TRACE RAM WILL BE CHECKED WITH THESE DATA PATTERNS.

TEST 22:

THIS TEST WILL CHECK TRACE RAM BITS TRDI 31:16 WITH A DATA PATTERN OF 125252 AND 052525. EACH LOCATION OF THE 1K TRACE RAM WILL BE CHECKED WITH THESE DATA PATTERNS.

TEST 23:

THIS TEST WILL CHECK TRACE RAM BITS TRDI 47:32 WITH A DATA PATTERN OF 125252 AND 052525. EACH LOCATION OF THE 1K TRACE RAM WILL BE CHECKED WITH THESE DATA PATTERNS.

TEST 24:

THIS TEST WILL CHECK TRACE RAM BITS TRDI 55:48 WITH A DATA PATTERN OF 252 AND 525. EACH LOCATION OF THE TRACE RAM WILL BE CHECKED WITH THESE DATA PATTERNS. HOWEVER THE TRACE RAM DATA IN BUFFERS WHICH LOAD TRACE RAM BITS TRDI 55:48 WILL BE LOADED WITH DATA PATTERNS 5252 AND 2525. TRACE RAM DATA IN BUFFER BITS 59:56 ARE NOT LOADED INTO ANY TRACE RAMS.

TEST 25:

THIS TEST WILL CHECK TRACE RAM TRDI 15:0 TO BE ADDRESSED CORRECTLY AND THAT NO ADDRESSES ARE SHORTED TOGETHER INTERNAL TO THE RAM CHIPS. THE TEST WILL LOAD AND CHECK EACH TRACE RAM ADDRESS WITH DATA EQUAL TO ITS ADDRESS. ONCE ALL OF THE 1K ADDRESSES HAVE BEEN WRITTEN AND CHECKED, THE TEST WILL RESET THE ADDRESS POINTER TO THE BEGINNING ADDRESS AND CHECK THE LOCATION TO CONTAIN AS DATA ITS ADDRESS. THE TEST WILL THEN WRITE THE 1'S COMPLEMENT OF ITS ADDRESS INTO THE LOCATION AND CHECK THAT THE 1'S COMPLEMENT WAS WRITTEN. THE TEST WILL REPEAT THIS SEQUENCE FOR ALL ADDRESSES OF THE TRACE RAM. WHEN ALL ADDRESSES HAVE BEEN WRITTEN WITH THE ONES COMPLEMENT OF ITS ADDRESS, THE TEST WILL RESET THE ADDRESS POINTER TO THE BEGINNING ADDRESS AND READ EACH LOCATION OF THE 1K TRACE RAM CHECKING THE DATA TO BE THE ONES COMPLEMENT OF THE ADDRESS BEING TESTED.

TEST 26:

THIS TEST WILL CHECK TRACE RAM TRDI 31:16 TO BE ADDRESSED CORRECTLY AND THAT NO ADDRESSES ARE SHORTED TOGETHER INTERNAL TO THE RAM CHIPS. THE TEST WILL LOAD AND CHECK EACH TRACE RAM ADDRESS WITH DATA EQUAL TO ITS

ADDRESS. ONCE ALL OF THE 1K ADDRESSES HAVE BEEN WRITTEN AND CHECKED, THE TEST WILL RESET THE ADDRESS POINTER TO THE BEGINNING ADDRESS AND CHECK THE LOCATION TO CONTAIN AS DATA ITS ADDRESS. THE TEST WILL THEN WRITE THE 1'S COMPLEMENT OF ITS ADDRESS INTO THE LOCATION AND CHECK THAT THE 1'S COMPLEMENT WAS WRITTEN. THE TEST WILL REPEAT THIS SEQUENCE FOR ALL ADDRESSES OF THE TRACE RAM. WHEN ALL ADDRESSES HAVE BEEN WRITTEN WITH THE ONES COMPLEMENT OF ITS ADDRESS, THE TEST WILL RESET THE ADDRESS POINTER TO THE BEGINNING ADDRESS AND READ EACH LOCATION OF THE 1K TRACE RAM CHECKING THE DATA TO BE THE ONES COMPLEMENT OF THE ADDRESS BEING TESTED.

TEST 27:

THIS TEST WILL CHECK TRACE RAM TRDI 47:32 TO BE ADDRESSED CORRECTLY AND THAT NO ADDRESSES ARE SHORTED TOGETHER INTERNAL TO THE RAM CHIPS. THE TEST WILL LOAD AND CHECK EACH TRACE RAM ADDRESS WITH DATA EQUAL TO ITS ADDRESS. ONCE ALL OF THE 1K ADDRESSES HAVE BEEN WRITTEN AND CHECKED, THE TEST WILL RESET THE ADDRESS POINTER TO THE BEGINNING ADDRESS AND CHECK THE LOCATION TO CONTAIN AS DATA ITS ADDRESS. THE TEST WILL THEN WRITE THE 1'S COMPLEMENT OF ITS ADDRESS INTO THE LOCATION AND CHECK THAT THE 1'S COMPLEMENT WAS WRITTEN. THE TEST WILL REPEAT THIS SEQUENCE FOR ALL ADDRESSES OF THE TRACE RAM. WHEN ALL ADDRESSES HAVE BEEN WRITTEN WITH THE ONES COMPLEMENT OF ITS ADDRESS, THE TEST WILL RESET THE ADDRESS POINTER TO THE BEGINNING ADDRESS AND READ EACH LOCATION OF THE 1K TRACE RAM CHECKING THE DATA TO BE THE ONES COMPLEMENT OF THE ADDRESS BEING TESTED.

TEST 28:

THIS TEST WILL CHECK TRACE RAM TRDI 55:48 TO BE ADDRESSED CORRECTLY AND THAT NO ADDRESSES ARE SHORTED TOGETHER INTERNAL TO THE RAM CHIPS. THE TEST WILL LOAD AND CHECK EACH TRACE RAM ADDRESS WITH DATA EQUAL TO ITS ADDRESS. ONCE ALL OF THE 1K ADDRESSES HAVE BEEN WRITTEN AND CHECKED, THE TEST WILL RESET THE ADDRESS POINTER TO THE BEGINNING ADDRESS AND CHECK THE LOCATION TO CONTAIN AS DATA ITS ADDRESS. THE TEST WILL THEN WRITE THE 1'S COMPLEMENT OF ITS ADDRESS INTO THE LOCATION AND CHECK THAT THE 1'S COMPLEMENT WAS WRITTEN. THE TEST WILL REPEAT THIS SEQUENCE FOR ALL ADDRESSES OF THE TRACE RAM. WHEN ALL ADDRESSES HAVE BEEN WRITTEN WITH THE ONES COMPLEMENT OF ITS ADDRESS, THE TEST WILL RESET THE ADDRESS POINTER TO THE BEGINNING ADDRESS AND READ EACH LOCATION OF THE 1K TRACE RAM CHECKING THE DATA TO BE THE ONES COMPLEMENT OF THE ADDRESS BEING TESTED.

TEST 29:

THIS TEST WILL CHECK THAT THE TRACE RAM ADDRESS REGISTER CAN COUNT UP BY ONE WHEN THE SIGNAL "CTR L" IS PULSED. THE TRACE RAM ADDRESS REGISTER WILL BE COUNTED UP BY ONE FROM ADDRESS 0 TO ADDRESS 3777 AND THEN BACK TO ADDRESS 0. IN ORDER TO PULSE THE SIGNAL "CTR L" THE PROGRAM WILL SET AND CLEAR THE SIGNAL CDAL6 IN CONTROL REGISTER 0 WHICH WILL CAUSE THE SIGNALS TRANST H AND TRST L TO PULSE, WHICH WILL CAUSE THE SIGNAL ANST L TO PULSE, WHICH WILL PULSE THE SIGNAL ORST L. WITH THE TRACING FLIP-FLOP HELD IN THE PRESET STATE BY THE SIGNAL PDAL6 BEING SET TO A ZERO AND THE SIGNALS TRST L AND TRANST H BEING PULSED, A PULSE WILL OCCUR ON THE SIGNAL CTR L.

TEST 30:

THIS TEST WILL CHECK THAT THE TRACING FLIP-FLOP CAN BE SET BY PDAL6 IN CONTROL REGISTER 2 AND CLEARED BY CDAL0 IN CONTROL REGISTER 0.

TEST 31:

THIS TEST WILL CHECK THAT THE TRACE RAM ADDRESS REGISTER CAN BE INCREMENTED BY ONE VIA THE SIGNAL "CTR L" WHEN THE TRACING FLIP-FLOP IS SET TO A ONE, CDAL REGISTER BIT 5 IS SET TO A ONE, TRACE RAM ADDRESS REGISTER BIT 10 IS SET TO A ZERO AND THE SIGNALS TRST L AND TRANST H ARE PULSED. THE TEST WILL CHECK THAT THE TRACE RAM ADDRESS REGISTER WILL NOT GET INCREMENTED BY THE SIGNAL "CTR L" WHEN THE TRACING FLIP-FLOP IS SET TO ONE, CDAL REGISTER BIT 5 IS SET TO A ONE, TRACE RAM ADDRESS REGISTER BIT 10 IS SET TO A ONE AND THE SIGNALS TRST L AND TRANST H ARE PULSED. THE TEST WILL THEN CHECK THAT THE TRACE RAM ADDRESS REGISTER WILL GET INCREMENTED BY VIA VIA THE SIGNAL "CTR L" WHEN THE TRACING FLIP-FLOP IS SET TO A ONE, CDAL REGISTER BIT 5 IS SET TO A ZERO, TRACE RAM ADDRESS REGISTER BIT 10 IS SET TO A ONE AND THE SIGNALS TRST L AND TRANST H ARE PULSED.

TEST 32:

THE TEST WILL CHECK THAT THE TRACE RAMS CAN BE LOADED FROM THE TRACE RAM DATA IN BUFFERS VIA THE SIGNALS "CTR H" AND "CTR L".

THE TEST WILL LOAD AND CHECK EACH TRACE RAM DATA IN BUFFER WITH THE FOLLOWING DATA PATTERNS:

TRDI 15:0 - DATA PATTERN OF 151515
TRDI 31:16 - DATA PATTERN OF 113131
TRDI 47:32 - DATA PATTERN OF 074747
TRDI 59:48 - DATA PATTERN OF 005555

THE TEST WILL ASSERT THE SIGNAL TRSLO L BY CLEARING THE LOW BYTE OF CONTROL REGISTER 0. THE SIGNAL TRSLO L WILL ENABLE THE OUTPUTS OF THE TRACE RAM DATA IN BUFFERS. THE TEST WILL LOAD ADDRESS 0 INTO THE TRACE RAM ADDRESS REGISTER TO SELECT ADDRESS 0 OF ALL TRACE RAMS. THE TEST WILL THEN PRESET THE TRACING FLIP-FLOP TO THE HIGH STATE BY SETTING THE BIT PDAL6 IN CONTROL REGISTER 2. THE TEST WILL NOW SET AND CLEAR THE SIGNAL CDAL6 IN CONTROL REGISTER 0. SETTING AND CLEARING THE SIGNAL CDAL6 WITH THE TRACING FLIP-FLOP IN THE PRESET STATE, WILL CAUSE THE SIGNALS CTR L AND CTR H TO PULSE. THE SIGNAL CTR L WILL INCREMENT THE TRACE RAM ADDRESS REGISTER BY ONE. THE SIGNALS CTR L AND CTR H WILL LOAD THE TRACE RAM DATA IN BUFFERS INTO ADDRESS 0 OF TRACE RAM BITS TRDI 55:0. AFTER SETTING AND CLEARING CDAL6, THE PROGRAM WILL CHECK THAT THE TRACE RAM ADDRESS REGISTER INCREMENTED TO ADDRESS 1. THE TEST WILL THEN RESET THE TRACE RAM ADDRESS REGISTER TO ADDRESS 0. THE TEST WILL THEN ASSERT THE SIGNAL TRSL1 L BY SETTING THE SIGNAL CDAL2 IN CONTROL REGISTER 0. THE SIGNAL TRSL1 L WILL ENABLE THE TRACE RAMS TO BE READ. THE TEST WILL NOW READ ADDRESS 0 OF EACH TRACE RAM CHECKING THE DATA TO BE THAT WHICH WAS WRITTEN PREVIOUSLY INTO THE TRACE RAM DATA IN BUFFERS.

TEST 33:

THIS TEST WILL CHECK THE OR ADDRESS REGISTER BITS (ORAD3-ORAD0) BY

LOADING AN ALTERNATING ONES AND ZEROES DATA PATTERN (12) AND THEN LOADING AND ALTERNATING ZEROES AND ONES DATA PATTERN (05). TO WRITE AND READ THE OR ADDRESS REGISTER, THE PROGRAM WILL CLEAR CONTROL REGISTER 0 BITS (CDAL7-CDAL0). CDAL7 BEING A ZERO WILL ENABLE THE OUTPUTS OF THE OR ADDRESS REGISTER. THE PROGRAM WILL SET PDAL3 TO PDAL0 TO A ONE IN CONTROL REGISTER 2 WHICH WILL CAUSE THE SIGNAL PTER15 L TO BE ASSERTED IN THE POINTER REGISTER. ON A WRITE COMMAND TO CONTROL REGISTER 6 WITH THE SIGNAL PTER15 L ASSERTED, A PULSE WILL BE ISSUED ON THE SIGNAL WPT15 H. THE SIGNAL WPT15 H WILL LOAD THE DATA FROM BITS 3-0 ON THE WRITE COMMAND INTO OR ADDRESS REGISTER BITS (ORAD3-ORAD0). ON A READ COMMAND TO CONTROL REGISTER 6 WITH THE SIGNAL PTER15 L ASSERTED, A PULSE WILL OCCUR ON THE SIGNAL RPT15 H. THE SIGNAL RPT15 H WILL READ THE DATA FROM THE OR ADDRESS REGISTER.

TEST 34:

THIS TEST WILL CHECK THE OR ADDRESS REGISTER BITS ORAD3 TO ORAD0 USING A BINARY COUNT PATTERN STARTING WITH A DATA PATTERN OF ZERO AND INCREMENTING THE PATTERN BY ONE UNTIL THE DATA PATTERN 17 HAS BEEN LOADED AND CHECKED.

TEST 35:

THIS TEST WILL CHECK EACH LOCATION OF THE OR APRAY RAM (OR0 7:0) WITH AN ALTERNATING ONES AND ZEROES DATA PATTERN (252) AND AN ALTERNATING ZEROES AND ONES DATA PATTERN (125).

THE FOLLOWING SEQUENCE WILL BE REPEATED FOR EACH ADDRESS OF THE OR ARRAY RAM. THE TEST WILL CLEAR ALL THE LOW BITS IN CONTROL REGISTER 0. CDAL7 ENABLES OR ADDRESS REGISTER OUTPUTS. CDAL4 ON A ONE WILL ALLOW ONLY ONE AND/OR ARRAY TO BE SELECTED VIA THE POINTER REGISTER. THE OR ARRAY RAMS WILL BE SELECTED IN THIS TEST BY SETTING PTER15 L IN THE POINTER REGISTER WHICH WILL CAUSE THE SIGNAL PLSL15 L TO BE ASSERTED. THE SIGNAL PLSL15 L WILL ENABLE THE OR ARRAY RAMS TO BE WRITTEN OR READ. THE TEST WILL LOAD THE ADDRESS TO BE TESTED INTO THE OR ADDRESS REGISTER. TO LOAD THE ADDRESS, THE PROGRAM WILL ISSUE A WRITE COMMAND TO CONTROL REGISTER 6. WHEN A WRITE COMMAND IS ISSUED TO CONTROL REGISTER 6 WITH THE SIGNAL PTER15 L ASSERTED, A PULSE WILL BE ISSUED ON THE SIGNAL WPT15 H WHICH WILL LOAD THE OR ADDRESS REGISTER. TO READ THE OR ADDRESS REGISTER, THE TEST WILL ISSUE A READ COMMAND TO CONTROL REGISTER 6 WHICH WILL CAUSE A PULSE ON THE SIGNAL RPT15 H. THE SIGNAL RPT15 H WILL READ THE DATA FROM THE OR ADDRESS REGISTER. THE TEST WILL NOW WRITE AND READ THE OR ARRAY LOCATION WITH AN ALTERNATING ONES AND ZEROES DATA PATTERN (252). TO WRITE THE OR ARRAY RAM LOCATION, THE TEST WILL ISSUE A WRITE COMMAND TO CONTROL REGISTER 4. WHEN A WRITE COMMAND IS ISSUED TO CONTROL REGISTER 4 WITH THE SIGNAL PTER15 L ASSERTED, A PULSE WILL BE ISSUED ON THE SIGNAL WPLA15 L. THE SIGNAL WPLA15 L WILL WRITE THE DATA INTO THE OR ARRAY RAM LOCATION. TO READ THE OR ARRAY RAM LOCATION, THE TEST WILL ISSUE A READ COMMAND TO CONTROL REGISTER 4. THE TEST WILL NOW LOAD, READ AND CHECK THE RAM LOCATION WITH AN ALTERNATING ZEROS AND ONES DATA PATTERN (125).

TEST 36:

THIS TEST WILL CHECK THAT ALL ADDRESSES IN THE OR ARRAY RAMS CAN BE ADDRESSED CORRECTLY AND THAT WRITING ONE ADDRESS WILL NOT WRITE ANOTHER

ADDRESS PREVIOUSLY WRITTEN (ADDRESS SHORT). THE TEST WILL WRITE AND CHECK EACH LOCATION OF THE OR ARRAY RAM WITH DATA EQUAL TO ITS ADDRESS. THE DATA PATTERN FOR THE TOP 4 BITS OF THE OR ARRAY RAM WILL BE THE SAME AS THE DATA PATTERN FOR THE LOW 4 BITS OF THE OR ARRAY RAM. AFTER WRITING ALL LOCATIONS OF THE OR ARRAY RAM, THE TEST WILL READ EACH LOCATION OF THE RAM CHECKING THE DATA TO BE EQUAL TO ITS ADDRESS. THE TEST WILL THEN READ EACH LOCATION CHECKING THE DATA TO BE EQUAL TO ITS ADDRESS AND THEN WRITING AND CHECKING THE LOCATION WITH THE ONES COMPLEMENT OF ITS ADDRESS. IF A LOCATION ON THE FIRST READ DOES NOT EQUAL ITS ADDRESS, THEN WRITING A PREVIOUS LOCATION PROBABLY WROTE THE LOCATION IN ERROR ALSO. AFTER ALL LOCATIONS HAVE BEEN TESTED IN THIS MANNER THE PROGRAM WILL READ THE OR ARRAY RAMS AGAIN CHECKING EACH LOCATION TO CONTAIN AS DATA THE ONES COMPLEMENT OF ITS ADDRESS.

TEST 37:

THIS TEST WILL CHECK EACH LOCATION OF THE AND ARRAY RAM WITH AN ALTERNATING ONES AND ZEROES DATA PATTERN (12) AND AN ALTERNATING ZEROES AND ONES DATA PATTERN (05). THE AND ARRAY RAM BEING TESTED IS THE ONE SELECTED BY THE SIGNAL PLSL0 L AND ADDRESSED BY TRACE RAM DATA IN BUFFER BITS TRDI 3:0.

TEST 38:

THIS TEST WILL CHECK EACH LOCATION OF THE AND ARRAY RAM WITH AN ALTERNATING ONES AND ZEROES DATA PATTERN (12) AND AN ALTERNATING ZEROES AND ONES DATA PATTERN (05). THE AND ARRAY RAM BEING TESTED IS THE ONE SELECTED BY THE SIGNAL PLSL1 L AND ADDRESSED BY TRACE RAM DATA IN BUFFER BITS TRDI 7:4.

TEST 39:

THIS TEST WILL CHECK EACH LOCATION OF THE AND ARRAY RAM WITH AN ALTERNATING ONES AND ZEROES DATA PATTERN (12) AND AN ALTERNATING ZEROES AND ONES DATA PATTERN (05). THE AND ARRAY RAM BEING TESTED IS THE ONE SELECTED BY THE SIGNAL PLSL2 L AND ADDRESSED BY TRACE RAM DATA IN BUFFER BITS TRDI 11:8.

TEST 40:

THIS TEST WILL CHECK EACH LOCATION OF THE AND ARRAY RAM WITH AN ALTERNATING ONES AND ZEROES DATA PATTERN (12) AND AN ALTERNATING ZEROES AND ONES DATA PATTERN (05). THE AND ARRAY RAM BEING TESTED IS THE ONE SELECTED BY THE SIGNAL PLSL3 L AND ADDRESSED BY TRACE RAM DATA IN BUFFER BITS TRDI 15:12.

TEST 41:

THIS TEST WILL CHECK EACH LOCATION OF THE AND ARRAY RAM WITH AN ALTERNATING ONES AND ZEROES DATA PATTERN (12) AND AN ALTERNATING ZEROES AND ONES DATA PATTERN (05). THE AND ARRAY RAM BEING TESTED IS THE ONE SELECTED BY THE SIGNAL PLSL4 L AND ADDRESSED BY TRACE RAM DATA IN BUFFER BITS TRDI 19:16.

TEST 42:

THIS TEST WILL CHECK EACH LOCATION OF THE AND ARRAY RAM WITH AN ALTERNATING ONES AND ZEROES DATA PATTERN (12) AND AN ALTERNATING ZEROES AND ONES DATA PATTERN (05). THE AND ARRAY RAM BEING TESTED IS THE ONE SELECTED BY THE SIGNAL PLSL5 L AND ADDRESSED BY TRACE RAM DATA IN BUFFER BITS TRDI 23:20.

TEST 43:

THIS TEST WILL CHECK EACH LOCATION OF THE AND ARRAY RAM WITH AN ALTERNATING ONES AND ZEROES DATA PATTERN (12) AND AN ALTERNATING ZEROES AND ONES DATA PATTERN (05). THE AND ARRAY RAM BEING TESTED IS THE ONE SELECTED BY THE SIGNAL PLSL6 L AND ADDRESSED BY TRACE RAM DATA IN BUFFER BITS TRDI 27:24.

TEST 44:

THIS TEST WILL CHECK EACH LOCATION OF THE AND ARRAY RAM WITH AN ALTERNATING ONES AND ZEROES DATA PATTERN (12) AND AN ALTERNATING ZEROES AND ONES DATA PATTERN (05). THE AND ARRAY RAM BEING TESTED IS THE ONE SELECTED BY THE SIGNAL PLSL7 L AND ADDRESSED BY TRACE RAM DATA IN BUFFER BITS TRDI 31:28.

TEST 45:

THIS TEST WILL CHECK EACH LOCATION OF THE AND ARRAY RAM WITH AN ALTERNATING ONES AND ZEROES DATA PATTERN (12) AND AN ALTERNATING ZEROES AND ONES DATA PATTERN (05). THE AND ARRAY RAM BEING TESTED IS THE ONE SELECTED BY THE SIGNAL PLSL8 L AND ADDRESSED BY TRACE RAM DATA IN BUFFER BITS TRDI 35:32.

TEST 46:

THIS TEST WILL CHECK EACH LOCATION OF THE AND ARRAY RAM WITH AN ALTERNATING ONES AND ZEROES DATA PATTERN (12) AND AN ALTERNATING ZEROES AND ONES DATA PATTERN (05). THE AND ARRAY RAM BEING TESTED IS THE ONE SELECTED BY THE SIGNAL PLSL9 L AND ADDRESSED BY TRACE RAM DATA IN BUFFER BITS TRDI 39:36.

TEST 47:

THIS TEST WILL CHECK EACH LOCATION OF THE AND ARRAY RAM WITH AN ALTERNATING ONES AND ZEROES DATA PATTERN (12) AND AN ALTERNATING ZEROES AND ONES DATA PATTERN (05). THE AND ARRAY RAM BEING TESTED IS THE ONE SELECTED BY THE SIGNAL PLSL10 L AND ADDRESSED BY TRACE RAM DATA IN BUFFER BITS TRDI 43:40.

TEST 48:

THIS TEST WILL CHECK EACH LOCATION OF THE AND ARRAY RAM WITH AN ALTERNATING ONES AND ZEROES DATA PATTERN (12) AND AN ALTERNATING ZEROES AND ONES DATA PATTERN (05). THE AND ARRAY RAM BEING TESTED IS THE ONE SELECTED BY THE SIGNAL PLSL11 L AND ADDRESSED BY TRACE RAM DATA IN BUFFER BITS TRDI 47:44.

TEST 49:

THIS TEST WILL CHECK EACH LOCATION OF THE AND ARRAY RAM WITH AN ALTERNATING ONES AND ZEROES DATA PATTERN (12) AND AN ALTERNATING ZEROES AND ONES DATA PATTERN (05). THE AND ARRAY RAM BEING TESTED IS THE ONE SELECTED BY THE SIGNAL PLSL12 L AND ADDRESSED BY TRACE RAM DATA IN BUFFER BITS TRDI 51:48.

TEST 50:

THIS TEST WILL CHECK EACH LOCATION OF THE AND ARRAY RAM WITH AN ALTERNATING ONES AND ZEROES DATA PATTERN (12) AND AN ALTERNATING ZEROES AND ONES DATA PATTERN (05). THE AND ARRAY RAM BEING TESTED IS THE ONE SELECTED BY THE SIGNAL PLSL13 L AND ADDRESSED BY TRACE RAM DATA IN BUFFER BITS TRDI 55:52.

TEST 51:

THIS TEST WILL CHECK EACH LOCATION OF THE AND ARRAY RAM WITH AN ALTERNATING ONES AND ZEROES DATA PATTERN (12) AND AN ALTERNATING ZEROES AND ONES DATA PATTERN (05). THE AND ARRAY RAM BEING TESTED IS THE ONE SELECTED BY THE SIGNAL PLSL14 L AND ADDRESSED BY TRACE RAM DATA IN BUFFER BITS TRDI 59:56.

TEST 52:

THIS TEST WILL CHECK THAT EACH AND ARRAY IS ACTUALLY SELECTED WHEN ADDRESSED BY THE PLSL SELECT LINE SIGNALS. THE PLSL SELECT SIGNALS ARE GENERATED BY THE POINTER REGISTER PTER SIGNALS VIA CONTROL REGISTER 2. THE TEST WILL CLEAR ALL TRACE RAM DATA IN BUFFER BITS TRDI 59:0. WITH ALL THESE BITS BEING CLEARED, LOCATION 0 OF EACH AND ARRAY WILL BE ADDRESSED. THE TEST WILL THEN SELECT EACH AND ARRAY BY LOADING THE APPROPRIATE PTER SIGNAL IN CONTROL REGISTER 2. THE TEST WILL THEN LOAD, READ AND CHECK THE AND ARRAY WITH THE PTER SIGNAL USED TO SELECT THE AND ARRAY. ONCE EACH AND ARRAY HAS BEEN LOADED AND CHECKED, THE TEST WILL THEN RE-SELECT EACH AND ARRAY CHECKING THE DATA TO BE EQUAL TO THE PTER SELECT SIGNAL. IF ANY ERRORS OCCUR IN THE LAST PORTION OF THE TEST THEN THE ERROR IS PROBABLY RELATED TO THE PLSL SIGNALS OR THE POINTER REGISTER PTER SIGNALS. ONLY ONE AND ARRAY SHOULD BE ENABLED AT A TIME DURING THIS TEST VIA CDAL4 ON A ONE AND THE PTER SELECT SIGNAL.

TEST 53:

THIS TEST WILL CHECK THAT EACH AND ARRAY CAN BE ADDRESSED CORRECTLY AND THAT WRITING ONE LOCATION IN THE AND ARRAY DOES NOT WRITE A HIGHER LOCATION AT THE SAME TIME (ADDRESS SHORT). THE TEST WILL CHECK ONE AND ARRAY AT A TIME UNTIL ALL AND ARRAYS ARE TESTED. THE TEST WILL LOAD AND CHECK EACH LOCATION OF A 16*4 AND ARRAY WITH DATA EQUAL TO THE ADDRESS SELECTED (0-17 OCTAL). ONCE ALL THE LOCATIONS HAVE BEEN WRITTEN AND CHECKED, THE TEST WILL START AT THE BEGINNING ADDRESS OF THE AND ARRAY AND DO THE FOLLOWING:

1. READ LOCATION CHECKING DATA 0 EQUAL THE ADDRESS (0-17)
2. WRITE AND CHECK LOCATION WITH THE 1'S COMPLEMENT OF ADDRESS
3. SEQUENCE TO NEXT ADDRESS
4. REPEAT STEPS 1-3 UNTIL ALL ADDRESSES HAVE BEEN CHECKED

WHEN THE ABOVE SEQUENCE HAS BEEN COMPLETED, THE TEST WILL RESET THE

ADDRESS TO THE BEGINNING ADDRESS OF THE AND ARRAY AND CHECK EACH LOCATION TO CONTAIN THE 1'S COMPLEMENT OF THE ADDRESS.

TEST 54:

THIS TEST WILL CHECKOUT EVENT COUNTER LOGIC FOR EVENT COUNTERS 0 AND 2. THE TEST WILL CHECK THAT THE EVENT COUNTER REGISTERS AND EVENT COUNTERS ARE LOADED CORRECTLY BY COUNTING DOWN THE EVENT COUNTERS AND CHECKING THE FOUT FLIP-FLOPS FOR A BORROW. WHEN THE EVENT COUNTERS ARE COUNTED DOWN TO ZERO AND ONE MORE COUNT DOWN IS ISSUED, A BORROW IS GENERATED WHICH WILL SET THE OUTPUT OF THE FOUT FLIP-FLOP TO A LOW STATE. THE TEST WILL CHECK THAT THE EVENT COUNTERS ARE RELOADED FROM THE EVENT COUNTER REGISTERS WHEN A BORROW IS GENERATED. THIS IS DONE BY COUNTING DOWN THE EVENT COUNTERS AGAIN CHECKING FOR A BORROW FROM THE EVENT COUNTERS. THE TEST WILL THEN CHECK THAT THE EVENT COUNTERS CAN BE CLEARED BY SETTING AND CLEARING THE SIGNAL PDAL7. AFTER SETTING AND CLEARING THE SIGNAL PDAL7, THE TEST WILL DO ONE MORE COUNT DOWN AND CHECK THAT A BORROW IS GENERATED FROM THE EVENT COUNTERS. THE ABOVE SEQUENCE IS REPEATED WITH EACH OF THE FOLLOWING DATA PATTERNS: 0, 1, 2, 4, 10, 20, 40, 100, 200, 125, AND 252.

TEST 55:

THIS TEST WILL CHECKOUT EVENT COUNTER LOGIC FOR EVENT COUNTERS 1 AND 3. THE TEST WILL CHECK THAT THE EVENT COUNTER REGISTERS AND EVENT COUNTERS ARE LOADED CORRECTLY BY COUNTING DOWN THE EVENT COUNTERS AND CHECKING THE FOUT FLIP-FLOPS FOR A BORROW. WHEN THE EVENT COUNTERS ARE COUNTED DOWN TO ZERO AND ONE MORE COUNT DOWN IS ISSUED, A BORROW IS GENERATED WHICH WILL SET THE OUTPUT OF THE FOUT FLIP-FLOP TO A LOW STATE. THE TEST WILL CHECK THAT THE EVENT COUNTERS ARE RELOADED FROM THE EVENT COUNTER REGISTERS WHEN A BORROW IS GENERATED. THIS IS DONE BY COUNTING DOWN THE EVENT COUNTERS AGAIN CHECKING FOR A BORROW FROM THE EVENT COUNTERS. THE TEST WILL THEN CHECK THAT THE EVENT COUNTERS CAN BE CLEARED BY SETTING AND CLEARING THE SIGNAL PDAL7. AFTER SETTING AND CLEARING THE SIGNAL PDAL7, THE TEST WILL DO ONE MORE COUNT DOWN AND CHECK THAT A BORROW IS GENERATED FROM THE EVENT COUNTERS. THE ABOVE SEQUENCE IS REPEATED WITH EACH OF THE FOLLOWING DATA PATTERNS: 0, 1, 2, 4, 10, 20, 40, 100, 200, 125, AND 252.

TEST 56:

THIS TEST WILL CHECK THAT THE SIGNAL CDA0, WHEN SET AND CLEARED, WILL CAUSE THE EVENT COUNTERS TO BE LOADED FROM THE EVENT COUNTER REGISTERS.

TEST 57:

THIS TEST WILL CHECK THAT FUNCTION SELECT FLIP-FLOPS FUSL7, FUSL3, AND FUSL1 CAN BE SET TO A ONE AND THAT FUNCTION SELECT FLIP-FLOPS FUSL2 AND FUSL0 CAN BE SET TO A ZERO. THE FUNCTION SELECT FLIP-FLOPS ARE SET TO THE STATE MENTIONED VIA THE DATA FROM THE OR ARRAY RAM AND THE SIGNAL ORST L BEING PULSED VIA THE PULSING OF CDA6 IN CONTROL REGISTER 0. AFTER CHECKING THAT THE FUNCTION SELECT FLIP-FLOPS ARE IN THE CORRECT STATE VIA CONTROL REGISTER 4 AND CONTROL REGISTER 6, THE TEST WILL SET THE SIGNAL PDAL5 TO A 0 IN CONTROL REGISTER 2. PDAL5 ON A ZERO WILL PRESET THE FUNCTION SELECT FLIP-FLOPS TO THE ZERO STATE. THE TEST WILL THEN VERIFY THAT THE FLIP-FLOPS ARE CLEARED BY READING CONTROL REGISTER

4 AND CONTROL REGISTER 6 AGAIN.

TEST 58:

THIS TEST WILL CHECK THAT FUNCTION SELECT FLIP-FLOPS FUSL7, FUSL3, AND FUSL1 CAN BE SET TO A ZERO AND THAT FUNCTION SELECT FLIP-FLOPS FUSL2 AND FUSL0 CAN BE SET TO A ONE. THE FUNCTION SELECT FLIP-FLOPS ARE SET TO THE STATE MENTIONED VIA THE DATA FROM THE OR ARRAY RAM AND THE SIGNAL ORST L BEING PULSED VIA THE PULSING OF CDAL6 IN CONTROL REGISTER 0. AFTER CHECKING THAT THE FUNCTION SELECT FLIP-FLOPS ARE IN THE CORRECT STATE VIA CONTROL REGISTER 4 AND CONTROL REGISTER 6, THE TEST WILL SET THE SIGNAL PDAL5 TO A 0 IN CONTROL REGISTER 2. PDAL5 ON A ZERO WILL PRESET THE FUNCTION SELECT FLIP-FLOPS TO THE ZERO STATE. THE TEST WILL THEN VERIFY THAT THE FLIP-FLOPS ARE CLEARED BY READING CONTROL REGISTER 4 AND CONTROL REGISTER 6 AGAIN.

TEST 59:

THIS TEST WILL CHECK THAT THE EVENT COUNTERS WILL GET RELOADED FROM THE EVENT COUNTER REGISTERS WHEN THE OUTPUT OF FUNCTION SELECT FLIP-FLOP FUSL7 H IS SET TO THE HIGH STATE. TO CHECK THAT THIS HAPPENS, THE TEST WILL LOAD ALL EVENT COUNTERS WITH THE VALUE 377 OCTAL. THE TEST WILL THEN COUNT DOWN THE EVENT COUNTERS UNTIL THE EVENT COUNTERS EQUAL 200 OCTAL. THE TEST CHECKS THAT NO BORROWS ARE GENERATED FROM THE EVENT COUNTERS WHEN THE EVENT COUNTERS ARE COUNTED DOWN. THIS IS DONE BY CHECKING FOUT 3:0 FLIP-FLOPS ON THE ORAD 3:0 SIGNAL LINES. THE TEST WILL THEN LOAD LOCATION ZERO OF THE 'OR ARRAY RAM' WITH A DATA PATTERN OF 200 OCTAL WHICH WILL CAUSE THE SIGNAL 'ORO 7 L' TO BE ASSERTED LOW. THE TEST WILL THEN SET AND CLEAR THE SIGNAL CDAL6 WHICH WILL CAUSE THE SIGNAL ANST L TO BE PULSED WHICH WILL CAUSE THE SIGNAL ORST L TO BE PULSED. UPON THE PULSING OF THE SIGNAL ORST L THE 'OR ARRAY' DATA WILL BE LOADED INTO THE FUNCTION SELECT FLIP-FLOPS, THUS SETTING THE OUTPUT OF FUSL7 H FLIP-FLOP TO THE HIGH STATE. WHEN FUSL7 H FLIP-FLOP IS SET HIGH, A ONE SHOT WILL BE FIRED WHICH WILL CAUSE THE EVENT COUNTERS TO BE LOADED FROM THE EVENT COUNTER REGISTERS. TO TEST THAT THE EVENT COUNTERS WERE RELOADED FROM THE EVENT COUNTER REGISTERS, THE TEST WILL COUNT DOWN THE EVENT COUNTERS 400 OCTAL TIMES CHECKING THAT NO BORROWS ARE GENERATED FROM THE EVENT COUNTERS UNTIL THE LAST COUNT DOWN IS ISSUED.

TEST 60:

THIS TEST WILL CHECK THAT THE TRACING FLIP-FLOP CAN BE SET BY FUNCTION SELECT FLIP-FLOP FUSL0 H AND CLEARED BY FUNCTION SELECT FLIP-FLOP FUSL1 H. THE TEST WILL CHECK THAT THE TRACING FLIP-FLOP CAN BE SET AND CLEARED BY CHECKING THE TRACE RAM ADDRESS REGISTER. THE TRACE RAM ADDRESS REGISTER WILL NOT BE INCREMENTED WHEN THE TRACING FLIP-FLOP IS CLEARED AND CDAL6 IS SET AND CLEARED IN CONTROL REGISTER 0, PULSING TRST L AND TRANST H. THE TRACE RAM ADDRESS REGISTER WILL BE INCREMENTED WHEN THE TRACING FLIP-FLOP IS SET AND CDAL6 IS SET AND CLEARED IN CONTROL REGISTER 0 PULSING TRST L AND TRANST H. THE FUNCTION SELECT FLIP-FLOPS ARE SET AND CLEARED VIA THE 'OR ARRAY RAM' DATA AND THE SIGNAL ORST L BEING PULSED.

TEST 61:

THIS TEST WILL CHECK THAT SBL56 AND SBL58 FLIP-FLOPS CAN BE SET AND

CLEARED. SBL57 AND SBL59 ARE CHECKED TO REMAIN CLEARED DURING THIS TEST. SBL 59:56 FLIP-FLOPS ARE CHECKED BY THE PROGRAM ON THE TRACE RAM DATA IN BUS SIGNAL LINES TRDI 59:56 WHEN THE SIGNAL "TRSL2 L" IS ASSERTED LOW. SBL56 FLIP-FLOP IS SET VIA A BORROW FROM EVENT COUNTER 0 AND A COUNT DOWN PULSE TO EVENT COUNTER 0. SBL56 FLIP-FLOP IS CLEARED BY RELOADING EVENT COUNTER 0. SBL58 FLIP-FLOP IS SET BY 'OR ARRAY RAM' DATA 'ORO4 L' BEING SET LOW AND THE SIGNAL ORST L BEING PULSED VIA THE PULSING OF CDAL6 IN CONTROL REGISTER 0. SBL58 FLIP-FLOP IS CLEARED BY RELOADING EVENT COUNTER 2.

TEST 62:

THIS TEST WILL CHECK THAT SBL57 AND SBL59 FLIP-FLOPS CAN BE SET AND CLEARED. SBL56 AND SBL58 ARE CHECKED TO REMAIN CLEARED DURING THIS TEST. SBL 59:56 FLIP-FLOPS ARE CHECKED BY THE PROGRAM ON THE TRACE RAM DATA IN BUS SIGNAL LINES TRDI 59:56 WHEN THE SIGNAL "TRSL2 L" IS ASSERTED LOW. SBL57 FLIP-FLOP IS SET VIA A BORROW FROM EVENT COUNTER 1 AND A COUNT DOWN PULSE TO EVENT COUNTER 1. SBL57 FLIP-FLOP IS CLEARED BY RELOADING EVENT COUNTER 1. SBL59 FLIP-FLOP IS SET BY 'OR ARRAY RAM' DATA 'OR05 L' BEING SET LOW AND THE SIGNAL ORST L BEING PULSED VIA THE PULSING OF CDAL6 IN CONTROL REGISTER 0. SBL59 FLIP-FLOP IS CLEARED BY RELOADING EVENT COUNTER 3.

TEST 63:

THIS TEST WILL CHECK THAT SBL 59:56 FLIP-FLOPS CAN BE SET AND THAT THEY CAN BE CLEARED BY SETTING AND CLEARING CDAL0 IN CONTROL REGISTER 0. SBL57 AND SBL56 FLIP-FLOPS ARE SET VIA A BORROW FROM EVENT COUNTER 1 AND EVENT COUNTER 0 ALONG WITH THE APPROPRIATE COUNT DOWN PULSES. SBL59 AND SBL58 ARE SET VIA 'OR ARRAY RAM' DATA BITS 'OR05 L' AND 'OR04 L' BEING SET LOW AND THE SIGNAL ORST L BEING PULSED VIA THE PULSING OF CDAL6 IN CONTROL REGISTER 0. THE TEST WILL CHECK THE SBL FLIP-FLOPS TO BE SET BY READING THE TRACE RAM DATA IN BUS BITS TRDI 59:56 WHEN THE SIGNAL TRSL2 L IS ASSERTED LOW. THE TEST WILL THEN SET AND CLEAR CDAL0 IN CONTROL REGISTER 0 AND CHECK THAT SBL 59:56 FLIP-FLOPS CLEARED.

TEST 64:

IF THE OPERATOR ANSWERED YES TO THE HARDWARE QUESTION 'EXTERNAL PROBE CONNECTED', THE FOLLOWING TEST WILL BE EXECUTED, OTHERWISE, THE TEST WILL BE ABORTED. BEFORE THIS TEST CAN BE PERFORMED, THE OPERATOR MUST PLUG THE EXTERNAL PROBE INTO THE STATE ANALYZER AND CONNECT THE PROBE LEADS 7:0 TO EVENT COUNTER 0 SIGNALS SDBL 7:0 H RESPECTIVELY. THE PROBE'S CLK LEAD MUST BE CONNECTED TO EVENT COUNTER 1 SIGNAL SDBL8 H.

THE TEST WILL CHECK THE EXTERNAL PROBE AND THE EXTERNAL PROBE LOGIC ON THE STATE ANALYZER MODULE. DATA PATTERNS OF 252 AND 125 WILL BE LOADED INTO EVENT COUNTER 0 TO PROVIDE LOGIC LEVELS TO THE EXTERNAL PROBE. THE SIGNAL SDBL8 L IN EVENT COUNTER 1 WILL BE SET AND CLEARED TO PROVIDE THE 'CLK' SIGNAL FOR THE EXTERNAL PROBE. WHEN PDAL4, IN CONTROL REGISTER 2, IS SET TO A ZERO, AND THE CLK SIGNAL IS SET HIGH FROM A LOW STATE, EVENT COUNTER 0'S DATA WILL BE LOADED INTO EXTP 7:0 FLIP-FLOPS. WHEN PDAL4 IS SET TO A ONE AND THE CLK SIGNAL IS SET LOW FROM A HIGH STATE, EVENT COUNTER 0'S DATA WILL BE LOADED INTO EXTP 7:0 FLIP-FLOPS. THE TEST WILL CHECK THAT THE CORRECT DATA IS LOADED INTO EXTP 7:0 FLIP-FLOPS AND THAT THE DATA IS ONLY LOADED ON THE CORRECT TRANSITION OF THE CLK SIGNAL.

EXTP 7:0 FLIP-FLOPS ARE READBACK ON THE TRACE RAM DATA IN BUS SIGNAL LINES TRDI 55:48 WHEN THE SIGNAL TRSL2 L IS ASSERTED LOW.

TEST 65:

THE FOLLOWING TEST WILL CHECK THAT INIT L CAN CLEAR CONTROL REGISTER 2 AND THE LOW BYTE OF CONTROL REGISTER 0. THIS IS DONE BY LOADING ALL ONES INTO CONTROL REGISTER 2 AND THE LOW BYTE OF CONTROL REGISTER 0. THEN A BRESET INSTRUCTION IS ISSUED WHICH SHOULD CLEAR REG 2 AND THE LOW BYTE OF REG 0.

2

1498
 1499
 1500
 1501
 1502
 1503
 1504 002000
 1505
 1506 0020 3
 1507
 1508
 1509
 1510
 1511
 1512
 1513 002000
 1514
 1515
 1516 002000
 1517 002000
 1518 002000 103
 1519 002001 126
 1520 002002 103
 1521 002003 104
 1522 002004 102
 1523 002005 000
 1524 002006 000
 1525 002007 000
 1526 002010
 1527 002010 101
 1528 002011
 1529 002011 060
 1530 002012
 1531 002012 000001
 1532 002014
 1533 002014 000074
 1534 002016
 1535 002016 037600
 1536 002020
 1537 002020 000000
 1538 002022
 1539 002022 002330
 1540 002024
 1541 002024 000000
 1542 002026
 1543 002026 037742
 1544 002030
 1545 002030 000000
 1546 002032
 1547 002032 000000
 1548 002034
 1549 002034 000000
 1550 002036
 1551 002036 000000
 1552 002040
 1553 002040 002124

.TITLE PROGRAM HEADER AND TABLES
 .SBTTL PROGRAM HEADER

.ENABL ABS
 .ENABL AMA
 .DSABL GBL
 = 2000
 BGNMOD

 THE PROGRAM HEADER IS THE INTERFACE BETWEEN
 THE DIAGNOSTIC PROGRAM AND THE SUPERVISOR.

POINTER BGNSETUP

HEADER CVCDB,A,0,60,,0,PRI07
 LSNAME:: :DIAGNOSTIC NAME
 .ASCII /C/
 .ASCII /V/
 .ASCII /C/
 .ASCII /D/
 .ASCII /B/
 .BYTE 0
 .BYTE 0
 .BYTE 0
 LSREV:: :REVISION LEVEL
 .ASCII /A/
 LSDEPO:: :0
 .ASCII /0/
 LSUNIT:: :NUMBER OF UNITS
 .WORD T\$PTHV
 L\$TIML:: :LONGEST TEST TIME
 .WORD 60.
 L\$HPCP:: :PTR. TO H.W. QUES.
 .WORD L\$HARD
 L\$SPCP:: :PTR. TO S.W. QUES.
 .WORD 0
 L\$HPTP:: :PTR. TO DEF. H.W. PTABLE
 .WORD L\$HW
 L\$SPTP:: :PTR. TO S.W. PTABLE
 .WORD 0
 L\$LADP:: :DIAG. END ADDRESS
 .WORD L\$LAST
 L\$STA:: :RESERVED FOR APT STATS
 .WORD 0
 L\$CO:: :
 .WORD 0
 L\$DTYP:: :DIAGNOSTIC TYPE
 .WORD 0
 L\$APT:: :APT EXPANSION
 .WORD 0
 L\$DTP:: :PTR. TO DISPATCH TABLE
 .WORD L\$DISPATCH

1554	002042		L\$PRIO::		;DIAGNOSTIC RUN PRIORITY
1555	002042	000340		.WORD	PRI07
1556	002044		L\$ENVI::		;FLAGS DESCRIBE HOW IT WAS SETUP
1557	002044	000000		.WORD	0
1558	002046		L\$EXP1::		;EXPANSION WORD
1559	002046	000000		.WORD	0
1560	002050		L\$MRE::		;SVC REV AND EDIT #
1561	002050	003		.BYTE	C\$REVISION
1562	002051	003		.BYTE	C\$EDIT
1563	002052		L\$EF::		;DIAG. EVENT FLAGS
1564	002052	000000		.WORD	0
1565	002054	000000		.WORD	0
1566	002056		L\$SPC::		
1567	002056	000000		.WORD	0
1568	002060		L\$DEVP::		; POINTER TO DEVICE TYPE LIST
1569	002060	002424		.WORD	L\$DVTYP
1570	002062		L\$REPP::		;PTR. TO REPORT CODE
1571	002062	000000		.WORD	0
1572	002064		L\$EXP4::		
1573	002064	000000		.WORD	0
1574	002066		L\$EXP5::		
1575	002066	000000		.WORD	0
1576	002070		L\$AUT::		;PTR. TO ADD UNIT CODE
1577	002070	000000		.WORD	0
1578	002072		L\$DUT::		;PTR. TO DROP UNIT CODE
1579	002072	000000		.WORD	0
1580	002074		L\$LUN::		;LUN FOR EXERCISERS TO FILL
1581	002074	000000		.WORD	0
1582	002076		L\$DESP::		;POINTER TO DIAG. DESCRIPTION
1583	002076	002434		.WORD	L\$DESC
1584	002100		L\$LOAD::		;GENERATE SPECIAL AUTOLOAD EMT
1585	002100	104035		EMT	ESLOAD
1586	002102		L\$ETP::		;POINTER TO EMT TBL
1587	002102	000000		.WORD	0
1588	002104		L\$IICP::		;PTR. TO INIT CODE
1589	002104	006734		.WORD	L\$INIT
1590	002106		L\$CCP::		;PTR. TO CLEAN-UP CODE
1591	002106	007122		.WORD	L\$CLEAN
1592	002110		L\$ACP::		;PTR. TO AUTO CODE
1593	002110	007120		.WORD	L\$AUTO
1594	002112		L\$PRT::		;PTR. TO PROTECT TABLE
1595	002112	006726		.WORD	L\$PROT
1596	002114		L\$TEST::		;TEST NUMBER
1597	002114	000000		.WORD	0
1598	002116		L\$DLY::		;DELAY COUNT
1599	002116	000000		.WORD	0
1600	002120		L\$HIME::		;PTR. TO HIGH MEM
1601	002120	000000		.WORD	0
1602					

1603
1604
1605
1606
1607
1608
1609
1610 002122
1611 002122 000101
1612 002124
1613 002124 007160
1614 002126 007166
1615 002130 007252
1616 002132 007340
1617 002134 007402
1618 002136 007466
1619 002140 007554
1620 002142 007616
1621 002144 007732
1622 002146 010050
1623 002150 010154
1624 002152 010402
1625 002154 010446
1626 002156 010514
1627 002160 010560
1628 002162 010626
1629 002164 010672
1630 002166 010740
1631 002170 011004
1632 002172 011052
1633 002174 011406
1634 002176 011602
1635 002200 011776
1636 002202 012172
1637 002204 012410
1638 002206 013242
1639 002210 014074
1640 002212 014726
1641 002214 015646
1642 002216 016056
1643 002220 016500
1644 002222 017000
1645 002224 017450
1646 002226 017550
1647 002230 017674
1648 002232 020026
1649 002234 020626
1650 002236 021000
1651 002240 021154
1652 002242 021350
1653 002244 021536
1654 002246 021730
1655 002250 022124
1656 002252 022320
1657 002254 022506
1658 002256 022700

.SBTTL DISPATCH TABLE

+++
: THE DISPATCH TABLE CONTAINS THE STARTING ADDRESS OF EACH TEST.
: IT IS USED BY THE SUPERVISOR TO DISPATCH TO EACH TEST.
:--

DISPATCH 65.

.WORD 65
LSDISPATCH: :
.WORD T1
.WORD T2
.WORD T3
.WORD T4
.WORD T5
.WORD T6
.WORD T7
.WORD T8
.WORD T9
.WORD T10
.WORD T11
.WORD T12
.WORD T13
.WORD T14
.WORD T15
.WORD T16
.WORD T17
.WORD T18
.WORD T19
.WORD T20
.WORD T21
.WORD T22
.WORD T23
.WORD T24
.WORD T25
.WORD T26
.WORD T27
.WORD T28
.WORD T29
.WORD T30
.WORD T31
.WORD T32
.WORD T33
.WORD T34
.WORD T35
.WORD T36
.WORD T37
.WORD T38
.WORD T39
.WORD T40
.WORD T41
.WORD T42
.WORD T43
.WORD T44
.WORD T45
.WORD T46

PROGRAM HEADER AND TABLES
CVCDBA.P11 10-SEP-81 15:42

MACY11 30(1046) 16-SEP-81 15:15 H 3
DISPATCH TABLE PAGE 33

SEQ 0033

1659	002260	023074	.WORD	T47
1660	002262	023270	.WORD	T48
1661	002264	023456	.WORD	T49
1662	002266	023650	.WORD	T50
1663	002270	024044	.WORD	T51
1664	002272	024240	.WORD	T52
1665	002274	024546	.WORD	T53
1666	002276	025322	.WORD	T54
1667	002300	026242	.WORD	T55
1668	002302	027160	.WORD	T56
1669	002304	027666	.WORD	T57
1670	002306	030274	.WORD	T58
1671	002310	030666	.WORD	T59
1672	002312	031452	.WORD	T60
1673	002314	032710	.WORD	T61
1674	002316	034030	.WORD	T62
1675	002320	035150	.WORD	T63
1676	002322	036242	.WORD	T64
1677	002324	037326	.WORD	T65
1678				

```
1679 .SBTTL DEFAULT HARDWARE P-TABLE
1680
1681 :++
1682 : THE DEFAULT HARDWARE P-TABLE CONTAINS DEFAULT VALUES OF
1683 : THE TEST-DEVICE PARAMETERS. THE STRUCTURE OF THIS TABLE
1684 : IS IDENTICAL TO THE STRUCTURE OF THE HARDWARE P-TABLES.
1685 : AND IS USED AS A "TEMPLATE" FOR BUILDING THE P-TABLES.
1686 :--
1687
1688         BGNHW  DFPTBL
1689         .WORD  L10000-L$HW/2
1690 L$HW::
1691 DFPTBL::
1692
1693         .WORD  163010           ;CSR ADDRESS
1694         .WORD  1             ;DEVICE SELECTION NUMBER
1695         .WORD  0             ;EXTERNAL PROBE INDICATOR (0 = NO)
1696
1697
1698         ENDPHW
1699 L10000:
1700
1701 .SBTTL SOFTWARE P-TABLE
1702
1703 :++
1704 : THE SOFTWARE TABLE CONTAINS VARIOUS DATA USED BY THE
1705 : PROGRAM AS OPERATIONAL PARAMETERS. THESE PARAMETERS ARE
1706 : SET UP AT ASSEMBLY TIME AND MAY BE VARIED BY THE OPERATOR
1707 : AT RUN TIME.
1708 :--
1709
1710         BGNSW  SFPTBL
1711         .WORD  L10001-L$SW/2
1712 L$SW::
1713 SFPTBL::
1714
1715
1716         ENDSW
1717 L10001:
1718
1719         ENDMOD
```

```

1720      .TITLE GLOBAL AREAS
1721      .SBTTL  GLOBAL EQUATES SECTION
1722
1723
1724 002340      BGNMOD
1725
1726      :++
1727      : THE GLOBAL EQUATES SECTION CONTAINS PROGRAM EQUATES THAT
1728      : ARE USED IN MORE THAN ONE TEST.
1729      :--
1730
1731
1732 002340      EQUALS
1733      :
1734      : BIT DIFINITIONS
1735      :
1736      100000      BIT15== 100000
1737      040000      BIT14== 40000
1738      020000      BIT13== 20000
1739      010000      BIT12== 10000
1740      004000      BIT11== 4000
1741      002000      BIT10== 2000
1742      001000      BIT09== 1000
1743      000400      BIT08== 400
1744      000200      BIT07== 200
1745      000100      BIT06== 100
1746      000040      BIT05== 40
1747      000020      BIT04== 20
1748      000010      BIT03== 10
1749      000004      BIT02== 4
1750      000002      BIT01== 2
1751      000001      BIT00== 1
1752      :
1753      001000      BIT9==  BIT09
1754      000400      BIT8==  BIT08
1755      000200      BIT7==  BIT07
1756      000100      BIT6==  BIT06
1757      000040      BIT5==  BIT05
1758      000020      BIT4==  BIT04
1759      000010      BIT3==  BIT03
1760      000004      BIT2==  BIT02
1761      000002      BIT1==  BIT01
1762      000001      BIT0==  BIT00
1763      :
1764      : EVENT FLAG DEFINITIONS
1765      : EF32:EF17 RESERVED FOR SUPERVISOR TO PROGRAM COMMUNICATION
1766      :
1767      000040      EF.START== 32.      : START COMMAND WAS ISSUED
1768      000037      EF.RESTART== 31.    : RESTART COMMAND WAS ISSUED
1769      000036      EF.CONTINUE== 30.   : CONTINUE COMMAND WAS ISSUED
1770      000035      EF.NEW== 29.       : A NEW PASS HAS BEEN STARTED
1771      000034      EF.FWR== 28.       : A POWER-FAIL/POWER-UP OCCURRED
1772      :
1773      :
1774      : PRIORITY LEVEL DEFINITIONS
1775      :

```

1776	000340	PRI07== 340	
1777	000300	PRI06== 300	
1778	000240	PRI05== 240	
1779	000200	PRI04== 200	
1780	000140	PRI03== 140	
1781	000100	PRI02== 100	
1782	000040	PRI01== 40	
1783	000000	PRI00== 0	
1784		:	
1785		:OPERATOR FLAG BITS	
1786		:	
1787	000004	EVL== 4	
1788	000010	LOT== 10	
1789	000020	ADR== 20	
1790	000040	IDU== 40	
1791	000100	ISR== 100	
1792	000200	UAM== 200	
1793	000400	BOE== 400	
1794	001000	PNT== 1000	
1795	002000	PRI== 2000	
1796	004000	IXE== 4000	
1797	010000	IBE== 10000	
1798	020000	IFR== 20000	
1799	040000	IJE== 40000	
1800	100000	HOE== 100000	
1801		:	
1802		:CONTROL REGISTER 0 (CDAL BITS 15-0)	
1803		:	
1804		:	
1805		:	
1806	100000	CDAL15==BIT15	:BIT15=1 READ DEVICE TYPE IN 15-8 :ED DEVICE TYPE EQUALS 1000 (BIT9=1)
1807			:
1808			:BIT15=0 READ DEVICE NUMBER INTO :BITS 11-8
1809			:
1810			:
1811			:
1812	040000	CDAL14==BIT14	:ALWAYS A 0 ON READ
1813	020000	CDAL13==BIT13	:ALWAYS A 0 ON READ
1814	010000	CDAL12==BIT12	:ALWAYS A 0 ON READ
1815			:
1816	004000	CDAL11==BIT11	:BITS 11-8 ARE USED TO SELECT THE :DEVICE NUMBER TO ASSERT THE SIGNAL
1817	002000	CDAL10==BIT10	:DEVE L. WHEN SELECTING ED THESE BITS
1818	001000	CDAL9== BIT9	:MUST = THE SETTING OF DEV 3 - DEV 0
1819	000400	CDAL8== BIT8	:
1820			:
1821	000200	CDAL7== BIT7	:1 - DISABLE OUTPUTS OF OR ADDRESS REG : ENABLE FOUT 3:0 TO DRIVE OR ADDRESS
1822			:0 - ENABLE OUTPUTS OF OR ADDRESS REG
1823			:
1824			:
1825	000100	CDAL6== BIT6	:1/0 - CLOCK SIGNAL 'TRNST H'
1826			:
1827	000040	CDAL5== P.15	:1 - STOP TRACING WHEN TRADIO H SET HIGH
1828			:0 - CONTINUOS TRACING
1829			:
1830	000020	CDAL4== BIT4	:1 - ENABLE ALL AND/OR ARRAY RAMS
1831			:0 - ENABLE ONLY ONE AND/OR ARRAY RAMS


```

1832
1833      000010      CDAL3== BIT3      ;TRACE RAM BUS SELECT
1834      000004      CDAL2== BIT2      ;TRACE RAM BUS SELECT
1835
1836      000002      CDAL1== BIT1      ;ENABLE FUNCTION SELECTS ONTO SYSTEM BUS
1837
1838      000001      CDAL0== BIT0      ;1/0 - ZERO TRAM ADDRESS REG, TRACING
1839      ;           ; FLIP-FLOP AND SBL FLIP-FLOPS 59:56.
1840      ;           ; LOAD EVNT CNTR'S VIA EVNT CNTR REG.
1841
1842      ;           ;
1843      ;CONTROL REGISTER 2 (PDAL BITS 7-0)
1844      ;
1845
1846      ;BITS 15-8 ARE UNUSED BITS
1847
1848      000200      PDAL7== BIT7      ;1 - CLEAR EVENT COUNTERS
1849      000100      PDAL6== BIT6      ;1 - PRESET TRACING FLIP-FLOP
1850      000040      PDAL5== BIT5      ;0 - CLEAR FUNCTION SELECT FLIP-FLOPS
1851      000020      PDAL4== BIT4      ;1 - EXTERNAL PROBE 'CLK' SIGNAL WILL
1852      ;           ; LOAD EXTP 7:0 F/F'S WHEN 'CLK' SET LOW
1853      ;           ; 0 - EXTERNAL PROBE 'CLK' SIGNAL WILL
1854      ;           ; LOAD EXTP 7:7 F/F'S WHEN 'CLK' SET HIGH
1855      000010      PDAL3== BIT3      ;SELECTS POINTER REGISTER (SEE BELOW)
1856      000004      PDAL2== BIT2      ;SELECTS POINTER REGISTER (SEE BELOW)
1857      000002      PDAL1== BIT1      ;SELECTS POINTER REGISTER (SEE BELOW)
1858      000001      PDAL0== BIT0      ;SELECTS POINTER REGISTER (SEE BELOW)
1859
1860      ;           ;
1861      ;POINTER REGISTER PTER 15-0 (SELECTED BY PDAL 3-0)
1862      ;
1863
1864      000000      PTER0== 0      ;WPT0,RPT0,R/W TRAM ADDRESS (9-0)
1865      000001      PTER1== PDAL0      ;WPT1,RPT1,R/W TRAM DATA LSI-11 TO TRDI (15-0)
1866      000002      PTER2== PDAL1      ;WPT2,RPT2,R/W TRAM DATA LSI-11 TO TRDI (31-16)
1867      000003      PTER3== PDAL1!PDAL0      ;WPT3,RPT3,R/W TRAM DATA LSI-11 TO TRDI (47-32)
1868      000004      PTER4== PDAL2      ;WPT4,RPT4,R/W TRAM DATA LSI-11 TO TRDI (59-48)
1869      000005      PTER5== PDAL2!PDAL0      ;WPT5,WRITE TRACE RAM DATA IN BUF (15-0)
1870      000006      PTER6== PDAL2!PDAL1      ;WPT6,WRITE TRACE RAM DATA IN BUF (31-16)
1871      000007      PTER7== PDAL2!PDAL1!PDAL0      ;WPT7,WRITE TRACE RAM DATA IN BUF (47-32)
1872      000010      PTER8== PDAL3      ;WPT8,WRITE TRACE RAM DATA IN BUF (59-48)
1873      000011      PTER9== PDAL3!PDAL0      ;WPT9,LOAD EVENT COUNTER 0
1874      000012      PTER10==PDAL3!PDAL1      ;WPT10,LOAD EVENT COUNTER 1
1875      000013      PTER11==PDAL3!PDAL1!PDAL0      ;WPT11,LOAD EVENT COUNTER 2
1876      000014      PTER12==PDAL3!PDAL2      ;WPT12,LOAD EVENT COUNTER 3
1877      000015      PTER13==PDAL3!PDAL2!PDAL0      ;NOT USED
1878      000016      PTER14==PDAL3!PDAL2!PDAL1      ;NOT USED
1879      000017      PTER15==PDAL3!PDAL2!PDAL1!PDAL0      ;WPT15,RPT15,R/W 'OR' ADDRESS
1880
1881

```

```

1882          .SBTTL  GLOBAL DATA SECTION
1883
1884          :++
1885          : THE GLOBAL DATA SECTION CONTAINS DATA THAT ARE USED
1886          : IN MORE THAN ONE TEST.
1887          :--
1888
1889
1890          002340          ERRTABL
1891          002340          L$ERRTABL::
1892          002340 000000          ERR*YP::          .WORD 0
1893          002342 000000          ERRNBR::          .WORD 0
1894          002344 000000          ERRMSG::          .WORD 0
1895          002346 000000          ERRBLK::          .WORD 0
1896
1897
1898          : GLOBAL DATA FOR STATE ANALYZER
1899          :
1900
1901          002350 163010          REG0::          .WORD 163010          ;CONTROL REGISTER 0
1902          002352 163012          REG2::          .WORD 163012          ;CONTROL REGISTER 2
1903          002354 163014          REG4::          .WORD 163014          ;CONTROL REGISTER 4
1904          002356 163016          REG6::          .WORD 163016          ;CONTROL REGISTER
1905
1906          002360 000000          IDDEV::          .WORD 0          ;STATE ANALYZER DEVICE # (11-8)
1907          002362 000000          UNITNB::          .WORD 0          :
1908          002364 000000          IDTYPE::          .WORD 0          ;STATE ANALYZER DEVICE TYPE (15-8)
1909          002366 000000          EXTPRB::          .WORD 0          ;EXTERNAL PROBE INDICATOR (0 = NO PROBE)
1910
1911          002370 000000          R0LOAD::          .WORD 0          ;WORD LOADED INTO REGISTER 0
1912          002372 000000          R0GOOD::          .WORD 0          ;EXPECTED REG 0
1913          002374 000000          R0READ::          .WORD 0          ;ACTUAL REG 0 READ
1914
1915          002376 000000          R2LOAD::          .WORD 0          ;WORD LOADED INTO REGISTER 2
1916          002400 000000          R2READ::          .WORD 0          ;ACTUAL REG 2 READ
1917
1918          002402 000000          R4LOAD::          .WORD 0          ;WORD LOADED INTO REGISTER 4
1919          002404 000000          R4GOOD::          .WORD 0          ;EXPECTED DATA FROM REGISTER 4
1920          002406 000000          R4MASK::          .WORD 0          ;BITS TO BE IGNORED ON COMPARE
1921          002410 000000          R4READ::          .WORD 0          ;WORD READ OUT OF REGISTER 4
1922          002412 000000          R4BAD::          .WORD 0          ;DATA READ MASKED WITH R4MASK
1923
1924          002414 000000          R6LOAD::          .WORD 0          ;WORD LOADED INTO REGISTER 6
1925          002416 000000          R6MASK::          .WORD 0          ;REGISTER 6 MASK WORD
1926          002420 000000          R6READ::          .WORD 0          ;ACTUAL REGISTER 6 READ
1927          002422 000000          R6BAD::          .WORD 0          ;REG 6 READ MINUS MASK WORD

```

GLOBAL AREAS MACY11 30(1,46) 16-SEP-81 15:15 PAGE 39
CVCDBA.P11 10-SEP-81 15:42 GLOBAL TEXT SECTION

SEQ 0039

.SBTTL GLOBAL TEXT SECTION

++
: THE GLOBAL TEXT SECTION CONTAINS FORMAT STATEMENTS,
: MESSAGES, AND ASCII INFORMATION THAT ARE USED IN
: MORE THAN ONE TEST.
--

: NAMES OF DEVICES SUPPORTED BY PROGRAM

: DEVTYP <CDS-11>
LSDVTYP: :
: .ASCIZ /CDS-11/
: .EVEN

: TEST DESCRIPTION

: DESCRIPT <STATE ANALYZER DIAG.>
LSDESC: :
: .ASCIZ /STATE ANALYZER DIAG./
: .EVEN

: ASCII MESSAGES USED BY ERROR CALLS - CONTROL REGISTER 6

TRADR: : .ASCIZ /TRAM ADDRESS REG - TRAD 10:0/

TRDI15: : .ASCIZ /TRAM DATA IN BUF - TRDI 15:0/

TRDI31: : .ASCIZ /TRAM DATA IN BUF - TRDI 31:16/

TRDI47: : .ASCIZ /TRAM DATA IN BUF - TRDI 47:32/

TRDI59: : .ASCIZ /TRAM DATA IN BUF - TRDI 59:48/

1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939 002424
1940 002424
1941 002424 042103 026523 030461
1942 002432 000
1943 002434
1944
1945
1946
1947
1948 002434
1949 002434
1950 002434 052123 052101 020105
1951 002442 047101 046101 055131
1952 002450 051105 042040 040511
1953 002456 027107 000
1954 002462
1955
1956
1957
1958
1959
1960
1961 002462 051124 046501 040440
1962 002470 042104 042522 051523
1963 002476 051040 043505 026440
1964 002504 052040 040522 020104
1965 002512 030061 030072 000
1966 002517 124 040522 020115
1967 002524 040504 040524 044440
1968 002532 020116 052502 020106
1969 002540 020055 051124 044504
1970 002546 030440 035065 000060
1971 002554 051124 046501 042040
1972 002562 052101 020101 047111
1973 002570 041040 043125 026440
1974 002576 052040 042122 020111
1975 002604 030463 030472 000066
1976 002612 051124 046501 042040
1977 002620 052101 020101 047111
1978 002626 041040 043125 026440
1979 002634 052040 042122 020111
1980 002642 033464 031472 000062
1981 002650 051124 046501 042040
1982 002656 052101 020101 047111
1983 002664 041040 043125 026440

GLOBAL AREAS MACY11 30(1046) 16-SEP-81 15:15 PAGE 40
 CVCDBA.P11 10-SEP-81 15:42 GLOBAL TEXT SECTION

SEQ 0040

1984	002672	052040	042122	020111	
1985	002700	034465	032072	000070	
1986	002706	051124	046501	042040	TRDIER::.ASCIZ /TRAM DATA IN BUF - TRDI 59:0/
1987	002714	052101	020101	047111	
1988	002722	041040	043125	026440	
1989	002730	052040	042122	020111	
1990	002736	034465	030072	000	
1991	002743	040522	02015	02015	TRDISE::.ASCIZ /TRAM DATA IN BUF SELECTION/
1992	002750	040524	044440	044440	
1993	002756	020116	052502	020106	
1994	002764	042523	042514	052103	
1995	002772	047511	000116		
1996	002776	051124	046501	042040	TRAM15::.ASCIZ /TRAM DATA ERROR - TRDI 15:0/
1997	003004	052101	020101	051105	
1998	003012	047522	020122	020055	
1999	003020	051124	044504	030440	
2000	003026	035065	000060		
2001	003032	051124	046501	042040	TRAM31::.ASCIZ /TRAM DATA ERROR - TRDI 31:16/
2002	003040	052101	020101	051105	
2003	003046	047522	020122	020055	
2004	003054	051124	044504	031440	
2005	003062	035061	033061	000	
2006	003067	040522	020115	020115	TRAM47::.ASCIZ /TRAM DATA ERROR - TRDI 47:32/
2007	003074	040504	040524	042440	
2008	003102	051122	051117	026440	
2009	003110	052040	042122	020111	
2010	003116	033464	031472	000062	
2011	003124	051124	046501	04040	TRAM55::.ASCIZ /TRAM DATA ERROR - TRDI 55:48/
2012	003132	052101	020101	051105	
2013	003140	047522	020122	020055	
2014	003146	051124	044504	032440	
2015	003154	035065	034064	000	
2016	003161	020122	042101	042101	ORADER::.ASCIZ /OR ADDRESS REG - ORAD 3:0/
2017	003166	051104	051505	020123	
2018	003174	042522	020107	020055	
2019	003202	051117	042101	031440	
2020	003210	030072	000		
2021	003213	042526	052116	052116	EVNICT::.ASCIZ /EVENT COUNTERS OR FOUT 3:0 ERROR/
2022	003220	041440	052517	052116	
2023	003226	051105	020123	051117	
2024	003234	043040	052517	020124	
2025	003242	035063	020060	051105	
2026	003250	047522	000122		
2027	003254	042120	046101	020067	EVNTCL::.ASCIZ /PDAL7 FAILED TO CLEAR EVENT COUNTERS/
2028	003262	040506	046111	042105	
2029	003270	052040	020117	046103	
2030	003276	040505	020122	053105	
2031	003304	047105	020124	047503	
2032	003312	047125	042524	051522	
2033	003320	000			
2034	003321	040504	030114	030114	EVNTRL::.ASCIZ /CDALO FAILED TO LOAD EVENT COUNTERS/
2035	003326	043040	044501	042514	
2036	003334	020104	047524	046040	
2037	003342	040517	020104	053105	
2038	003350	047105	020124	047503	
2039	003356	047125	042524	051522	

2040	003364	000			
2041	003365	106	051525	020114	FUSL30::.ASCIZ /FUSL 3:0 FLIP-FLOP ERROR/
2042	003372	035063	020060	046106	
2043	003400	050111	043055	047514	
2044	003406	020120	051105	047522	
2045	003414	000122			
2046	003416	041123	020114	034465	SBLERR::.ASCIZ /SBL 59:56 FLIP-FLOP ERRC?/
2047	003424	032472	020066	046106	
2048	003432	050111	043055	047514	
2049	003440	020120	051105	047522	
2050	003446	000122			
2051	003450	054105	050124	033440	EXTPER::.ASCIZ /EXTP 7:0 FLIP-FLOP OR LOGIC ERROR/
2052	003456	030072	043040	044514	
2053	003464	026520	046106	050117	
2054	003472	047440	020122	047514	
2055	003500	044507	020103	051105	
2056	003506	047522	000122		
2057					
2058					
2059					: ASCII MESSAGES USED BY ERROR CALLS - CONTROL REGISTER 4
2060					:
2061					
2062	003512	051117	040440	051122	ORDATA::.ASCIZ /OR ARRAY DATA ERROR - ORO 7:0/
2063	003520	054501	042040	052101	
2064	003526	020101	051105	047522	
2065	003534	020122	020055	051117	
2066	003542	020117	035067	000060	
2067	003550	047101	020104	051101	ANDERR::.ASCIZ /AND ARRAY RAM DATA ERROR/
2068	003556	040522	020131	040522	
2069	003564	020115	040504	040524	
2070	003572	042440	051122	051117	
2071	003600	000			
2072	003601	106	051525	033514	FUSL7::.ASCIZ /FUSL7 FLIP-FLOP - OR ARRAY DATA ERROR/
2073	003606	043040	044514	026520	
2074	003614	046106	050117	026440	
2075	003622	047440	020122	051101	
2076	003630	040522	020131	040504	
2077	003636	040524	042440	051122	
2078	003644	051117	000		
2079	003647	101	042116	026440	ANDOR::.ASCIZ /AND - OR ARRAY DATA ERROR/
2080	003654	047440	020122	051101	
2081	003662	040522	020131	040504	
2082	003670	040524	042440	051122	
2083	003676	051117	000		
2084					
2085	003702				.EVEN
2086					
2087					
2088					
2089					: FORMAT STATEMENTS USED IN PRINT CALLS
2090					:
2091					
2092	003702	046445	047503	052116	EMSGRO::.ASCIZ /%CONTROL REG 0 ERROR%/
2093	003710	047522	020114	042522	
2094	003716	020107	020060	051105	
2095	003724	047522	022522	000116	

2096	003732	040445	047503	052116	EMSGR2:::ASCIIZ	/%ACONTROL REG 2 ERROR%N/
2097	003740	047522	020114	042522		
2098	003746	020107	020062	051105		
2099	003754	047522	022522	000116		
2100	003762	040445	047503	052116	EMSGR4:::ASCIIZ	/%ACONTROL REG 4 ERROR%N/
2101	003770	047522	020114	042522		
2102	003776	020107	020064	051105		
2103	004004	047522	022522	000116		
2104	004012	040445	047503	052116	EMSGR6:::ASCIIZ	/%ACONTROL REG 6 ERROR%N/
2105	004020	047522	020114	042522		
2106	004026	020107	020066	051105		
2107	004034	047522	022522	000116		
2108	004042	040445	042522	030107	REG0EQ:::ASCIIZ	/%AREG0 = /
2109	004050	036440	000040			
2110	004054	040445	042522	031107	REG2EQ:::ASCIIZ	/%AREG2 = /
2111	004062	036440	000040			
2112	004066	040445	042522	032107	REG4EQ:::ASCIIZ	/%AREG4 = /
2113	004074	036440	000040			
2114	004100	040445	042522	033107	REG6EQ:::ASCIIZ	/%AREG6 = /
2115	004106	036440	000040			
2116	004112	040445	051124	046501	MSGTRM:::ASCIIZ	/%ATRAM ADDRESS REG = %06%N/
2117	004120	040440	042104	042522		
2118	004126	051523	051040	043505		
2119	004134	036440	022440	033117		
2120	004142	047045	000			
2121	004145	045	046101	040517	FRMTR ::::ASCIIZ	/%ALOAD: %06%S1%AREAD: %06%S1%AGOOD: %06%N/
2122	004152	035104	022440	033117		
2123	004160	051445	022461	051101		
2124	004166	040505	035104	022440		
2125	004174	033117	051445	022461		
2126	004202	043501	047517	035104		
2127	004210	022440	033117	047045		
2128	004216	000				
2129	004217	045	046101	040517	FRMTR0:::ASCIIZ	/%ALOAD: %06%S1%AREAD: %06%N/
2130	004224	035104	022440	033117		
2131	004232	051445	022461	051101		
2132	004240	040505	035104	022440		
2133	004246	033117	047045	000		
2134						
2135	004253	045	046101	040517	FRMTR4:::ASCIIZ	/%ALOAD: %06%S1%AREAD: %06%S1%AMASK: %06%S1%AGCOD: %06%S1%ABAD: %06%N/
2136	004260	035104	022440	033117		
2137	004266	051445	022461	051101		
2138	004274	040505	035104	022440		
2139	004302	033117	051445	022461		
2140	004310	046501	051501	035113		
2141	004316	022440	033117	051445		
2142	004324	022461	043501	047517		
2143	004332	035104	022440	033117		
2144	004340	051445	022461	041101		
2145	004346	042101	020072	047445		
2146	004354	022466	000116			
2147	004360	040445	053105	052116	FRMTEC:::ASCIIZ	/%AEVNT CNT LOADED: %06%S1%AEVNT CNT BEFORE CNT DOWN: %06%N/
2148	004366	041440	052116	046040		
2149	004374	040517	042504	035104		
2150	004402	022440	033117	051445		
2151	004410	022461	042501	047126		

2152 004416 020124 047103 020124
2153 004424 042502 047506 042522
2154 004432 041440 052116 042040
2155 004440 053517 035116 022440
2156 004446 033117 047045 000
2157 004453 045 052101 046511
2158 004460 020105 052517 020124
2159 004466 051105 047522 020122
2160 004474 042101 051104 051505
2161 004502 044523 043516 041440
2162 004510 047117 051124 046117
2163 004516 051040 043505 030040
2164 004524 047045 000
2165 004527 045 052101 046511
2166 004534 020105 052517 020124
2167 004542 051105 047522 020122
2168 004550 042101 051104 051505
2169 004556 044523 043516 041440
2170 004564 047117 051124 046117
2171 004572 051040 043505 031040
2172 004600 047045 000
2173
2174
2175 004604
2176
2177
2178

MSGTM0: :.ASCIZ /%ATIME OUT ERROR ADDRESSING CONTROL REG 0%N/

MSGTM2: :.ASCIZ /%ATIME OUT ERROR ADDRESSING CONTROL REG 2%N/

.EVEN

2179
2180
2181
2182
2183
2184
2185
2186
2187
2188 004604
2189 004604
2190 004604 004537 005130
2191 004610 003702
2192 004612 004737 005210
2193
2194
2195
2196
2197
2198 004616
2199 004616
2200 004616 104423
2201
2202 004620
2203 004620
2204 004620 004537 005130
2205 004624 003702
2206 004626
2207 004626 012746 004042
2208 004632 012746 000001
2209 004636 010600
2210 004640 104415
2211 004642 062706 000004
2212 004646
2213 004646 013746 002372
2214 004652 013746 002374
2215 004656 013746 002370
2216 004662 012746 004145
2217 004666 012746 000004
2218 004672 010600
2219 004674 104415
2220 004676 062706 000012
2221 004702
2222 004702
2223 004702 104423
2224
2225 004704
2226 004704
2227 004704 004537 005130
2228 004710 003732
2229 004712 004737 005262
2230 004716
2231 004716
2232 004716 104423
2233
2234

.SBTTL GLOBAL ERROR REPORT SECTION

```

:++
: THE GLOBAL ERROR REPORT SECTION CONTAINS MESSAGE PRINTING AREAS
: USED BY MORE THAN TEST TO OUTPUT ADDITIONAL ERROR INFORMATION. PRINTB
: (BASIC) AND PRINTX (EXTENDED) CALLS ARE USED TO CALL PRINT SERVICES.
:--

```

```

ROEROR: BGNMSG ROEROR
        JSR   R5,PRNTBS      ;GO PRINT CONTROL REG THAT FAILED
        .WORD EMSGR0
        JSR   PC,PRNTR0     ;GO PRINT CONTROL REGISTER 0 INFO

```

```

L10002: ENDMMSG
        TRAP  C$MSG

ERORRO: BGNMSG ERORRO
        JSR   R5,PRNTBS      ;GO PRINT CONTROL REG THAT FAILED
        .WORD EMSGR0
        PRINTX #REGOEQ
        MOV   #REGOEQ,-(SP)
        MOV   #1,-(SP)
        MOV   SP,R0
        TRAP  C$PNTX
        ADD   #4,SP
        PRINTX #FRMTOR,ROLOAD,ROREAD,ROGOOD
        MOV   ROGOOD,-(SP)
        MOV   ROREAD,-(SP)
        MOV   ROLoad,-(SP)
        MOV   #,RMTOR,-(SP)
        MOV   #4,-(SP)
        MOV   SP,R0
        TRAP  C$PNTX
        ADD   #12,SP

```

```

L10003: ENDMMSG
        TRAP  C$MSG

R2EROR: BGNMSG R2EROR
        JSR   R5,PRNTBS      ;GO PRINT CONTROL REG THAT FAILED
        .WORD EMSGR2
        JSR   PC,PRNTR2     ;GO PRINT CONTROL REGISTER 2 INFO

```

```

L10004: ENDMMSG
        TRAP  C$MSG

        BGNMSG R1EROR

```

2235	004720			R4EROR::			
2236	004720	004537	005130		JSR	R5,PRNTBS	;GO PRINT CONTROL REG THAT FAILED
2237	004724	003762			.WORD	EMSGR4	
2238	004726	004737	005150		JSR	PC,PRNTAL	;GO PRINT ALL REGISTERS
2239	004732				ENDMSG		
2240	004732			L10005:			
2241	004732	104423			TRAP	C\$MSG	
2242							
2243	004734				BGNMSG	R026ER	
2244	004734			R026ER::			
2245	004734	004537	005130		JSR	R5,PRNTBS	;GO PRINT CONTROL REG THAT FAILED
2246	004740	004012			.WORD	EMSGR6	
2247	004742	004737	005172		JSR	PC,PR026R	
2248	004746				ENDMSG		
2249	004746			L10006:			
2250	004746	104423			TRAP	C\$MSG	
2251							
2252	004750				BGNMSG	ALLREG	
2253	004750			ALLREG::			
2254	004750	004537	005130		JSR	R5,PRNTBS	;GO PRINT CONTROL REG THAT FAILED
2255	004754	004012			.WORD	EMSGR6	
2256	004756	004737	005150		JSR	PC,PRNTAL	
2257	004762				ENDMSG		
2258	004762			L10007:			
2259	004762	104423			TRAP	C\$MSG	
2260							
2261	004764				BGNMSG	TRAMER	
2262	004764			TRAMER::			
2263	004764	004537	005130		JSR	R5,PRNTBS	;GO PRINT CONTROL REG THAT FAILED
2264	004770	004012			.WORD	EMSGR6	
2265	004772				PRINTB	#MSGTRM,TRADRS	
2266	004772	013746	006374		MOV	TRADRS,-(SP)	
2267	004776	012746	004112		MOV	#MSGTRM,-(SP)	
2268	005002	012746	000002		MOV	#2,-(SP)	
2269	005006	010600			MOV	SP,R0	
2270	005010	104423			TRAP	C\$PNTB	
2271	005012	062706	000006		ADD	#6,SP	
2272	005016	004737	005172		JSR	PC,PR026R	
2273	005022				ENDMSG		
2274	005022			L10010:			
2275	005022	104423			TRAP	C\$MSG	
2276							
2277	005024				BGNMSG	EVNTER	
2278	005024			EVNTER::			
2279	005024	004537	005130		JSR	R5,PRNTBS	;GO PRINT CONTROL REG THAT FAILED
2280	005030	004012			.WORD	EMSGR6	
2281	005032				PRINTX	#FRM EC,R1,R2	
2282	005032	010246			MOV	R2,-(SP)	
2283	005034	010146			MOV	R1,-SP	
2284	005036	012746	004360		MOV	#FRM EC,-(SP)	
2285	005042	012746	000003		MOV	#3,-(SP)	
2286	005046	010600			MOV	SP,R0	
2287	005050	104415			TRAP	C\$PNTX	
2288	005052	062706	000010		ADD	#10,SP	
2289	005056	004737	005150		JSR	PC,PRNTAL	
2290	005062				ENDMSG		

GLOBAL AREA: MACY11 30(1046)
CVCDBA.P11 10-SEP-81 15:42

16-SEP-81 15:15 PAGE 46
GLOBAL ERROR REPORT SECTION

H 4

SEQ 0046

2291 005062
2292 005062 104423
2293 005064
2294 005064
2295 005064
2296 005064 012746 004453
2297 005070 012746 000001
2298 005074 010600
2299 005076 104414
2300 005100 062706 000004
2301 005104
2302 005104
2303 005104 104423
2304
2305 005106
2306 005106
2307 005106
2308 005106 012746 004453
2309 005112 012746 000001
2310 005116 010600
2311 005120 104414
2312 005122 062706 000004
2313 005126
2314 005126
2315 005126 104423
2316
2317
2318
2319 005130
2320 005130 012546
2321 005132 012746 000001
2322 005136 010600
2323 005140 104414
2324 005142 062706 000004
2325 005146 000205
2326
2327
2328
2329
2330 005150 004737 005210
2331 005154 004737 005262
2332 005160 004737 005334
2333 005164 004737 005422
2334 005170 000207
2335
2336
2337
2338 005172 004737 005210
2339 005176 004737 005262
2340 005202 004737 005422
2341 005206 000207
2342
2343
2344
2345 005210
2346 005210 012746 004042

```
L10011:
  TRAP      C$MSG
  BGNMSG    ROTM
ROTM::
  PRINTB    #MSGTMO
  MOV       #MSGTMO,-(SP)
  MOV       #1,-(SP)
  MOV       SP,R0
  TRAP      C$PNTB
  ADD       #4,SP
  ENDMSG

L10012:
  TRAP      C$MSG
  BGNMSG    R2TM
R2TM::
  PRINTB    #MSGTMO
  MOV       #MSGTMO,-(SP)
  MOV       #1,-(SP)
  MOV       SP,R0
  TRAP      C$PNTB
  ADD       #4,SP
  ENDMSG

L10013:
  TRAP      C$MSG

;ROUTINE TO PRINT WHAT CONTROL REGISTER DETECTED THE ERROR.
PRNTBS::PRINTB (R5)+
  MOV       (R5)+,-(SP)
  MOV       #1,-(SP)
  MOV       SP,R0
  TRAP      C$PNTB
  ADD       #4,SP
  RTS       R5

;ROUTINE TO PRINT ALL CONTROL REGISTER ERROR INFORMATION
PRNTAL::JSR   PC,PRNTR0      ;GO PRINT CONTROL REGISTER 0 INFO
        JSR   PC,PRNTR2      ;GO PRINT CONTROL REGISTER 2 INFO
        JSR   PC,PRNTR4      ;GO PRINT CONTROL REGISTER 4 INFO
        JSR   PC,PRNTR6      ;GO PRINT CONTROL REGISTER 6 INFO
        RTS   PC

;ROUTINE TO PRINT CONTROL REGISTER 0, 2 AND 6 ERROR INFORMATION
PR026R::JSR   PC,PRNTR0      ;GO PRINT CONTROL REGISTER 0 INFO
        JSR   PC,PRNTR2      ;GO PRINT CONTROL REGISTER 2 INFO
        JSR   PC,PRNTR6      ;GO PRINT CONTROL REGISTER 6 INFO
        RTS   PC

;PRINT CONTROL REGISTER 0 ERROR INFORMATION
PRNTR0::PRINTX #REG0EQ
        MOV    #REG0EQ,-(SP)
```


GLOBAL AREAS
CVCDJA.P11

MACY11 30(1046)
10-SEP-81 15:42

16-SEP-81 15:15 PAGE 47
GLOBAL ERROR REPORT SECTION

1 4

SEQ 0047

2347 005214 012746 000001
2348 005220 010600
2349 005222 104415
2350 005224 062706 000004
2351 005230
2352 005230 013746 002374
2353 005234 013746 002370
2354 005240 012746 004217
2355 005244 012746 000003
2356 005250 010600
2357 005252 104415
2358 005254 062706 000010
2359 005260 000207
2360
2361
2362
2363 005262
2364 005262 012746 004054
2365 005266 012746 000001
2366 005272 010600
2367 005274 104415
2368 005276 062706 000004
2369 005302
2370 005302 013746 002400
2371 005306 013746 002376
2372 005312 012746 004217
2373 005316 012746 000003
2374 005322 010600
2375 005324 104415
2376 005326 062706 000010
2377 005332 000207
2378
2379
2380
2381 005334
2382 005334 012746 004066
2383 005340 012746 000001
2384 005344 010600
2385 005346 104415
2386 005350 062706 000004
2387 005354
2388 005354 013746 002412
2389 005360 013746 002404
2390 005364 013746 002406
2391 005370 013746 002410
2392 005374 013746 002402
2393 005400 012746 004253
2394 005404 012746 000006
2395 005410 010600
2396 005412 104415
2397 005414 062706 000016
2398 005420 000207
2399

MOV #1,-(SP)
MOV SP,R0
TRAP C\$PNTX
ADD #4,SP
PRINTX #FRMTR0,R0LOAD,R0READ
MOV R0READ,-(SP)
MOV R0LOAD,-(SP)
MOV #FRMTR0,-(SP)
MOV #3,-(SP)
MOV SP,R0
TRAP C\$PNTX
ADD #10,SP
RTS PC

:PRINT CONTROL REGISTER 2 ERROR INFORMATION

PRNTR2::PRINTX #REG2EQ
MOV #REG2EQ,-(SP)
MOV #1,-(SP)
MOV SP,R0
TRAP C\$PNTX
ADD #4,SP
PRINTX #FRMTR2,R2LOAD,R2READ
MOV R2READ,-(SP)
MOV R2LOAD,-(SP)
MOV #FRMTR0,-(SP)
MOV #3,-(SP)
MOV SP,R0
TRAP C\$PNTX
ADD #10,SP
RTS PC

:PRINT CONTROL REGISTER 4 ERROR INFORMATION

PRNTR4::PRINTX #REG4EQ
MOV #REG4EQ,-(SP)
MOV #1,-(SP)
MOV SP,R0
TRAP C\$PNTX
ADD #4,SP
PRINTX #FRMTR4,R4LOAD,R4READ,R4MASK,R4GOOD,R4BAD
MOV R4BAD,-(SP)
MOV R4GOOD,-(SP)
MOV R4MASK,-(SP)
MOV R4READ,-(SP)
MOV R4LOAD,-(SP)
MOV #FRMTR4,-(SP)
MOV #6,-(SP)
MOV SP,R0
TRAP C\$PNTX
ADD #16,SP
RTS PC

GLOBAL AREAS
CVCDBA.P11

MACY11 30(1046)
10-SEP-81 15:42

16-SEP-81 15:15 PAGE 48
GLOBAL ERROR REPORT SECTION

J 4

SEQ 0048

2400
2401
2402
2403 005422
2404 005422 012746 004100
2405 005426 012746 000001
2406 005432 010600
2407 005434 104415
2408 005436 062706 000004
2409 005442
2410 005442 013746 002420
2411 005446 013746 002414
2412 005452 012746 004217
2413 005456 012746 000003
2414 005462 010600
2415 005464 104415
2416 005466 062706 000010
2417 005472 000207
2418

;PRINT CONTROL REGISTER 6 ERROR INFORMATION

PRNTR6::PRINTX #REG6EQ
MOV #REG6EQ,-(SP)
MOV #1,-(SP)
MOV SP,R0
TRAP C\$PNTX
ADD #4,SP
PRINTX #FRMTR0,R6LOAD,R6READ
MOV R6READ,-(SP)
MOV R6LOAD,-(SP)
MOV #FRMTR0,-(SP)
MOV #3,-(SP)
MOV SP,R0
TRAP C\$PNTX
ADD #10,SP
RTS PC

GLOBAL AREAS
CVCDDBA.P11

MACY11 30(1046)
10-SEP-81 15:42

16-SEP-81 15:15 PAGE 49
GLOBAL SUBROUTINES SECTION

K 4

SEQ 0049

.SBTTL GLOBAL SUBROUTINES SECTION

: THE GLOBAL SUBROUTINES SECTION CONTAINS THE SUBROUTINES
: THAT ARE USED IN MORE THAN ONE TEST.
:--

: FUNCTIONAL DESCRIPTION:
: SUBROUTINE TO....SELECT AND INITIALIZE STATE ANALYZER

: INPUTS:
: LOCATION IDDEV CONTAINS USER DEFINED DEVICE NUMBER IN BITS 11-8

: IMPLICIT INPUTS:

: OUTPUTS:
: RLOAD CONTAINS USER DEFINED UNIT NUMBER IN BITS 11-8
: ROMASK CONTAINS CONTROL REGISTER 0 MASK WORD (000200)
: R2LOAD CONTAINS ALL ZEROES TO INDICATE CONTROL REGISTER 2 WAS CLEARED

: IMPLICIT OUTPUTS:

: SUBORDINATE ROUTINES USED:
: LDRDRO ROUTINE TO LOAD, READ AND COMPARE REGISTER 0
: LDRDOR ROUTINE TO LOAD, READ AND COMPARE REGISTER 0 (USED FOR DEVICE TYPE)
: LDRDR2 ROUTINE TO LOAD, READ AND COMPARE CONTROL REGISTER 2

: FUNCTIONAL SIDE EFFECTS:
: STATE ANALYZER SELECTED
: CONTROL REGISTER 0 LOW BYTE EQUALS 0
: CONTROL REGISTER 2 EQUALS 0

: CALLING SEQUENCE:
: JSR PC,INITED

:--

INITED: :BGNSEG ;ROUTINE TO INIT ED MODULE
TRAP C\$BSEG
SETVEC #4,#18,#PRI07 ;SETUP VECTOR
MOV #PRI07,-(SP)
MOV #18,-(SP)
MOV #4,-(SP)
MOV #3,-(SP)
TRAP C\$SVEC

2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467 005474
2468 005474 104404
2469 005476
2470 005476 012746 000340
2471 005502 012746 005600
2472 005506 012746 000004
2473 005512 012746 000003
2474 005516 104437

```

2475 005520 0627^6 000010      ADD      #10,SP
2476
2477      ;LOAD DEVICE NUMBER INTO REGISTER 0 AND CHECK IT
2478
2479 005524 013737 002360 002370      MOV      IDDEV,ROLOAD      ;GET USER DEFINED DEVICE NUMBER
2480 005532 013737 002370 002372      MOV      ROLOAD,ROGOOD    ;PUT DATA LOADED INTO EXPECTED
2481 005540 013777 002370 174602      MOV      ROLOAD,@REGO     ;WRITE WORD TO REGISTER 0
2482 005546 017737 174576 002374      MOV      @REGO,ROREAD     ;READ REGISTER CONTENTS BACK
2483 005554 023737 002372 002374      CMP      ROGOOD,ROREAD   ;COMPARE EXPECTED WITH THAT READ
2484 005562 001414      BEQ      2$              ;IF COMPARE WAS GOOD THEN CONT
2485 005564      ERRDF  1,ROEROR       ;REG 0 NOT EQUAL EXPECTED
2486 005564 104455      TRAP    C$ERRDF
2487 005566 000001      .WORD   1
2488 005570 000000      .WORD   0
2489 005572 004604      .WORD   ROEROR
2490 005574      CKLOOP
2491 005574 104406      TRAP    C$CLP1
2492 005576 000406      BR      2$              ;BRANCH AROUND TIME OUT ERROR
2493 005600 005726      1$:    TST    (SP)+        ;CLEAN UP STACK
2494 005602 005726      TST    (SP)+        ;CLEAN UP STACK
2495 005604      ERRDF  1,ROTM         ;TIME OUT ERROR REG 0
2496 005604 104455      TRAP    C$ERRDF
2497 005606 000001      .WORD   1
2498 005610 000000      .WORD   0
2499 005612 005064      .WORD   ROTM
2500 005614      2$:    CLRVEC #4            ;CLEAR VECTOR
2501 005614 012700 000004      MOV     #4,RO
2502 005620 104436      TRAP    C$CVEC
2503 005622      ENDSEG
2504 005622      10000$:
2505 005622 104405      TRAP    C$ESEG
2506
2507      ;READ DEVICE TYPE IN REGISTER 0
2508
2509 005624      BGNSEG
2510 005624 104404      TRAP    C$BSEG
2511 005626 052737 100000 002370      BIS     #CDAL15,ROLOAD    ;SETUP TO READ DEVICE TYPE
2512 005634 013737 002364 002372      MOV     IDTYPE,ROGOOD    ;SETUP EXPECTED DATA
2513 005642 013737 006110      JSR    PC,LDRDOR        ;LOAD, READ AND COMPARE REG 0
2514 005646 001404      BEQ     3$              ;IF EQUAL THEN DEVICE TYPE COMPARED
2515 005650      ERRDF  1,ERORRO       ;DEVICE TYPE NOT EQUAL EXPECTED
2516 005650 104455      TRAP    C$ERRDF
2517 005652 000001      .WORD   1
2518 005654 000000      .WORD   0
2519 005656 004620      .WORD   ERORRO
2520 005660      3$:    ENDSEG
2521 005660      10001$:
2522 005660 104405      TRAP    C$ESEG
2523
2524      ;RESET THE SIGNAL CDAL15 TO 0 TO READ DEVICE NUMBER AGAIN AND SET AND
2525      ;CLEAR THE SIGNAL CDAL0 TO CLEAR THE TRACE RAM ADDRESS REGISTER, TO
2526      ;CLEAR THE TRACING FLIP-FLOP, TO RELOAD THE EVENT COUNTERS AND TO CLEAR
2527      ;SBL FLIP FLOPS 59:56.
2528
2529 005662      BGNSEG
2530 005662 104404      TRAP    C$BSEG

```

2531	005664	013737	002360	002370		MOV	IDDEV,ROLOAD		:GET USER DEFINED DEVICE NUMBER
2532	005672	052737	000001	002370		BIS	#CDALO,ROLOAD		:SETUP TO SET THE CLEAR SIGNAL
2533	005700	004737	006102			JSR	PC,LDRDRO		:GO LOAD,READ AND CHECK REG 0
2534	005704	001405				BEQ	4\$:IF OK THEN CONTINUE
2535	005706					ERRDF	1,ROEROR		:REG 0 NOT EQUAL DEVICE #
2536	005706	104455				TRAP	C\$ERDF		
2537	005710	000701				.WORD	1		
2538	005712	000000				.WORD	0		
2539	005714	004604				.WORD	ROEROR		
2540	005716					CKLOOP			
2541	005716	104406				TRAP	C\$CLP1		
2542	005720	042737	000001	002370	4\$:	BIC	#CDALO,ROLOAD		:SETUP TO CLEAR THE SIGNAL CDALO
2543	005726	004737	006102			JSR	PC,LDRDRO		:GO LOAD, READ AND CHECK REGISTER 0
2544	005732	001404				BEQ	5\$:IF LOADED OK THEN CONTINUE
2545	005734					ERRDF	1,ROLOAD		:REG 0 NOT EQUAL DEVICE NUMBER
2546	005734	104455				TRAP	C\$ERDF		
2547	005736	000001				.WORD	1		
2548	005740	000000				.WORD	0		
2549	005742	002370				.WORD	ROLOAD		
2550	005744					ENDSEG			
2551	005744					5\$:			
2552	005744	104405				10002\$:			
2553						TRAP	C\$ESEG		
2554									:CLEAR AND CHECK CONTROL REGISTER 2
2555									
2556	005746					BGNSEG			
2557	005746	104404				TRAP	C\$BSEG		
2558	005750					SETVEC	#4,#6\$,#1R107		:SETUP VECTOR
2559	005750	012746	000340			MOV	#PRI07,- SP)		
2560	005754	012746	006050			MOV	#6\$,-(SP)		
2561	005760	012746	000004			MOV	#4,-(SP)		
2562	005764	012746	000003			MOV	#3,-(SP)		
2563	005770	104437				TRAP	C\$SVEC		
2564	005772	062706	000010			ADD	#10,SP		
2565	005776	005037	002376			CLR	R2LOAD		:SETUP TO CLEAR ALL BITS
2566	006002	013777	002376	174342		MOV	R2LOAD,@REG2		:WRITE BITS INTO REG 2
2567	006010	017737	174336	002400		MOV	@REG2,R2READ		:READ REG 2 BACK
2568	006016	042737	177400	002400		BIC	#177400,R2READ		:CLEAR UNWANTED BITS IN REG 2
2569	006024	023737	002376	002400		CMP	R2LOAD,R2READ		:CHECK IF EXP EQUALS ACTUAL
2570	006032	001414				BEQ	7\$:IF LOADED OK THEN CONTINUE
2571	006034					ERRDF	2,R2EROR		:REGISTER 2 NOT EQUAL EXPECTED
2572	006034	104455				TRAP	C\$ERDF		
2573	006036	000002				.WORD	2		
2574	006040	000000				.WORD	0		
2575	006042	004704				.WORD	R2EROR		
2576	006044					CKLOOP			
2577	006044	104406				TRAP	C\$CLP1		
2578	006046	000406				BR	7\$:BRANCH AROUND TIME OUT ERROR
2579	006050	005726			6\$:	TST	(SP)+		:CLEAN UP STACK
2580	006052	005726				TST	(SP)+		:CLEAN UP STACK
2581	006054					ERRDF	2,R2TM		:TIME OUT ERROR REG 2
2582	006054	104455				TRAP	C\$ERDF		
2583	006056	000002				.WORD	2		
2584	006060	000000				.WORD	0		
2585	006062	005106				.WORD	R2TM		
2586	006064				7\$:	CLRVEC	#4		:CLEAR VECTOR


```

2587 006064 012700 000004          MOV    #4,R0
2588 006070 104436          TRAP  C$CVLC
2589 006072 005037 002416          CLR   R6MASK          ;SETUP TO CHECK ALL CONTROL REG 6 BITS
2590 006076          ENDSEG
2591 006076          10003$:
2592 006076 104405          TRAP  C$ESEG
2593
2594 006100 000207          RTS   PC              ;RETURN BACK TO TEST
2595
2596          ;ROUTINE TO LOAD, READ, AND COMPARE CONTENTS OF REGISTER 0
2597          ;CONDITION CODES ARE SET ON EXIT AS RESULT OF THE "CMP" INSTRUCTION.
2598
2599 006102 013737 002370 002372  LDRDR0::MOV    R0LOAD,R0GOOD          ;PUT DATA LOADED INTO EXPECTED
2600 006110 013777 002370 174232  LDRDR0::MOV    R0LOAD,@REG0          ;WRITE WORD TO REGISTER 0
2601 006116 017737 174226 002374  READR0::MOV    @REG0,R0READ          ;READ REGISTER CONTENTS BACK
2602 006124 023737 002372 002374          CMP    R0GOOD,R0READ          ;COMPARE EXPECTED WITH THAT READ
2603 006132 000207          RTS   PC              ;EXIT WITH CONDITION CODES SET
2604
2605          ;ROUTINE TO LOAD, READ, AND COMPARE CONTENTS OF REGISTER 2.
2606          ;CONDITION CODES ARE SET ON EXIT AS RESULT OF "CMP" INSTRUCTION
2607
2608 006134 013777 002376 174210  LDRDR2::MOV    R2LOAD,@REG2          ;WRITE BITS INTO REGISTER 2
2609 006142 017737 174204 002400  READR2::MOV    @REG2,R2READ          ;READ REGISTER 2 BACK
2610 006150 042737 177400 002400          BIC    #177400,R2READ          ;CLEAR UNWANTED BITS IN REG 2
2611 006156 023737 002376 002400          CMP    R2LOAD,R2READ          ;CHECK IF EXP EQUALS ACTUAL
2612 006164 000207          RTS   PC              ;EXIT WITH CONDITION CODES SET
2613
2614          ;ROUTINE TO LOAD, READ AND COMPARE CONTENTS OF REGISTER 4.
2615          ;CONDITION CODES ARE SET ON EXIT AS RESULT OF "CMP" INSTRUCTION.
2616
2617 006166 013737 002402 002404  LDRDR4R::MOV   R4LOAD,R4GOOD          ;COPY DATA TO BE LOADED
2618 006174 000337 002404          SWAB  R4GOOD          ;LOW TO HIGH BYTE TO SIMULATE READBACK
2619 006200 000403          BR    LDRDR4R          ;GO LOAD, READ + CHECK AND ARRAY
2620
2621 006202 013737 002402 002404  LDRDR4::MOV    R4LOAD,R4GOOD          ;SETUP EXPECTED DATA
2622 006210 013777 002402 174136  LDRDR4R::MOV   R4LOAD,@REG4          ;WRITE WORD INTO REGISTER 4
2623 006216 017737 174132 002410  READR4::MOV    @REG4,R4READ          ;READ WORD BACK FROM REGISTER 4
2624 006224 013737 002410 002412          MOV    R4READ,R4BAD          ;COPY DATA READ
2625 006232 043737 002406 002412          BIC    R4MASK,R4BAD          ;CLEAR UNWANTED BITS
2626 006240 023737 002404 002412          CMP    R4GOOD,R4BAD          ;COMPARE WORD EXPECTED WITH READ
2627 006246 000207          RTS   PC              ;RETURN WITH CONDITION CODES SET
2628
2629          ;ROUTINE TO LOAD, READ AND COMPARE CONTENTS OF CONTROL REGISTER 6
2630          ;CONDITION CODES ARE SET ON EXIT AS RESULT OF "CMP" INSTRUCTION.
2631
2632 006250 013777 002414 174100  LDRDR6::MOV    R6LOAD,@REG6          ;WRITE WORD INTO REGISTER 6
2633 006256 017737 174074 002420  READR6::MOV    @REG6,R6READ          ;READ THE WORD BACK
2634 006264 013737 002420 002422          MOV    R6READ,R6BAD          ;COPY DATA READ
2635 006272 043737 002416 002420          BIC    R6MASK,R6READ          ;MASK OUT UNWANTED BITS
2636 006300 023737 002414 002420          CMP    R6LOAD,R6READ          ;COMPARE DATA LOADED WITH DATA READ
2637 006306 000207          RTS   PC              ;EXIT WITH CONDITION CODES SET
2638

```

2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2660
2661
2662
2663
2664
2665
2666
2667
2668
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2679
2680
2681
2682
2683
2684
2685
2686
2687
2688
2689
2690
2691
2692
2693
2694

006310
006310 104404

006312 005037 002376
006316 004737 006134
006322 001405
006324
006324 104455
006326 000002
006330 000000
006332 004704
006334 104406

006336 013737 006374 002414 1\$:
006344 012737 174000 002416
006352 004737 006250
006356 001404
006360
006360 104455
006362 000004
006364 002462
006366 004734
006370
006370

```

**
: THIS ROUTINE WILL WRITE AND READ THE TRACE RAM ADDRESS REGISTER BITS TRAD 9:0
: WITH THE CONTENTS OF LOCATION "TRADRS"

: TO WRITE THE TRACE RAM ADDRESS REGISTER THE PROGRAM WILL CLEAR CONTROL REG 2
: BITS PDAL7 TO PDAL0 WHICH WILL ASSERT THE SIGNAL PTERO L IN THE POINTER REG-
: ISTER. WHEN A WRITE COMMAND IS ISSUED TO CONTROL REGISTER 6 WITH THE SIGNAL
: PTERO L ASSERTED, A PULSE WILL BE ISSUED ON THE SIGNAL WPTO L. THE SIGNAL
: WPTO L WILL WRITE THE DATA ON THE WRITE COMMAND INTO THE TRACE RAM ADDRESS
: REGISTER.

: WHEN A READ COMMAND IS ISSUED TO CONTROL REGISTER 6 WITH THE SIGNAL PTERO L
: ASSERTED IN THE POINTER REGISTER, A PULSE WILL BE ISSUED ON THE SIGNAL RPTO H.
: THE SIGNAL RPTO H WILL READ THE DATA FROM THE TRACE RAM ADDRESS REGISTER.

: INPUT: LOCATION "TRADRS" MUST CONTAIN ADDRESS TO LOAD
: CALL: JSR PC,TRADLD
: EXIT: LOCATION R6MASK WILL EQUAL 176000

--

TRADLD: :BGNSEG
TRAP C$BSEG

: CLEAR ALL BITS IN CONTROL REGISTER 2. CONTROL REGISTER 2 BITS PDAL3
: TO PDAL0 BEING CLEARED WILL ASSERT THE SIGNAL PTERO L IN THE POINTER
: REGISTER.

CLR R2LOAD ; SETUP TO CLEAR ALL BITS IN REG 2
JSR PC,LDRDR2 ; GO LOAD, READ AND CHECK REG 2
BEQ 1$ ; IF LOADED OK THEN CONTINUE
ERRDF 2,R2EROR ; REGISTER 2 NOT EQUAL EXPECTED
TRAP C$ERDF

.WORD 2
.WORD 0
.WORD R2EROR
CKLOOP
TRAP C$CLP1

: WRITE THE TRACE RAM ADDRESS WITH THE ADDRESS IN LOCATION "TRADRS".
: ON A WRITE COMMAND TO CONTROL REGISTER 6 WITH THE SIGNAL PTERO L
: ASSERTED, THE SIGNAL WPTO L WILL PULSE TO LOAD THE TRACE RAM ADDRESS
: REGISTER. ON A READ COMMAND TO CONTROL REGISTER 6 WITH THE SIGNAL
: PTERO L ASSERTED, THE SIGNAL RPTO H WILL PULSE TO READ THE TRACE RAM
: ADDRESS REGISTER BITS TRAD 9:0.

MOV TRADRS,R6LOAD ; GET THE ADDRESS TO BE LOADED
MOV #174000,R6MASK ; SETUP TO IGNORE UNUSED BITS
JSR PC,LDRDR6 ; GO LOAD, READ + CHECK TRAD BITS 9:0
BEQ 2$ ; IF ADDRESS OK THEN CONTINUE
ERRDF 4,TRADER,R026ER ; TRAM ADDRESS REG NOT EQUAL "TRADRS"
TRAP C$ERDF

.WORD 4
.WORD TRADER
.WORD RC26ER

2$:
ENDSEG

10004$:

```

GLOBAL SUBROUTINES SECTION

```

2695 006370 104405          TRAP  C$ESEG
2696 006372 000207          RTS   PC
2697
2698 006374 000000          TRADRS:;.WORD 0          ;CONTAINS TRACE RAM ADDRESS
2699
2700
2701      ;**
2702      ; THIS ROUTINE WILL USE THE CONTENTS OF R5 AS A POINTER TO A WORD TO BE
2703      ; LOADED TO CONTROL REGISTER 2. THE WORD WILL ASSERT A PARTICULAR SIGNAL
2704      ; IN THE POINTER REGISTER.
2705      ;--
2706 006376 012537 002376          ASSERT:;MOV      (R5)+,R2LOAD          ;SETUP BITS TO BE LOADED
2707 006402          BGNSEG
2708 006402 104404          TRAP  C$BSEG
2709 006404 004737 006134          JSR   PC,LDRDR2          ;GO LOAD, READ AND CHECK REGISTER 2
2710 006410 001404          BEQ   1$                ;IF LOADED OK THEN CONTINUE
2711 006412          ERRDF 2,R2EROR          ;REGISTER 2 NOT EQUAL EXPECTED
2712 006412 104455          TRAP  C$ERDF
2713 006414 000002          .WORD 2
2714 006416 000000          .WORD 0
2715 006420 004704          .WORD R2ERCR
2716 006422          1$: ENDSEG
2717 006422          10005$:
2718 006422 104405          TRAP  C$ESEG
2719 006424 000205          RTS   R5                ;EXIT BACK TO MAIN LINE CODE
  
```

2720
2721
2722
2723
2724
2725
2726
2727
2728
2729
2730
2731
2732
2733
2734
2735
2736
2737
2738
2739
2740
2741
2742
2743
2744
2745
2746
2747
2748
2749
2750
2751
2752
2753
2754
2755
2756
2757
2758
2759
2760
2761
2762
2763
2764
2765
2766
2767
2768
2769
2770
2771
2772
2773
2774
2775

```

**
THIS TEST WILL WRITE AND READ THE TRACE RAM DATA IN BUFFERS FROM THE LSI-11
BUS WITH THE CONTENTS OF LOCATION 'R6LOAD'. THE TRACE RAM DATA IN BUFFERS
TESTED BY THIS ROUTINE ARE TRDI BITS 15:0, TRDI BITS 31:16, TRDI BITS 47:32,
OR TRDI BITS 59:48. FOR EACH CALL TO THIS ROUTINE, ONLY ONE SET OF TRACE
RAM DATA IN BUFFERS WILL BE TESTED.

PREVIOUS TO THIS ROUTINE, IN ROUTINE 'INITED', CONTROL REGISTER 0 BITS CDAL7
TO CDAL0 WERE CLEARED. CDAL3 AND CDAL2 BEING CLEARED WILL CAUSE THE SIGNAL
TRSLO L TO BE ASSERTED. THE SIGNAL TRSLO L ASSERTED WILL ENABLE THE OUTPUTS
OF THE TRACE RAM DATA IN BUFFERS.

TO WRITE THE TRACE RAM DATA IN BUFFERS, THE PROGRAM WILL LOAD CONTROL REG 2
WITH THE BITS TO SELECT PTER5 L, PTER6 L, PTER7 L OR PTER8 L IN THE POINTER
REGISTER. WHEN A WRITE COMMAND IS ISSUED TO CONTROL REGISTER 6 WITH ONE OF
THE ABOVE SIGNALS SET IN THE POINTER REGISTER, A PULSE WILL BE ISSUED ON
THE SIGNAL WPT5 H, WPT6 H, WPT7 H, OR WPT8 H RESPECTIVELY. THESE LAST
SIGNALS MENTIONED WILL WRITE THE DATA ON THE WRITE COMMAND INTO THE TRACE
RAM DATA IN BUFFER BITS TRDI 15:0, TRDI 31:16, TRDI 47:32, OR TRDI 59:48
RESPECTIVELY.

TO READ THE TRACE RAM DATA IN BUFFERS, THE PROGRAM WILL LOAD CONTROL REGISTER
2 WITH THE BITS TO SELECT PTER1 L, PTER2 L, PTER3 L OR PTER4 L IN THE POINTER
REGISTER. ON A READ COMMAND IS ISSUED TO CONTROL REGISTER 6 WITH ONE OF THE
ABOVE SIGNALS SET IN THE POINTER REGISTER, A PULSE WILL BE ISSUED ON THE SIGNAL
RTP1 H, RTP2 H, RTP3 H OR RTP4 H RESPECTIVELY. THESE LAST SIGNALS ON A READ
COMMAND WILL READ THE DATA FROM THE TRACE RAM DATA IN BUFFER BITS TRDI 15:0,
TRDI 31:16, TRDI 47:32 OR TRDI 59:48 RESPECTIVELY.

INPUT: LOCATION 'R6LOAD' CONTAINS DATA TO BE LOADED

CALL: JSR R5,TRDIBF ;GO LOAD,READ + CHECK TRAM DATA IN BUF.
      .WORD PTERS ;CONTROL REGISTER 2 WRITE POINTER SEL.
      ;READ POINTER WILL BE DONE BY DOING -4.

--
TRDIBF::BGNSEG
      TRAP C$BSEG

;SET PDAL BITS 3-0 IN CONTROL REGISTER 2 TO ASSERT THE SIGNAL
;PTER5 L, PTER6 L, PTER7 L OR PTER8 L. THE PARAMTER FOLLOWING THE CALL
;CONTAINS THE BITS TO BE LOADED INTO CONTROL REGISTER 2.

MOV (R5),R2LGAD ;GET THE PDAL BITS TO BE LOADED
JSR PC,LDRDR2 ;GO LOAD, READ AND CHECK REG 2
BEQ 1$ ;IF LOADED OK THE CONTINUE
ERRDF 2,,R2EROR ;REGISTER 2 NOT EQUAL EXPECTED
TRAP C$ERDF
      .WORD 2
      .WORD 0
      .WORD R2EROR
CKLOOP
TRAP C$CLP1

;LOAD DATA PATTERN INTO TRACE RAM DATA IN BUFFER. WHEN A WRITE COMMAND
;IS ISSUED TO CONTROL REGISTER 6 WITH THE SIGNAL PTER5 L, PTER6 L,

```

```

006426
006426 104404
006430 011537 002376
006434 004737 006134
006440 001405
006442 104455
006444 000002
006446 000000
006450 004704
006452 104406

```

```

2776                                     :PTER7 L OR PTER8 L ASSERTED, A PULSE WILL BE ISSUED ON WPT5 H, WPT6 H,
2777                                     :WPT7 H OR WPT8 H RESPECTIVELY WHICH WILL LOAD THE DATA INTO THE TRACE
2778                                     :RAM DATA IN BUFFER.
2779
2780 006454 013777 002414 173674 1$: MOV R6LOAD,@REG6 ;WRITE DATA INTO TRAM DATA IN BUF
2781
2782                                     :SUBTRACT 4 FROM THE PDAL BITS LOADED PREVIOUSLY INTO CONTROL REGISTER
2783                                     :2 TO ASSERT THE SIGNALS PTER1 L, PTER2 L, PTER3 L OR PTER4 L IN THE
2784                                     :POINTER REGISTER.
2785
2786 006462 162,37 000004 002376 SUB #4,R2LOAD ;BACK UP POINTER REGISTER BY 4 SIGNALS
2787 006470 004737 006134 JSR PC,LDRDR2 ;GO LOAD, READ AND CHECK REG 2
2788 006474 001405 BEQ 2$ ;IF LOADED OK THEN CONTINUE
2789 006476 ERRDF 2,R2EROR ;REGISTER 2NOT EQUA EXPECTED
2790 006476 104455 TRAP C$ERDF
2791 006500 000002 .WORD 2
2792 006502 000000 .WORD 0
2793 006504 004704 .WORD R2EROR
2794 006506 CKLOOP
2795 006506 104406 TRAP C$CLP1
2796
2797                                     :READ AND CHECK DATA PATTERN FROM THE TRACE RAM DATA IN BUFFER. WHEN
2798                                     :A READ COMMAND IS ISUED TO CONTROL REGISTER 6 WITH THE SIGNAL PTER1 L,
2799                                     :PTER2 L, PTER3 L OR PTER4 L ASSERTED, A PULSE WILL BE ISSUED ON THE
2800                                     :SIGNAL RPT1 H, RPT2 H, RPT3 H OR RPT4 H RESPECTIVELY WHICH WILL READ
2801                                     :THE DATA FROM THE TRACE RAM DATA IN BUFFER SELECTED.
2802
2803 006510 017737 173642 002420 2$: MOV @REG6,R6READ ;READ THE DATA AND SAVE IT
2804 006516 022715 000010 CMP #PTER8,(R5) ;CHECK IF TESTING TRDI 59:48
2805 006522 001003 BNE 3$ ;IF NOT GO CHECK ALL BITS
2806 006524 042737 170000 002420 BIC #170000,R6READ ;CLEAR UNUSED BITS
2807 006532 023737 002414 002420 3$: CMP R6LOAD,R6READ ;CHECK DATA LOADED AGAINST DATA READ
2808 006540 001434 BEQ 7$ ;IF DATA OK THEN EXIT
2809 006542 022715 000005 CMP #PTER5,(R5) ;CHECK IF TRDI BITS 15:0
2810 006546 001005 BNE 4$ ;IF NOT CHECK NEXT SET
2811 006550 ERRDF 4,TRDI15,R026ER ;TRDI 15 TO TRDI 0 NOT EQUAL EXPECTED
2812 006550 104455 TRAP C$ERDF
2813 006552 000004 .WORD 4
2814 006554 002517 .WORD TRDI15
2815 006556 004734 .WORD R026ER
2816 006560 000424 BR 7$ ;CONTINUE IF PROCEED FROM ERROR
2817 006562 022715 000006 4$: CMP #PTER6,(R5) ;CHECK IF TRDI BITS 31:16
2818 006562 001005 BNE 5$ ;IF NOT THEN CHECK NEXT SET
2819 006570 ERRDF 4,TRDI31,R026ER ;TRDI 31 TO TRDI 16 NOT EQUAL EXPECTED
2820 006570 104455 TRAP C$ERDF
2821 006572 000004 .WORD 4
2822 006574 002554 .WORD TRDI31
2823 006576 004734 .WORD R026ER
2824 006600 000414 BR 7$ ;CONTINUE IF PROCEED FROM ERROR
2825 006602 022715 000007 5$: CMP #PTER7,(R5) ;CHECK IF TRDI BITS 47:32
2826 006606 001005 BNE 6$ ;IF NOT MUST BE TRDI BITS 59:48
2827 006610 ERRDF 4,TRDI47,R026ER ;TRDI 47 TO TRDI 32 NOT EQUAL EXPECTED
2828 006610 104455 TRAP C$ERDF
2829 006612 000004 .WORD 4
2830 006614 002612 .WORD TRDI47
2831 006616 004734 .WORD R026ER

```

```

2832 006620 000404          BR      7$
2833 006622          6$:  ERRDF  4,TRDI59,R026ER      ;CONTINUE IF PROCEED FROM ERROR
2834 006622 104404          TRAP   C$ERDF      ;TRDI 59 TO TRDI 48 NOT EQUAL EXPECTED
2835 006624 000004          .WORD  4
2836 006626 002650          .WORD  ,RD159
2837 006630 004734          .WORD  R026ER
2838 006632          7$:  ENDSEG
2839 006632          10006$:
2840 006632 104405          TRAP   C$ESEG
2841 006634 005725          TST    (R5)+
2842 006636 000205          RTS    R5
2843
2844          ;THE FOLLOWING ROUTINE WILL SET AND CLEAR CDAL6 IN CONTROL REGISTER 0. SETTING
2845          ;AND CLEARING CDAL6 WILL CAUSE A PULSE ON THE SIGNAL TRANST H. THE SIGNAL
2846          ;TRANST H WILL CAUSE A PULSE ON THE SIGNAL ANST L, WHICH WILL CAUSE A PULSE ON
2847          ;THE SIGNAL ORST L.
2848
2849 006640          TRANST::BGNSEG
2850 006640 104404          TRAP   C$BSEG
2851 006642 052737 000100 002370  BIS    #CDAL6,ROLOAD      ;SET BIT CDAL6 IN CONTROL REGISTER 0
2852 006650 004737 006102          JSR    PC,LDRDRO      ;GO LOAD, READ AND CHECK REGISTER 0
2853 006654 001405          BEQ    1$
2854 006656          ERRDF  1,ROEROR      ;IF LOADED OK THEN CONTINUE
2855 006656 104455          TRAP   C$ERDF      ;REGISTER 0 NOT EQUAL EXPECTED
2856 006660 000001          .WORD  1
2857 006662 000000          .WORD  0
2858 006664 004604          .WORD  ROEROR
2859 006666          CKLOOP
2860 006666 104406          TRAP   C$CLP1
2861 006670 042737 000100 002370 1$:  BIC    #CDAL6,ROLOAD      ;SETUP TO CLEAR CDAL6
2862 006676 004737 006102          JSR    PC,LDRDRO      ;GO LOAD, READ AND CHECK REGISTER 0
2863 006702 001404          BEQ    2$
2864 006704          ERRDF  1,ROEROR      ;IF LOADED OK THEN CONTINUE
2865 006704 104455          TRAP   C$ERDF      ;REGISTER 0 NOT EQUAL EXPECTED
2866 006706 000001          .WORD  1
2867 006710 000000          .WORD  0
2868 006712 004604          .WORD  ROEROR
2869 006714          2$:  ENDSEG
2870 006714          10007$:
2871 006714 104405          TRAP   C$ESEG
2872 006716 000207          RTS    PC
2873
2874 006720          ENDMOD
2875
2876          .TITLE MISCELLANEOUS SECTIONS
2877          .SBTTL REPORT CODING SECTION
2878
2879 006720          BGNMOD
2880
2881          ;*
2882          ; THE REPORT CODING SECTION CONTAINS THE
2883          ; "PRINTS" CALLS THAT GENERATE STATISTICAL REPORTS.
2884          ;--
2885
2886 006720          BGNRPT
2887 006720          .SRPT::

```



```

2888
2889
2890 006720          EXIT   RPT
2891 006720 000167   .WORD  JSJMP
2892 006722 000000   .WORD  L10014-2-.
2893
2894
2895          .EVEN
2896
2897 006724          ENDRPT
2898 006724          L10014:
2899 006724 104425   TRAP   CSRPT
2900
2901          .SBTTL  PROTECTION TABLE
2902
2903          :++
2904          : THIS TABLE IS USED BY THE RUNTIME SERVICES
2905          : TO PROTECT THE LOAD MEDIA.
2906          :--
2907
2908 006726          BGNPROT
2909 006726          L$PROT::
2910
2911 006726 177777   -1          :OFFSET INTO P-TABLE FOR CSR ADDRESS
2912 006730 177777   -1          :OFFSET INTO P-TABLE FOR MASSBUS ADDRESS
2913 006732 177777   -1          :OFFSET INTO P-TABLE FOR DRIVE NUMBER
2914
2915 006734          ENDRPT
  
```

2916
2917
2918
2919
2920
2921
2922
2923
2924
2925
2926
2927
2928
2929
2930
2931
2932
2933
2934
2935
2936
2937
2938
2939
2940
2941
2942
2943
2944
2945
2946
2947
2948
2949
2950
2951
2952
2953
2954
2955
2956
2957
2958
2959
2960
2961
2962
2963
2964
2965
2966
2967
2968
2969
2970
2971

006734
006734
006734 012700 000040
006740 104447
006742 103410
006744 012700 000037
006750 104447
006752 103404
006754 012700 000034
006760 104447
006762 103001
006764 104433
006766 012700 000035
006772 104447
006774 103003
006776 012737 177777 002362
007004 012700 000036
007010 104447
007012 103434
007014 005237 002362
007020 013700 002362
007024 104442
007026 010005
007030 103371
007032 012701 002350
007036 005002
007040 011511
007042 060221
007044 005202
007046 005202
007050 022702 000010
007054 001371
007056 005725
007060 005037 002360

.SBTTL INITIALIZE SECTION

 : THE INITIALIZE SECTION CONTAINS THE CODING THAT IS PERFORMED
 : AT THE BEGINNING OF EACH PASS.
 :--

```

L$INIT: BGNINIT
        READEF #EF.START           ;SEE IF A START COMMAND
        MOV     #EF.START,R0
        TRAP   CSREFG
        BCOMPLETE 1$              ;BRANCH IF START COMMAND
        BCS    1$
        READEF #EF.RESTART        ;SEE IF A RESTART COMMAND
        MOV     #EF.RESTART,R0
        TRAP   CSREFG
        BCOMPLETE 1$              ;BRANCH IF RESTART
        BCS    1$
        READEF #EF.PWR            ;SEE IF RECOVERING FROM A POWER FAIL
        MOV     #EF.PWR,R0
        TRAP   CSREFG
        BNCOMPLETE 2$            ;IF NOT CHECK IN CONTINUE
        BCC    2$
        1$: BRSET                  ;ISSUE A BUS RESET TO CLEAR THE SYSTEM
        TRAP   CSRESET
        2$: READEF #EF.NEW         ;SEE IF A NEW PASS
        MOV     #EF.NEW,R0
        TRAP   CSREFG
        BNCOMPLETE 3$            ;IF NOT GO CHECK IF CONTINUE
        BCC    3$
        3$: MOV     #-1,UNITNB     ;SETUP TO INIT UNIT NUMBER
        READEF #EF.CONTINUE      ;CHECK IF CONTINUE
        MOV     #EF.CONTINUE,R0
        TRAP   CSREFG
        BCOMPLETE 6$            ;IF YES THEN EXIT
        BCS    6$
        4$: INC     UNITNB         ;INC TO NEW UNIT NUMBER
        GPWARD UNITNB,R5        ;GET DEVICE INFORMATION
        MOV     UNITNB,R0
        TRAP   CSOPHRD
        MOV     R0,R5
        BNCOMPLETE 4$            ;GO TRY ANOTHER UNIT
        BCC    4$
        MOV     #REGO,R1        ;ADDRESS OF ED DEVICE ADDRESS TABLE
        CLR     R2              ;CLEAR OFFSET TO ADD TO TABLE ADDRESS
        5$: MOV     (R5),(R1)     ;GET ADDRESS AND SAVE
        ADD     R2,(R1)+        ;ADD OFFSET TO ADDRESS
        INC     R2              ;UPDATE OFFSET BY 2
        :
        CMP     #10,R2          ;CHECK IF DONE LOADING TABLE
        BNE     5$              ;GO UPDATE NEXT ADDRESS
        TST     (R5)+          ;UPDATE THE POINTER
        CLR     IDDEV          ;CLEAR OUT DEVICE NUMBER
  
```

```

2972 007064 111537 002361      MOVB      (R5),IDDEV+1      ;GET THE ED DEVICE NUMBER
2973 007070 012737 101000 002364      MOV      #CDAL15,CDAL9,IDTYPE ;SETUP ED DEVICE TYPE
2974 007076 005725              TST      (R5)+             ;UPDATE THE POINTER
2975 007100 011537 002366      MOV      (R5),EXTPRB      ;GET EXTERNAL PROBE INDICATOR
2976 007104              6S:  SETPRI  #PRI07        ;RAISE PROCESSOR PRIORITY
2977 007104 012700 000340      MOV      #PRI07,R0
2978 007110 104441              TRAP     C$SPRI
2979
2980
2981 007112              EXIT     INIT
2982 007112 104432              TRAP     C$EXIT
2983 007114 000002              .WORD   L10016-.
2984
2985
2986              .EVEN
2987
2988 007116              ENDINIT
2989 007116              L10016:
2990 007116 104411              TRAP     C$INIT
2991
2992              .SBTTL  AUTGDROP SECTION
2993
2994
2995              ;**
2996              ; THIS CODE IS EXECUTED IMMEDIATELY AFTER THE INITIALIZE CODE IF
2997              ; THE 'ADR' FLAG WAS SET.  THE UNIT(S) UNDER TEST ARE CHECKED TO
2998              ; SEE IF THEY WILL RESPOND.  THOSE THAT DON'T ARE IMMEDIATELY
2999              ; DROPPED FROM TESTING.
3000              ;--
3001 007120              BGNAUTO
3002 007120              L$AUTO::
3003
3004
3005 007120              ENDAUTO
3006 007120              L10017:
3007 007120 104461              TRAP     C$AUTO
3008
3009              .SBTTL  CLEANUP CODING SECTION
3010
3011
3012              ;**
3013              ; THE CLEANUP CODING SECTION CONTAINS THE CODING THAT IS PERFORMED
3014              ; AFTER THE HARDWARE TESTS HAVE BEEN PERFORMED.
3015              ;--
3016 007122              BGNCLN
3017 007122              L$CLEAN::
3018 007122 013777 002360 173220      MOV      IDDEV,@REG0      ;CLEAR CONTROL REGISTER 0 EXCEPT
3019              ;FOR DEVICE NUMBER
3020 007130 012777 000000 173214      MOV      #0,@REG2        ;CLEAR REGISTER 2
3021
3022
3023 007136              EXIT     CLN
3024 007136 104432              TRAP     C$EXIT
3025 007140 000002              .WORD   L10020-.
3026
3027

```

```

3028          .EVEN
3029
3030 007142          ENDCLN
3031 007142          L10020:
3032 007142 104412  TRAP    C$CLEAN
3033
3034          .SBTTL  DROP UNIT SECTION
3035
3036          :++
3037          : THE DROP-UNIT SECTION CONTAINS THE CODING THAT CAUSES A DEVICE
3038          : TO NO LONGER BE TESTED.
3039          :--
3040
3041 007144          BGNDU
3042 007144          L$DU::
3043
3044
3045 007144          EXIT    DU
3046 007144 000167    .WORD   JSJMP
3047 007146 000000    .WORD   L10021-2-.
3048
3049
3050          .EVEN
3051
3052 007150          ENDDU
3053 007150          L10021:
3054 007150 104453  TRAP    C$DU
3055
3056          .SBTTL  ADD UNIT SECTION
3057
3058          :++
3059          : THE ADD-UNIT SECTION CONTAINS ANY CODE THE PROGRAMMER WISHES
3060          : TO BE EXECUTED IN CONJUNCTION WITH THE ADDING OF A UNIT BACK
3061          : TO THE TEST CYCLE.
3062          :--
3063
3064 007152          BGNAU
3065 007152          L$AU::
3066
3067
3068 007152          EXIT    AU
3069 007152 000167    .WORD   JSJMP
3070 007154 000000    .WORD   L10022-2-.
3071
3072
3073          .EVEN
3074
3075 007156          ENDAU
3076 007156          L10022:
3077 007156 104452  TRAP    C$AU
3078
3079 007160          ENDMOD
3080
  
```

3081
3082
3083
3084
3085 007160
3086
3087
3088
3089
3090
3091
3092
3093
3094
3095
3096
3097
3098
3099
3100
3101
3102 007160
3103 007160
3104 007160 004737 005474
3105
3106
3107
3108
3109 007164
3110 007164
3111 007164 104401
3112

.TITLE HARDWARE TESTS

.SBTTL TEST 1: SELECT AND INITIALIZE STATE ANALYZER

BGNMOD

:**
: TEST TO CHECK THAT THE STATE ANALYZER CAN BE SELECTED AND INITIALIZED TO
: A KNOWN STATE THIS TEST WILL BE EXECUTED AT THE BEGINNING OF EVERY TEST
: TO PUT THE MODULE IN A KNOWN STATE. THE TEST WILL LOAD THE DEVICE NUMBER INTO
: CONTROL REGISTER 0 AND CHECK THAT THE DEVICE NUMBER CAN BE READ CORRECTLY.
: THE LOW BYTE OF CONTROL REGISTER 0 WILL BE CHECKED TO BE ZERO. THE TEST WILL
: THEN LOAD THE DEVICE NUMBER AND THE SIGNAL CDAL15 INTO CONTROL REGISTER 0,
: AND CHECK THAT THE DEVICE TYPE AND THE LOW BYTE CAN BE READ BACK CORRECTLY.
: THE TEST WILL THEN CLEAR THE SIGNAL CDAL15 IN CONTROL REGISTER 0 AND CHECK
: THE DEVICE NUMBER AND THE LOW BYTE TO BE CORRECT. THE TEST WILL THEN LOAD
: READ AND CHECK CONTROL REGISTER 2 WITH ZEROES.
:--

T1:: BGNTST
JSR PC,INITED ;INITIALIZE THE STATE ANALYZER

L10023: ENDTST
TRAP C\$ETST

```
3113 .SBTTL TEST 2: CONTROL REG 0 TEST (1'S, AND 0'S)
3114
3115
3116 :++
3117 : THIS TEST WILL CHECK THAT CONTROL REGISTER 0 READ/WRITE BITS CDAL7, CDAL6,
3118 : CDAL5, CDAL4, CDAL3, CDAL2, CDAL1, AND CDAL0 CAN BE SET TO A ONE AND THEN
3119 : SET TO ALL ZEROES.
3120 :--
3121 007166 BGNTST
3122 007166 T2:: JSR PC,INITED ;SELECT AND INITIALIZE STATE ANALYZER
3123 007166 004737 005474
3124
3125 007172 BGNSEG
3126 007172 104404 TRAP C$BSEG
3127
3128 ;SET CONTROL REGISTER 0 R/W BITS CDAL7 TO CDAL0 TO ALL ONES
3129
3130 007174 112737 000377 002370 MOVB #377,ROLOAD ;SETUP TO LOAD ALL ONES
3131 007202 004737 006102 JSR PC,LDRDRO ;GO LOAD, READ AND CHECK REG 0
3132 007206 001404 BEQ 1$ ;IF LOADED OK THEN CONTINUE
3133 007210 ERRDF 1,ROEROR ;CDAL7 TO CDAL0 NOT EQL TO 377
3134 007210 104455 TRAP C$ERRDF
3135 007212 000001 .WORD 1
3136 007214 000000 .WORD 0
3137 007216 004604 .WORD ROEROR
3138 007220 1$: ENDSEG
3139 007220 10000$: TRAP C$ESEG
3140 007220 104405
3141
3142 007222 BGNSEG
3143 007222 104404 TRAP C$BSEG
3144
3145 ;SET CONTROL REGISTER 0 R/W BITS CDAL7 TO CDAL0 TO ALL ZEROES
3146
3147 007224 105037 002370 CLRB ROLOAD ;SETUP TO CLEAR ALL BITS
3148 007230 004737 006102 JSR PC,LDRDRO ;GO LOAD, READ AND CHECK REG 0
3149 007234 001404 BEQ 2$ ;IF LOADED OK THEN CONTINUE
3150 007236 ERRDF 1,ROEROR ;CDAL7 TO CDAL0 NOT EQL 0
3151 007236 104455 TRAP C$ERRDF
3152 007240 000001 .WORD 1
3153 007242 000000 .WORD 0
3154 007244 004604 .WORD ROEROR
3155 007246 2$: ENDSEG
3156 007246 10001$: TRAP C$ESEG
3157 007246 104405
3158 007250 L10024: TRAP C$ESEG
3159 007250
3160 007250 104401 TRAP C$ETST
```

TEST 3: CONTROL REG 0 TEST (1'S + 0'S, 0'S + 1'S)

.SBTTL TEST 3: CONTROL REG 0 TEST (1'S + 0'S, 0'S + 1'S)

: THIS TEST WILL CHECK CONTROL REGISTER 0 READ/WRITE BITS CDAL7 TO CDAL0
: WITH AN ALTERNATING ONES AND ZEROES PATTERN (252) AND THEN AN ALTERNATING
: ZEROES AND ONES PATTERN (125).
:--

3161					BGN ^T ST	
3162						
3163						
3164						
3165						
3166						
3167						
3168						
3169	007252				T3::	
3170	007252					
3171	007252	004737	005474		JSR	PI.INITIED ;SELECT AND INITIALIZE STATE ANALYZER
3172						
3173	007256				BGNSEG	
3174	007256	104404			TRAP	C\$BSEG
3175						
3176						;SET CDAL7, CDAL5, CDAL3, AND CDAL1 EQUAL TO ONES
3177						;SET CDAL6, CDAL4, CDAL2, AND CDAL0 EQUAL TO ZEROES
3178						
3179	007260	112737	000252	002370	MOVB	#252,ROLOAD ;SET ONES AND ZEROES PATTERN
3180	007266	004737	006102		JSR	PC,LDRDRO ;GO LOAD, READ AND CHECK REG 0
3181	007272	001404			BEQ	1\$;IF LOADED OK THEN CONTINUE
3182	007274				ERRDF	1,ROEROR ;CDAL7 TO CDAL0 NOT EQL 252
3183	007274	104455			TRAP	C\$ERDF
3184	007276	000001			.WORD	1
3185	007300	000000			.WORD	0
3186	007302	004604			.WORD	ROEROR
3187	007304				1\$:	ENDSEG
3188	007304				10000\$:	
3189	007304	104405			TRAP	C\$ESEG
3190						
3191	007306				BGNSEG	
3192	007306	104404			TRAP	C\$BSEG
3193						
3194						;SET CDAL7, CDAL5, CDAL3 AND CDAL1 TO ZEROES
3195						;SET CDAL6, CDAL4, CDAL2 AND CDAL0 TO ONES
3196						
3197	007310	112737	000125	002370	MOVB	#125,ROLOAD ;SET ZEROES AND ONES PATTERN
3198	007316	004737	006102		JSR	PC,LDRDRO ;GO LOAD, READ AND CHECK REG 0
3199	007322	001404			BEQ	2\$;IF LOADED OK THEN CONTINUE
3200	007324				ERRDF	1,ROEROR ;CDAL7 TO CDAL0 NOT EQL 125
3201	007324	104455			TRAP	C\$ERDF
3202	007326	000001			.WORD	1
3203	007330	000000			.WORD	0
3204	007332	004604			.WORD	ROEROR
3205	007334				2\$:	ENDSEG
3206	007334				10001\$:	
3207	007334	104405			TRAP	C\$ESEG
3208	007336				ENDTST	
3209	007336				L10025:	
3210	007336	104401			TRAP	C\$ETST

HARDWARE TESTS MACY11 30(1046) 16-SEP-81 15:15 PAGE 65
CVCDBA.P11 10-SEP-81 15:42

TEST 4: CONTROL REGISTER 0 TEST USING A BINARY COUNT

SEQ 0065

.SBTTL TEST 4: CONTROL REGISTER 0 TEST USING A BINARY COUNT

;++
: THIS TEST WILL CHECK CONTROL REGISTER 0 READ/WRITE BITS CDAL7 TO CDAL0
: USING A BINARY COUNT PATTERN. THE TEST PATTERN WILL START ' 'M 0 AND
: INCREMENT UNTIL THE TEST PATTERN 377 HAS BEEN LOADED AND TL ' '.
:--

3211
3212
3213
3214
3215
3216
3217
3218
3219 007340
3220 007340
3221 007340 004737 005474
3222
3223 007344 105037 002370
3224
3225 007350
3226 007350 104404
3227 007352 004737 006102
3228 007356 001404
3229 007360
3230 007360 104455
3231 007362 000001
3232 007364 000000
3233 007366 004604
3234 007370
3235 007370
3236 007370 104405
3237
3238 007372 105237 002370
3239 007376 001364
3240 007400
3241 007400
3242 007400 104401
3243

T4:: BGNST
JSR PC,INITED ;SELECT AND INITIALIZE STA : ANALYZER
CLRB R0LOAD ;SET TEST PATTERN INITIALLY TO 0
18: BGNSEG
TRAP C8BSEG
JSR PC,LDRDRO ;GO LOAD, READ AND CHECK REG 0
BEQ 28 ;IF LOADED OK THEN CONTINUE
ERRDF 1,ROEROR ;REG 0 NOT EQUAL EXPECTED
TRAP C8ERDF
.WORD 1
.WORD 0
.WORD ROEROR
28: ENDSEG
100008: TRAP C8ESEG
INCB R0LOAD ;UPDATE THE TEST PATTERN BY 1
BNE 18 ;IF NOT 0 LOAD, NEXT PATTERN
ENDTST
L10026: TRAP C8E1ST

.SBTTL TEST 5 CONTROL REG 2 TEST (1'S, AND 0'S)

..++
: THIS TEST WILL CHECK CONTROL REGISTER 2 READ/WRITE BITS PDAL7, PDAL6, PDAL5,
: PDAL4, PDAL3, PDAL2, PDAL1 AND PDAL0, TO BE SET TO ALL ONES AND THEN ALL
: ZEROES.
:--

3244
3245
3246
3247
3248
3249
3250
3251
3252
3253
3254
3255
3256
3257
3258
3259
3260
3261
3262
3263
3264
3265
3266
3267
3268
3269
3270
3271
3272
3273
3274
3275
3276
3277
3278
3279
3280
3281
3282
3283
3284
3285
3286
3287
3288
3289
3290
3291
3292

007402
007402 004737 005474
007406 104404
007410 012737 000377 002376
007416 004737 006134
007422 001404
007424 104455
007426 000002
007430 000000
007432 004704
007434 104405
007436 104404
007440 005037 002376
007444 004737 006134
007450 001404
007452 104455
007454 000002
007456 000000
007460 004704
007462 104405
007464 104401

BGNTST
T5:: JSR PC,INITED ;SELECT AND INITIALIZE STATE ANALYZER
BGNSEG
TRAP C\$BSEG
;SET CONTROL REGISTER 2 BITS PDAL7 TO PDAL0 TO ALL ONES
MOV #377,R2LOAD ;SETUP BITS TO BE LOADED
JSR PC,LDRDR2 ;GO LOAD, READ AND CHECK REG 2
BEQ 1\$;IF ALL ONES THEN CONTINUE
ERRDF 2,RZEROR ;REG 2 NOT EQUAL 377
TRAP C\$ERDF
.WORD 2
.WORD 0
.WORD RZEROR
1\$: FNDSEG
10000\$: TRAP C\$ESEG
BGNSEG
TRAP C\$BSEG
;SET CONTROL REGISTER 2 BITS PDAL7 TO PDAL0 TO ALL ZEROES
CLR R2LOAD ;SETUP TO CLEAR ALL BITS
JSR PC,LDRDR2 ;GO LOAD, READ AND CHECK REG 2
BEQ 2\$;IF ALL ZEROES THEN CONTINUE
ERRDF 2,RZEROR ;REGISTER 2 NOT EQUAL '0 0
TRAP C\$ERDF
.WORD 2
.WORD 0
.WORD RZEROR
2\$: ENDSEG
10001\$: TRAP C\$ESEG
L10027: ENDTST
TRAP C\$ETST

TEST 6: CONTROL REG 2 TEST (1'S + 0'S, 0'S + 1'S)

.SBTTL TEST 6: CONTROL REG 2 TEST (1'S + 0'S, 0'S + 1'S)

;++
 ; THIS TEST WILL CHECK CONTROL REGISTER 2 READ/WRITE BITS PDAL7 TO PDAL0 WITH
 ; AN ALTERNATING ONES AND ZEROES PATTERN (252) AND THEN AN ALTERNATING ZEROES
 ; AND ONES PATTERN (125).
 :--

3293
 3294
 3295
 3296
 3297
 3298
 3299
 3300
 3301
 3302
 3303
 3304
 3305
 3306
 3307
 3308
 3309
 3310
 3311
 3312
 3313
 3314
 3315
 3316
 3317
 3318
 3319
 3320
 3321
 3322
 3323
 3324
 3325
 3326
 3327
 3328
 3329
 3330
 3331
 3332
 3333
 3334
 3335
 3336
 3337
 3338
 3339
 3340
 3341
 3342

007466
 007466
 007466 004737 005474
 007472
 007472 104404
 007474 012737 000252 002376
 007502 004737 006134
 007506 001404
 007510
 007510 104455
 007512 000002
 007514 000000
 007516 004704
 007520
 007520 104405
 007522
 007522 104404
 007524 012737 000125 002376
 007532 004737 006134
 007536 001404
 007540
 007540 104455
 007542 000002
 007544 000000
 007546 004704
 007550
 007550
 007550 104405
 007552
 007552
 007552 104401

BGNTST
 T6:: JSR PC,INITED ;SELECT AND INITIALIZE STATE ANALYZER
 BGNSEG
 TRAP C\$BSEG
 ;SET PDAL7, PDAL5, PDAL3, AND PDAL1 TO ONES
 ;SET PDAL6, PDAL4, PDAL2, AND PDAL0 TO ZEROES
 MOV #252,R2LOAD ;SETUP BITS TO BE LOADED
 JSR PC,LDRDR2 ;GO LOAD, READ AND CHECK REG 2
 BEQ 1\$;IF LOADED OK THEN CONTINUE
 ERRDF 2,R2EROR ;REGISTER 2 NOT EQUAL 252
 TRAP C\$ERDF
 .WORD 2
 .WORD 0
 .WORD R2EROR
 ENDSEG
 1. 00\$: TRAP C\$ESEG
 BGNSEG
 TRAP C\$BSEG
 ;SET PDAL7, PDAL5, PDAL3 AND PDAL1 TO ZEROES
 ;SET PDAL6, PDAL4, PDAL2 AND PDAL0 TO ONES
 MOV #125,R2LOAD ;SETUP BITS TO BE LOADED
 JSR PC,LDRDR2 ;GO LOAD, READ AND CHECK REG 2
 BEQ 2\$;IF LOADED OK THEN CONTINUE
 ERRDF 2,R2EROR ;REGISTER 2 NOT EQUAL 125
 TRAP C\$ERDF
 .WORD 2
 .WORD 0
 .WORD R2EROR
 ENDSEG
 2\$. 10001\$:
 TRAP C\$ESEG
 ENDTST
 L10030: TRAP C\$ETST

TEST 7: CONTROL REG 2 TEST USING A BINARY COUNT

.SBTTL TEST 7: CONTROL REG 2 TEST USING A BINARY COUNT

..+
: THIS TEST WILL CHECK CONTROL REGISTER 2 READ/WRITE BITS PDAL7 TO PDAL0
: USING A BINARY COUNT PATTERN. THE TEST WILL START WITH DATA PATTERN OF
: ZERO AND INCREMENT THE PATTERN UNTIL THE PATTERN 377 HAS BEEN LOADED AND
: TESTED
:--

3343
3344
3345
3346
3347
3348
3349
3350
3351
3352
3353
3354
3355
3356
3357
3358
3359
3360
3361
3362
3363
3364
3365
3366
3367
3368
3369
3370
3371
3372
3373
3374
3375

007554
007554
007554 004737 005474
007560 005037 002376
007564
007564 104404
007566 004737 006134
007572 001404
007574 104455
007576 000002
007600 000000
007602 004704
007604
007604
007604 104405
007606 105237 002376
007612 001364
007614
007614
007614 104401

BGNTST
T7:: JSR PC,INITED ;SELECT AND INITIALIZE STATE ANALYZER
CLR R2LOAD ;SET TEST PATTERN TO ZERO
1S: BGNSEG
TRAP C\$BSEG
JSR PC,LDRDR2 ;GO LOAD, READ AND CHECK REG 2
BEQ 2\$;IF LOADED OK THEN CONTINUE
ERRDF 2\$,R2EROR ;REG 2 NOT EQUAL EXPECTED
TRAP C\$ERDF
.WORD 2
.WORD 0
.WORD R2EROR
2\$: ENDSEG
10000\$: TRAP C\$ESEG
INCB R2LOAD ;INCREMENT THE TEST PATTERN BY 1
BNE 1\$;IF NOT 0 THEN LOAD NEXT PATTERN
ENDTST
L10031: TRAP C\$ETST

3376
3377
3378
3379
3380
3381
3382
3383
3384
3385
3386
3387
3388
3389
3390
3391
3392
3393
3394
3395
3396
3397
3398
3399
3400
3401
3402
3403
3404
3405
3406
3407
3408
3409
3410
3411
3412
3413
3414
3415
3416
3417
3418
3419
3420
3421
3422
3423
3424
3425
3426
3427
3428
3429
3430
3431

.SBTTL TEST 8: TRAM ADDRESS REG TEST (1'S, AND 0'S)

:+
: THIS TEST WILL CHECK THE TRACE RAM ADDRESS REGISTER BITS (TRAD10-TRAD0) BY
: LOADING A PATTERN OF ALL ONES (3777) INTO THE ADDRESS REGISTER AND THEN
: READING AND CHECKING THE REGISTER FOR ALL ONES. THE TEST WILL THEN LOAD,
: READ AND CHECK THE TRACE RAM ADDRESS REGISTER WITH A DATA PATTERN OF ALL
: ZEROES. TO WRITE AND READ THE TRACE RAM ADDRESS REGISTER, THE PROGRAM WILL
: CLEAR CONTROL REGISTER 0 BITS CDAL7 TO CDAL0, CLEAR CONTROL REGISTER 2 BITS
: PDAL7 TO PDAL0, LOAD THE DATA PATTERN INTO THE TRACE RAM ADDRESS REGISTER
: VIA A WRITE COMMAND TO CONTROL REGISTER 6, AND THEN READ THE TRACE RAM ADDRESS
: REGISTER VIA A READ COMMAND TO CONTROL REGISTER 6. WHEN PUAL BITS 3,2,1, AND 0
: ARE SET TO A 0, THE POINTER REGISTER SIGNAL PTERO L WILL BE ASSERTED LOW. THIS
: SIGNAL BEING SET LOW ALONG WITH A WRITE OR READ COMMAND TO CONTROL REGISTER 6
: WILL ASSERT THE SIGNAL WPTO L OR RPTO H RESPECTIVELY. THE SIGNAL WPTO L WILL
: LOAD THE ADDRESS INTO THE TRACE RAM ADDRESS REGISTER AND THE SIGNAL RPTO H
: WILL READ THE ADDRESS FROM THE TRACE RAM ADDRESS REGISTER.
:--

T8:: BGNST
JSR PC,INTEL ;SELECT AND INITIALIZE STATE ANALYZER

BGNSEG
TRAP C\$BSEG
:CLEAR ALL BITS IN CONTROL REGISTER 2. CONTROL REGISTER 2 BITS PDAL3 TO
:PDAL0 BEING CLEARED WILL ASSERT THE SIGNAL PTERO L IN THE POINTER REG.

CLR R2LOAD ;SETUP TO CLEAR CONTROL REGISTER 2
JSR PC,LDRDR2 ;GO LOAD, READ AND CHECK REG 2
BEQ 1\$;IF LOADED OK THEN CONTINUE
ERRDF 2,R2EROR ;REG 2 NOT EQUAL TO 0
TRAP C\$ERDF
.WORD 2
.WORD 0
.WORD R2EROR
LKLOOP
TRAP C\$CLP1

:WRITE ALL ONES INTO THE TRACE RAM ADDRESS REGISTER AND CHECK THAT ALL
:ONES WERE WRITTEN. ON A WRITE COMMAND TO CONTROL REGISTER 6, THE
:SIGNAL WPTO L WILL BE ASSERTED TO LOAD THE TRACE RAM ADDRESS REGISTER.
:ON A READ COMMAND TO CONTROL REGISTER 6, THE SIGNAL RPTO H WILL BE
:ASSERTED TO READ THE TRACE RAM ADDRESS REGISTER

1\$: MOV #3777,R6LOAD ;SETUP BITS TO BE LOADED
MOV #174000,R6MASK ;SETUP TO IGNORE UNUSED BITS
JSR PC,LDRDR6 ;GO LOAD, READ AND CHECK REG 6
BEQ 2\$;IF LOADED OK THEN CONTINUE
ERRDF 4,TRADER,R026ER ;TRAM ADDRESS REG NOT EQL 1777
TRAP C\$ERDF
.WORD 4
.WORD TRADER
.WORD R026ER
CKLOOP

```
3432 007702 104406 TRAP C$CLP1
3433
3434 :WRITE, READ AND CHECK TRACE RAM ADDRESS REGISTER WITH A DATA PATTERN
3435 :OF ALL ZEROES.
3436
3437 007704 005037 002414 2$: CLR R6LOAD :SETUP TO CLEAR TRAM ADDRESS REG
3438 007710 004737 006250 JSR PC,LDRDR6 :GO LOAD, READ AND CHECK REG 6
3439 007714 001404 BEQ 3$ :IF ALL ZEROES THEN CONTINUE
3440 007716 ERRDF 4,TRADER,26ER :TRAM ADDRESS REG NOT EQL 0
3441 007716 104455 TRAP C$ERDF
3442 007720 000004 .WORD 4
3443 007722 002462 .WORD TRADER
3444 007724 004734 .WORD R026ER
3445 007725 3$: ENDSEG
3446 007726 10000$:
3447 007726 104405 TRAP C$ESEG
3448 007730 ENDTST
3449 007730 L10032:
3450 007730 104401 TRAP C$ETST
```

TEST 9: TRAM ADDRESS REG TEST (1'S + 0'S, 0'S + 1'S)

.SBTTL TEST 9: TRAM ADDRESS REG TEST (1'S + 0'S, 0'S + 1'S)

```

:++
: THIS TEST WILL CHECK THE TRACE RAM ADDRESS REGISTER BITS (TRAD10-TRAD0) BY
: LOADING AN ALTERNATING ONES AND ZEROES PATTERN (2525) INTO THE TRACE RAM
: ADDRESS REGISTER AND THEN READING AND CHECKING THE REGISTER FOR THE PATTERN
: LOADED. THE TEST WILL THEN LOAD, READ AND CHECK THE TRACE RAM ADDRESS REGISTER
: WITH AN ALTERNATING ZEROES AND ONES DATA PATTERN (1252).
:--
  
```

3451
 3452
 3453
 3454
 3455
 3456
 3457
 3458
 3459
 3460
 3461
 3462
 3463
 3464
 3465
 3466
 3467
 3468
 3469
 3470
 3471
 3472
 3473
 3474
 3475
 3476
 3477
 3478
 3479
 3480
 3481
 3482
 3483
 3484
 3485
 3486
 3487
 3488
 3489
 3490
 3491
 3492
 3493
 3494
 3495
 3496
 3497
 3498
 3499
 3500

```

007732
007732
007732 004737 005474
007736
007736 104404
007740 005037 002376
007744 004737 006134
007750 001405
007752 104455
007754 000002
007756 000000
007760 004704
007762 104406
007764 012737 002525 002414 1S:
007772 012737 174000 002416
010000 004737 006250
010004 001405
010006 104455
010010 000004
010012 002462
010014 004734
010016 104406
  
```

```

          BGNTST
T9::      JSR      PC,INITED          ;SELECT AND INITIALIZE STATE ANALYZER
          BGNSEG
          TRAP    C$BSEG
          ;CLEAR ALL BITS IN CONTROL REGISTER 2. CONTROL REGISTER 2 BITS PDAL3 TO
          ;PDALO BEING CLEARED WILL ASSERT THE SIGNAL PTERO L IN THE POINTER REG.
          CIR      R2LOAD          ;SETUP TO CLEAR CONTROL REGISTER 2
          JSR      PC,LDRDR2       ;GO LOAD, READ AND CHECK REG 2
          BEQ      1$              ;IF LOADED OK THEN CONTINUE
          ERRDF    2,R2ERCR        ;REG 2 NOT EQUAL TO 0
          TRAP    C$ERDF
          .WORD    2
          .WORD    0
          .WORD    R2EROR
          CKLOOP
          TRAP    C$CLP1
          ;WRITE AN ALTERNATING ONES AND ZEROES DATA PATTERN (2525) INTO THE
          ;TRACE RAM AND CHECK THAT THE DATA PATTERN CAN BE READ BACK CORRECTLY.
          ;ON A WRITE COMMAND TO CONTROL REGISTER 6, THE SIGNAL WPTO L WILL BE
          ;ASSERTED TO LOAD THE TRACE RAM ADDRESS REGISTER. ON A READ COMMAND TO
          ;CONTROL REGISTER 6, THE SIGNAL RPTO H WILL BE ASSERTED TO READ THE
          ;TRACE RAM ADDRESS REGISTER.
          MOV      #2525,R6LOAD     ;SETUP BITS TO BE LOADED
          MOV      #174000,R6MASK   ;SETUP TO IGNORE UNUSED BITS
          JSR      PC,LDRDR6       ;GO LOAD, READ AND CHECK REG 6
          CEQ      2$              ;IF LOADED OK THEN CONTINUE
          ERRDF    4,TRADER,R026ER ;TRAM ADDRESS REG NOT EQL 2525
          TRAP    C$ERDF
          .WORD    4
          .WORD    TRADER
          .WORD    R026ER
          CKLOOP
          TRAP    C$CLP1
  
```



```
3501
3502
3503
3504
3505 010020 012737 001252 002414 2$: MOV #1252,R6LOAD ;SETUP BITS TO BE LOADED
3506 010026 004737 006250 JSR PC,LDRDR6 ;GO LOAD, READ AND CHECK REG L
3507 010032 001404 BEQ 3$ ;IF LOADED OK THEN CONTINUE
3508 010034 ERRDF 4,TRADER,R026ER ;TRAM ADDRESS REG NOT EQL 1252
3509 010034 104455 TRAP C$ERDF
3510 010036 000004 .WORD 4
3511 010040 002462 .WORD TRADER
3512 010042 004734 .WORD R026ER
3513 010044 3$: ENDSEG
3514 010044 10000$.
3515 010044 104405 TRAP C$ESEG
3516 010046 ENDTST
3517 010046 L10033:
3518 010046 104401 TRAP C$ETST
3519
```

```
3520 .SBTTL TEST 10. TRAM ADDRESS REG TEST USING BINARY COUNT
3521
3522
3523 : **
3524 : THIS TEST WILL CHECK THE TRACE RAM ADDRESS REGISTER BITS (TRAD10-TRAD0)
3525 : USING A BINARY COUNT PATTERN. THE DATA PATTERN WILL START WITH ZERO AND
3526 : INCREMENT BY ONE UNTIL THE DATA PATTERN 3777 HAS BEEN LOADED AND CHECKED.
3527 : --
3528 010050          BGNTST
3529 010050          T10::
3530 010050 004737 005474          JSR      PC,INITED          ;SELECT AND INITIALIZE STATE ANALYZER
3531 010054 005037 002414          CLR      R6LOAD          ;SET DATA PATTERN INITIALLY TO ZERO
3532 010060 012737 174000 002416  MOV      #174000,R6MASK    ;SETUP MASK TO IGNORE UNUSED BITS
3533
3534 010066          BGNSEG
3535 010066 104404          TRAP     C$BSEG
3536
3537          .CLEAR ALL BITS IN CONTROL REGISTER 2. CONTROL REGISTER 2 BITS PDAL3
3538          ;TO PDAL0 BEING CLEARED WILL ASSERT THE SIGNAL PTERO L IN THE POINTER REG.
3539
3540 010070 005037 002376          CLR      R2LOAD          ;SETUP TO CLEAR CONTROL REG 2
3541 010074 004737 006134          JSR      PC,LDRDR2      ;GO LOAD, READ AND CHECK REG 2
3542 010100 001404          BEQ     1$              ;IF LOADED OK THEN CONTINUE
3543 010102          ERRDF 2,,R2EROR          ;REGISTER 2 NOT EQUAL TO 0
3544 010102 104455          TRAP     C$ERRDF
3545 010104 000002          .WORD   2
3546 010106 000000          .WORD   0
3547 010110 004704          .WORD   R2EROR
3548 010112          1$: ENDSEG
3549 010112          10000$:
3550 010112 104405          TRAP     C$ESEG
3551
3552 010114          2$: BGNSEG
3553 010114 104404          TRAP     C$BSEG
3554
3555          ;WRITE, READ AND CHECK THE TRACE RAM ADDRESS REGISTER WITH A DATA
3556          ;PATTERN FROM 0 TO 3777
3557
3558 010116 00473 006250          JSR      PC,LDRDR6      ;GO LOAD, READ AND CHECK REG 6
3559 010122 001414          BEQ     3$              ;IF LOADED OK THEN CONTINUE
3560 010124          ERRDF 4,TRADER,R026ER          ;DATA ERROR LOADING TRAM ADDRESS REG
3561 010124 104455          TRAP     C$ERRDF
3562 010126 000004          .WORD   4
3563 010130 002462          .WORD   TRADER
3564 010132 004734          .WORD   R026ER
3565 010134          3$: ENDSEG
3566 010134          10001$:
3567 010134 104405          TRAP     C$ESEG
3568
3569 010136 005237 002414          INC      R6LOAD          ;UPDATE DATA PATTERN BY 1
3570 010142 032737 004000 002414  BIT      #BIT11,R6LOAD    ;CHECK IF LAST PATTERN WAS 3777
3571 010150 001761          BEQ     2$              ;IF NOT LOAD NEXT NUMBER AND CHECK IT
3572 010152          L10034:
3573 010152          ENDTST
3574 010152 104401          TRAP     C$ETST
```

3575
 3576
 3577
 3578
 3579
 3580
 3581
 3582
 3583
 3584
 3585
 3586
 3587
 3588
 3589
 3590
 3591
 3592
 3593
 3594
 3595
 3596
 3597
 3598
 3599
 3600
 3601
 3602
 3603
 3604
 3605
 3606
 3607
 3608
 3609
 3610
 3611
 3612
 3613
 3614
 3615
 3616
 3617
 3618
 3619
 3620
 3621
 3622
 3623
 3624
 3625
 3626
 3627
 3628
 3629
 3630

.SBTTL TEST 11: ZERO TRAM ADDRESS REG WITH CDAL 0 H.

```

:++
: THIS TEST WILL CHECK THAT THE TRACE RAM ADDRESS REGISTER CAN BE CLEARED WHEN
: THE SIGNAL CDAL 0 H IS SET TO A ONE IN CONTROL REGISTER 0. THE TEST WILL LOAD
: ALL ONES (3777) INTO THE TRACE RAM ADDRESS REGISTER AND CHECK THAT ALL ONES
: WERE LOADED. THE TEST WILL THEN SET THE SIGNAL CDAL 0 H TO A ONE IN CONTROL
: REGISTER 0. THE TEST WILL THEN READ THE TRACE RAM ADDRESS REGISTER CHECKING
: IT TO BE CLEARED. THE SIGNAL CDAL 0 H WILL BE CLEARED IN CONTROL REGISTER 0
: AND THE TRACE RAM ADDRESS REGISTER WILL BE READ AGAIN TO CHECK THAT NO BITS
: SET AFTER CLEARING THE SIGNAL CDAL 0 H.
:--
  
```

```

BGNTST
11: JSR PC,INITED ;SELECT AND INITIALIZE STATE ANALYZER
BGNSEG
TRAP C$BSEG
;CLEAR THE LOW BYTE OF CONTROL REGISTER 0. THIS IS DONE TO INIT
;THE SEGMENT TO A KNOWN STATE ON SCOPE LOOPING.

CLRB R0LOAD ;SETUP TO CLEAR LOW BYTE
JSR PC,LDRDR0 ;GO LOAD, READ AND CHECK REGISTER 0
BEQ 1$ ;IF LOADED OK THEN CONTINUE
ERRDF 1,,R0EROR ;REGISTER 0 NOT EQUAL EXPECTED
TRAP C$ERDF
.WORD 1
.WORD 0
.WORD R0EROR

;CLEAR ALL BITS IN CONTROL REG 2 TO ASSERT THE SIGNAL PTERO L IN POINTER REG.
1$: CLR R2LOAD ;SETUP TO CLEAR ALL REG 2 BITS
JSR PC,LDRDR2 ;GO LOAD, READ AND CHECK REG 2
BEQ 2$ ;IF LOADED OK THEN CONTINUE
ERRDF 2,,R2EROR ;REGISTER 2 NOT EQUAL TO 0
TRAP C$ERDF
.WORD 2
.WORD 0
.WORD R2EROR

;WRITE, READ, AND CHECK TRACE RAM ADDRESS REGISTER WITH DATA PATTERN OF 3777
2$: MOV #3777,R6LOAD ;SETUP BITS TO BE LOADED
MOV #174000,R6MASK ;SETUP MASK TO IGNORE UNUSED BITS
JSR PC,LDRDR6 ;GO LOAD, READ AND CHECK REG 6
BEQ 3$ ;IF LOADED OK THEN CONTINUE
ERRDF 4,TRADER,R026ER ;TRAM ADDRESS REG NOT EQL 3777
TRAP C$ERDF
.WORD 4
.WORD TRADER
.WORD R026ER
CALOOP
TRAP C$CLP1

;SET CDAL 0 H IN CONTROL REG 0 TO CLEAR THE TRACE RAM ADDRESS REGISTER.
  
```

```

3631
3632 010262 112737 000001 002370 38:  MOVB  #CDALO,ROLOAD ;SETUP BIT TO BE LOADED
3633 010270 004737 006102          JSR   PC,LDRDRO ;GO LOAD, READ AND CHECK REGISTER 0
3634 010274 001405          BEQ   4$ ;IF LOADED OK THEN CONTINUE
3635 010276          ERRDF  1,ROEROR ;REGISTER 0 NOT EQUAL EXPECTED
3636 010276 104455          TRAP  C$ERDF
3637 010300 000001          .WORD 1
3638 010302 000000          .WORD 0
3639 010304 004604          .WORD ROEROR
3640 010306          CKLOOP
3641 010306 104406          TRAP  C$CLP1
3642
3643          ;READ TRACE RAM ADDRESS REGISTER TO CHECK THAT CDALO H ON A ONE
3644          ;CLEARED THE TRACE RAM ADDRESS REGISTER.
3645
3646 010310 005037 002414          4$: CLR   R6LOAD ;SIMULATE A CLEAR
3647 010314 004737 006256          JSR   PC,READR6 ;GO READ AND CHECK REG 6
3648 010320 001405          BEQ   5$ ;IF EQUAL TO 0 THEN CONTINUE
3649 010322          ERRDF  4,TRADER,R026ER ;CDALO H FAILED TO 0 TRAM ADDRESS REG
3650 010322 104455          TRAP  C$ERDF
3651 010324 000004          .WORD 4
3652 010326 002462          .WORD TRADER
3653 010330 004734          .WORD R026ER
3654 010332          CKLOOP
3655 010332 104406          TRAP  C$CLP1
3656
3657          ;CLEAR SIGNAL CDAL 0 H IN CONTROL REGISTER 0
3658
3659 010334 105037 002370          5$: CLRB  R0LOAD ;SETUP TO CLEAR CDALO H BIT
3660 010340 004737 006102          JSR   PC,LDRDR0 ;GO LOAD, READ AND CHECK REG 0
3661 010344 001405          BEQ   6$ ;IF LOADED OK THEN CONTINUE
3662 010346          ERRDF  1,ROEROR ;REG 0 LOW BYTE NOT EQUAL TO 0
3663 010346 104455          TRAP  C$ERDF
3664 010350 000001          .WORD 1
3665 010352 000000          .WORD 0
3666 010354 004604          .WORD ROEROR
3667 010356          CKLOOP
3668 010356 104406          TRAP  C$CLP1
3669
3670          ;READ TRACE RAM ADDRESS REGISTER AGAIN CHECKING THAT IT DID NOT
3671          ;CHANGE AFTER CLEARING THE SIGNAL CDAL 0 H.
3672
3673 010360 004737 006256          6$: JSR   PC,READR6 ;GO READ AND CHECK REGISTER 6
3674 010364 001404          BEQ   7$ ;IF TRAM ADDRESS REG STILL 0 THEN CONT
3675 010366          ERRDF  4,TRADER,R026ER ;TRAM ADDRESS REG BITS SET AFTER CDALO H CLEARED
3676 010366 104455          TRAP  C$ERDF
3677 010370 000004          .WORD 4
3678 010372 002462          .WORD TRADER
3679 010374 004734          .WORD R026ER
3680 010376          7$: ENDSEG
3681 010376          10000$:
3682 010376 104405          TRAP  C$ESEG
3683 010400          ENDTST
3684 010400          L10035:
3685 010400 104401          TRAP  C$ETST
  
```

3686
3687
3688
3689
3690
3691
3692
3693
3694
3695
3696
3697
3698
3699
3700
3701
3702
3703
3704
3705
3706
3707
3708
3709
3710
3711
3712
3713
3714
3715
3716
3717
3718
3719
3720
3721
3722
3723
3724
3725
3726
3727
3728
3729
3730
3731
3732
3733
3734

.SBTTL TEST 12. TRAM DATA IN BUF - TRDI 15:0 (1'S, AND 0'S)

..**
 : THIS TEST WILL CHECK THE TRACE RAM DATA IN BUFFER REGISTER BITS TRDI15 H TO
 : TRDI0 H FROM THE LSI-11 BUS. THE TEST WILL WRITE, READ AND CHECK THE TRACE
 : RAM DATA IN BUFFER WITH A DATA PATTERN OF ALL ONES (177777) AND THEN ALL
 : ZEROES ((00000)).

: TO WRITE THE TRACE RAM DATA IN BUFFER, THE PROGRAM WILL CLEAR CONTROL REGISTER
 : 0 BITS CDAL7 TO CDAL0. CDAL3 AND CDAL2 BEING CLEARED WILL CAUSE THE SIGNAL
 : TRSLO L TO BE ASSERTED WHICH WILL ENABLE THE OUTPUTS OF THE TRACE RAM DATA IN
 : BUFFER TO BE READ DURING THE READ OPERATION DESCRIBED IN THE NEXT PARAGRAPH.
 : THE PROGRAM WILL THEN SET PDAL2 AND PDAL0 IN CONTROL REGISTER 2 WHICH WILL
 : CAUSE THE SIGNAL PTER5 L TO BE ASSERTED IN THE POINTER REGISTER. WHEN A WRITE
 : COMMAND IS ISSUED TO CONTROL REGISTER 6 AND THE SIGNAL PTER5 L IS ASSERTED, A
 : PULSE WILL BE ISSUED ON THE SIGNAL WPT5 H. THE SIGNAL WPT5 H WILL CLOCK THE
 : DATA INTO THE TRACE RAM DATA IN BUFFER (TRDI 15:0).

: TO READ THE TRACE RAM DATA IN BUFFER, THE PROGRAM WILL SET ONLY PDAL0 IN
 : CONTROL REGISTER 2 WHICH WILL CAUSE THE SIGNAL PTER1 L TO BE ASSERTED IN THE
 : POINTER REGISTER. WHEN A READ COMMAND IS ISSUED TO CONTROL REGISTER 6 AND
 : THE SIGNAL PTER1 L IS ASSERTED, A PULSE WILL BE ISSUED ON THE SIGNAL RPT1 H.
 : THE SIGNAL RPT1 H WILL READ THE DATA FROM THE TRACE RAM DATA IN BUFFER BACK
 : TO THE LSI-11 BU .

..--
 T12:: BGNSTST
 JSR PC,INITED ;SELECT AND INITIALIZE STATE ANALYZER

T12.1: BGNSUB
 TRAP C\$BSUB

:CONTROL REGISTER 0 BITS CDAL7 TO CDAL0 ARE CLEARED COMING INTO THIS
 :CODE FROM THE ROUTINE "INITED". CDAL3 AND CDAL2 ON A ZERO WILL CAUSE
 :THE SIGNAL TRSLO L TO BE ASSERTED WHICH WILL ENABLE THE OUTPUTS OF THE
 :TRACE RAM DATA IN BUFFERS TO BE READ.

:LOAD, READ AND CHECK TRACE RAM DATA IN BUFFER REGISTER BITS TRDI 15:0
 :WITH A DATA PATTERN EQUAL TO 177777.

MOV #177777,R6LOAD ;SETUP DATA TO BE LOADED
 JSR R5,TRDIBF ;LOAD, READ AND CHECK TRAM DATA IN BUF
 .WORD PTER5 ;SELECT TRDI BITS 15:0
 ENDSUB

L10037: TRAP C\$ESUB

010402
010402
010402 004737 005474
010406
010406
010406 104402
010410 012737 177777 002414
010416 004537 006426
010422 000005
010424
010424
010424 104403

```
3735
3736 010426
3737 010426
3738 010426 104402
3739
3740
3741
3742
3743 010430 005037 002414
3744 010434 004537 006426
3745 010440 00C005
3746 010442
3747 010442
3748 010442 104403
3749
3750 010444
3751 010444
3752 010444 104401
3753
```

T12.2: BGNSUB
TRAP C\$BSUB
;LOAD, READ AND CHECK TRAM DATA IN BUFFER REGISTER BITS TRDI 15:0
;WITH A DATA PATTERN EQUAL TO 000000.

L10040: CLR R6LOAD ;SETUP DATA TO BE LOADED
JSR R5,TRDIBF ;LOAD, READ AND CHECK TRAM DATA IN BUF
.WORD PTERS ;SELECT TRDI BITS 15:0
ENDSUB

L10036: TRAP C\$ESUB
ENDTST
TRAP C\$ETST

TEST 12: TRAM DATA IN BUF - TRDI 15:0 (1'S + 0'S,0'S + 1'S)

.SMTTL TEST 13: TRAM DATA IN BUF - TRDI 15:0 (1'S + 0'S,0'S + 1'S)

..**
 : THIS TEST WILL CHECK THE TRACE RAM DATA IN BUFFER REGISTER BITS TRDI15 H TO
 : TRDI0 H FROM THE LSI-11 BUS. THE TEST WILL WRITE, READ AND CHECK THE TRACE
 : RAM DATA IN BUFFER WITH AN ALTERNATING ONES AND ZEROES DATA PATTERN (125252)
 : AND THEN AN ALTERNATING ZEROES AND ONES DATA PATTERN (052525).

: TO WRITE THE TRACE RAM DATA IN BUFFER, THE PROGRAM WILL CLEAR CONTROL REGISTER
 : 0 BITS CDAL7 TO CDAL0. CDAL3 AND CDAL2 BEING CLEARED WILL CAUSE THE SIGNAL
 : TRSLO L TO BE ASSERTED WHICH WILL ENABLE THE OUTPUTS OF THE TRACE RAM DATA IN
 : BUFFER TO BE READ DURING THE READ OPERATION DESCRIBED IN THE NEXT PARAGRAPH.
 : THE PROGRAM WILL THEN SET PDAL2 AND PDAL0 IN CONTROL REGISTER 2 WHICH WILL
 : CAUSE THE SIGNAL PTER5 L TO BE ASSERTED IN THE POINTER REGISTER. WHEN A WRITE
 : COMMAND IS ISSUED TO CONTROL REGISTER 6 AND THE SIGNAL PTER5 L IS ASSERTED, A
 : PULSE WILL BE ISSUED ON THE SIGNAL WPT5 H. THE SIGNAL WPT5 H WILL CLOCK THE
 : DATA INTO THE TRACE RAM DATA IN BUFFER (TRDI 15:0).

: TO READ THE TRACE RAM DATA IN BUFFER, THE PROGRAM WILL SET ONLY PDAL0 IN
 : CONTROL REGISTER 2 WHICH WILL CAUSE THE SIGNAL PTER1 L TO BE ASSERTED IN THE
 : POINTER REGISTER. WHEN A READ COMMAND IS ISSUED TO CONTROL REGISTER 6 AND
 : THE SIGNAL PTER1 L IS ASSERTED, A PULSE WILL BE ISSUED ON THE SIGNAL RPT1 H.
 : THE SIGNAL RPT1 H WILL READ THE DATA FROM THE TRACE RAM DATA IN BUFFER BACK
 : TO THE LSI-11 BUS.

..--

3754
 3755
 3756
 3757
 3758
 3759
 3760
 3761
 3762
 3763
 3764
 3765
 3766
 3767
 3768
 3769
 3770
 3771
 3772
 3773
 3774
 3775
 3776
 3777
 3778
 3779
 3780
 3781
 3782
 3783
 3784
 3785
 3786
 3787
 3788
 3789
 3790
 3791
 3792
 3793
 3794
 3795
 3796
 3797
 3798
 3799
 3800
 3801
 3802

010446
 010446
 010446 004737 005474

010452
 010452
 010452 104402

010454 012737 125252 002414
 010462 004537 006426
 010466 000005
 010470
 010470
 010470 104403

```

T13: BGNTST
      JSR    PC,INITEU          ;SELECT AND INITIALIZE STATE ANALYZER

T13.1: BGNSUB
       TRAP  CSBSUB

;CONTROL REGISTER 0 BITS CDAL7 TO CDAL0 ARE CLEARED COMING INTO THIS
;CODE FROM THE ROUTINE "INITEU". CDAL3 AND CDAL2 ON A ZERO WILL CAUSE
;THE SIGNAL TRSLO L TO BE ASSERTED WHICH WILL ENABLE THE OUTPUTS OF THE
;TRACE RAM DATA IN BUFFERS TO BE READ.

;LOAD, READ AND CHECK TRACE RAM DATA IN BUFFER REGISTER BITS TRDI 15:0
;WITH A DATA PATTERN EQUAL TO 125252.

MOV    #125252,R6LOAD          ;SETUP DATA TO BE LOADED
JSR    R5,TRDIBF              ;LOAD, READ AND CHECK TRAM DATA IN BUF
      .WORD PTER5              ;SELECT TRDI BITS 15:0
      ENDSUB

L10042: TRAP  CSBSUB
  
```

```
3803
3804 010472          BGNSUB
3805 010472          T13.2:
3806 010472 104402   TRAP    C$BSUB
3807
3808                ;LOAD, READ AND CHECK TRACE RAM DATA IN BUFFER REGISTER BITS TRDI 15:0
3809                ;WITH A DATA PATTERN EQUAL TO 052525.
3810
3811 010474 012737 052525 002414   MOV    #052525,R6LOAD      ;SETUP DATA TO BE LOADED
3812 010502 004537 006426          JSR    R5,TRDIBF          ;LOAD, READ AND CHECK TRAM DATA IN BUF
3813 010506 000005          .WORD  PTER5            ;SELECT TRDI BITS 15:0
3814 010510          ENDSUB
3815 010510          L10043:
3816 010510 104403   TRAP    C$ESUB
3817
3818 010512          ENDTST
3819 010512          L10041:
3820 010512 104401   TRAP    C$ETST
3821
```


3822
3823
3824
3825
3826
3827
3828
3829
3830
3831
3832
3833
3834
3835
3836
3837
3838
3839
3840
3841
3842
3843
3844
3845
3846
3847
3848
3849
3850
3851
3852
3853
3854
3855
3856
3857
3858
3859
3860
3861
3862
3863
3864
3865
3866
3867
3868
3869
3870

.SBTTL TEST 14: TRAM DATA IN BUF - TRDI 31:16 (1'S, AND 0'S)

..*
: THIS TEST WILL CHECK THE TRACE RAM DATA IN BUFFER REGISTER BITS TRDI31 H TO
: TRDI16 H FROM THE LSI-11 BUS. THE TEST WILL WRITE, READ AND CHECK THE TRACE
: RAM DATA IN BUFFER WITH A DATA PATTERN OF ALL ONES (177777) AND THEN ALL
: ZEROES (000000).

: TO WRITE THE TRACE RAM DATA IN BUFFER, THE PROGRAM WILL CLEAR CONTROL REGISTER
: 0 BITS CDAL7 TO CDAL0. CDAL3 AND CDAL2 BEING CLEARED WILL CAUSE THE SIGNAL
: TRSLO L TO BE ASSERTED WHICH WILL ENABLE THE OUTPUTS OF THE TRACE RAM DATA IN
: BUFFER TO BE READ DURING THE READ OPERATION DESCRIBED IN THE NEXT PARAGRAPH.
: THE PROGRAM WILL THEN SET PDAL2 AND PDAL1 IN CONTROL REGISTER 2 WHICH WILL
: CAUSE THE SIGNAL PTER6 L TO BE ASSERTED IN THE POINTER REGISTER. WHEN A WRITE
: COMMAND IS ISSUED TO CONTROL REGISTER 6 AND THE SIGNAL PTER6 L IS ASSERTED, A
: PULSE WILL BE ISSUED ON THE SIGNAL WPT6 H. THE SIGNAL WPT6 H WILL CLOCK THE
: DATA INTO THE TRACE RAM DATA IN BUFFER (TRDI 31:16).

: TO READ THE TRACE RAM DATA IN BUFFER, THE PROGRAM WILL SET ONLY PDAL1 IN
: CONTROL REGISTER 2 WHICH WILL CAUSE THE SIGNAL PTER2 L TO BE ASSERTED IN THE
: POINTER REGISTER. WHEN A READ COMMAND IS ISSUED TO CONTROL REGISTER 6 AND
: THE SIGNAL PTER2 L IS ASSERTED, A PULSE WILL BE ISSUED ON THE SIGNAL RPT2 H.
: THE SIGNAL RPT2 H WILL READ THE DATA FROM THE TRACE RAM DATA IN BUFFER BACK
: TO THE LSI-11 BUS.

..--

T14:: BGNTST
JSR PC,INITED ;SELECT AND INITIALIZE STATE ANALYZER

T14.1: BGNSUB
TRAP CS8SUB

:CONTROL REGISTER 0 BITS CDAL7 TO CDAL0 ARE CLEARED COMING INTO THIS
:CODE FROM THE ROUTINE "INITED". CDAL3 AND CDAL2 ON A ZERO WILL CAUSE
:THE SIGNAL TRSLO L TO BE ASSERTED WHICH WILL ENABLE THE OUTPUTS OF THE
:TRACE RAM DATA IN BUFFERS TO BE READ.

:LOAD, READ AND CHECK TRACE RAM DATA IN BUFFER REGISTER BITS TRDI 31:16
:WITH A DATA PATTERN EQUAL TO 177777.

MOV #177777,R6LOAD ;SETUP DATA TO BE LOADED
JSR R5,TRDI8F ;LOAD, READ AND CHECK TRAM DATA IN BUF
.WORD PTER6 ;SELECT TRDI BITS 31:16
ENDSUB

L10045: TRAP CS8SUB

010514
010514
010514 004737 005474
010520
010520
010520 104402
010522 012737 177777 002414
010530 004537 006426
010534 000006
010536
010536
010536 104403

```
3871
3872 010540
3873 010540
3874 010540 104402
3875
3876
3877
3878
3879 010542 005037 002414
3880 010546 004537 006426
3881 010552 000006
3882 010554
3883 010554
3884 010554 104403
3885
3886 010556
3887 010556
3888 010556 104401
3889
```

T14.2: BG' JOB
TRAP CS8SUB
;LOAD, READ AND CHECK TRACE RAM DATA IN BUFFER REGISTER BITS TRDI 31:16
;WITH A DATA PATTERN EQUAL TO 000000.
CLR R6LOAD ;SETUP DATA TO BE LOADED
JSR R5,TRDI BF ;LOAD, READ AND CHECK TRAM DATA IN BUF
.WORD PTER6 ;SELECT TRDI BITS 31:16
ENDSUB
L10046: TRAP CSESUB
ENDTST
L10044: TRAP CSETST

3890
3891
3892
3893
3894
3895
3896
3897
3898
3899
3900
3901
3902
3903
3904
3905
3906
3907
3908
3909
3910
3911
3912
3913
3914
3915
3916
3917
3918
3919
3920
3921
3922
3923
3924
3925
3926
3927
3928
3929
3930
3931
3932
3933
3934
3935
3936
3937
3938
3939

010560
010560
010560 004737 005474
010564
010564
010564 104402
010566 012737 125252 002414
010574 004537 006426
010600 000006
010602
010602
010602 104403

.SBTTL TEST 15: TRAM DATA IN BUF - TRDI 31:16 (1'S + 0'S,0'S + 1'S)

..
: THIS TEST WILL CHECK THE TRACE RAM DATA IN BUFFER REGISTER BITS TRDI31 H TO
: TRDI16 H FROM THE LSI-11 BUS. THE TEST WILL WRITE, READ AND CHECK THE TRACE
: RAM DATA IN BUFFER WITH AN ALTERNATING ONES AND ZEROES DATA PATTERN (125252)
: AND THEN AN ALTERNATING ZEROES AND ONES DATA PATTERN (052525).
:
: TO WRITE THE TRACE RAM DATA IN BUFFER, THE PROGRAM WILL CLEAR CONTROL REGISTER
: 0 BITS CDAL7 TO CDAL0. CDAL3 AND CDAL2 BEING CLEARED WILL CAUSE THE SIGNAL
: TRSLO L TO BE ASSERTED WHICH WILL ENABLE THE OUTPUTS OF THE TRACE RAM DATA IN
: BUFFER TO BE READ DURING THE READ OPERATION DESCRIBED IN THE NEXT PARAGRAPH.
: THE PROGRAM WILL THEN SET PDAL2 AND PDAL1 IN CONTROL REGISTER 2 WHICH WILL
: CAUSE THE SIGNAL PTER6 L TO BE ASSERTED IN THE POINTER REGISTER. WHEN A WRITE
: COMMAND IS ISSUED TO CONTROL REGISTER 6 AND THE SIGNAL PTER6 L IS ASSERTED, A
: PULSE WILL BE ISSUED ON THE SIGNAL WPT6 H. THE SIGNAL WPT6 H WILL CLOCK THE
: DATA INTO THE TRACE RAM DATA IN BUFFER (TRDI 31:16).
:
: TO READ THE TRACE RAM DATA IN BUFFER, THE PROGRAM WILL SET ONLY PDAL1 IN
: CONTROL REGISTER 2 WHICH WILL CAUSE THE SIGNAL PTER2 L TO BE ASSERTED IN THE
: POINTER REGISTER. WHEN A READ COMMAND IS ISSUED TO CONTROL REGISTER 6 AND
: THE SIGNAL PTER2 L IS ASSERTED, A PULSE WILL BE ISSUED ON THE SIGNAL RPT2 H.
: THE SIGNAL RPT2 H WILL READ THE DATA FROM THE TRACE RAM DATA IN BUFFER BACK
: TO THE LSI-11 BUS.

T15:: BGNTST
JSR PC,INITED ;SELECT AND INITIALIZE STATE ANALYZER

T15.1: BGNSUB
TRAP C\$BSUB

:CONTROL REGISTER 0 BITS CDAL7 TO CDAL0 ARE CLEARED COMING INTO THIS
:CODE FROM THE ROUTINE "INITED". CDAL3 AND CDAL2 ON A ZERO WILL CAUSE
:THE SIGNAL TRSLO L TO BE ASSERTED WHICH WILL ENABLE THE OUTPUTS OF THE
:TRACE RAM DATA IN BUFFERS TO BE READ.

:LOAD, READ AND CHECK TRACE RAM DATA IN BUFFER REGISTER BITS TRDI 31.16
:WITH A DATA PATTERN EQUAL TO 125252.

MOV #125252,R6LOAD ;SETUP DATA TO BE LOADED
JSR R5,TRDIBF ;LOAD, READ AND CHECK TRAM DATA IN BUF
.WORD PTER6 ;SELECT TRDI BITS 31:16
ENDJUS
L10050: TRAP C\$ESUB

3940									
3941	010604								
3942	010604								
3943	010604	104402							
3944									
3945									
3946									
3947									
3948	010606	012737	052525	002414					
3949	010614	004537	006426						
3950	010620	00C006							
3951	010622								
3952	010622								
3953	010622	104403							
3954									
3955	010624								
3956	010624								
3957	010624	104401							
3958									

T15.2: BGNSUB
TRAP CSBSUB
;LOAD, READ AND CHECK TRACE RAM DATA IN BUFFER REGISTER BITS TRDI 31:16
;WITH A DATA PATTERN EQUAL TO 052525.
MOV #052525,R6LOAD ;SETUP DATA TO BE LOADED
LDR R5,TRDI BF ;LOAD, READ AND CHECK TRAM DATA IN BUF
WORD PTR R6 ;SELECT TRDI BITS 31:16
L10051: TRAP CSBSUB
L10047: ENDTST
TRAP CSETST

.SBTT: TEST 16: TRAM DATA IN BUF - TRDI 47:32 (1'S, AND 0'S)

: THIS TEST WILL CHECK THE TRACE RAM DATA IN BUFFER REGISTER BITS TRDI47 H TO
: TRDI32 H FROM THE LSI-11 BUS. THE TEST WILL WRITE, READ AND CHECK THE TRACE
: RAM DATA IN BUFFER WITH A DATA PATTERN OF ALL ONES (177777) AND THEN ALL
: ZEROES (000000).

: TO WRITE THE TRACE RAM DATA IN BUFFER, THE PROGRAM WILL CLEAR CONTROL REGISTER
: 0 BITS CDAL7 TO CDAL0. CDAL3 AND CDAL2 BEING CLEARED WILL CAUSE THE SIGNAL
: TRSLO L TO BE ASSERTED WHICH WILL ENABLE THE OUTPUTS OF THE TRACE RAM DATA IN
: BUFFER TO BE READ DURING THE READ OPERATION DESCRIBED IN THE NEXT PARAGRAPH.
: THE PROGRAM WILL THEN SET PDAL2, PDAL1 AND PDAL0 IN CONTROL REGISTER 2 WHICH WILL
: CAUSE THE SIGNAL PTER7 L TO BE ASSERTED IN THE POINTER REGISTER. WHEN A WRITE
: COMMAND IS ISSUED TO CONTROL REGISTER 6 AND THE SIGNAL PTER7 L IS ASSERTED, A
: PULSE WILL BE ISSUED ON THE SIGNAL WPT7 H. THE SIGNAL WPT7 H WILL CLOCK THE
: DATA INTO THE TRACE RAM DATA IN BUFFER (TRDI 47:32).

: TO READ THE TRACE RAM DATA IN BUFFER, THE PROGRAM WILL SET PDAL1 AND PDAL0 IN
: CONTROL REGISTER 2 WHICH WILL CAUSE THE SIGNAL PTER3 L TO BE ASSERTED IN THE
: POINTER REGISTER. WHEN A READ COMMAND IS ISSUED TO CONTROL REGISTER 6 AND
: THE SIGNAL PTER3 L IS ASSERTED, A PULSE WILL BE ISSUED ON THE SIGNAL RPT3 H.
: THE SIGNAL RPT3 H WILL READ THE DATA FROM THE TRACE RAM DATA IN BUFFER BACK
: TO THE LSI-11 BUS.

3959
3960
3961
3962
3963
3964
3965
3966
3967
3968
3969
3970
3971
3972
3973
3974
3975
3976
3977
3978
3979
3980
3981
3982
3983
3984
3985
3986
3987
3988
3989
3990
3991
3992
3993
3994
3995
3996
3997
3998
3999
4000
4001
4002
4003
4004
4005
4006
4007

010626
010626 004737 005474
010632
010632 104402
010634 012737 177777 002414
010642 004537 006426
010646 000007
010650
010650
010650 104403

BGNTST
T16:: JSR PC,INITED ;SELECT AND INITIALIZE STATE ANALYZER
BGNSUB
T16.1: TRAP C\$BSUB
:CONTROL REGISTER 0 BITS CDAL7 TO CDAL0 ARE CLEARED COMING INTO THIS
:CODE FROM THE ROUTINE "INITED". CDAL3 AND CDAL2 ON A ZERO WILL CAUSE
:THE SIGNAL TRSLO L TO BE ASSERTED WHICH WILL ENABLE THE OUTPUTS OF THE
:TRACE RAM DATA IN BUFFERS TO BE READ.
:LOAD, READ AND CHECK TRACE RAM DATA IN BUFFER REGISTER BITS TRDI 47:32
:WITH A DATA PATTERN EQUAL TO 177777.
MOV #177777,R6LOAD ;SETUP DATA TO BE LOADED
JSR R5,TRDIBF ;LOAD, READ AND CHECK TRAM DATA IN BUF
WORD PTER7 ;SELECT TRDI BITS 47:32
ENDSUB
L10053: TRAP C\$ESUB

```
4008
4009 010652
4010 010652
4011 010652 104402
4012
4013
4014
4015
4016 010654 005037 002414
4017 010660 004537 006426
4018 010664 000007
4019 010666
4020 010666
4021 010666 104403
4022
4023 010670
4024 010670
4025 010670 104401
4026

T16.2: BGNSUB
TRAP C$BSUB
:LOAD, READ AND CHECK TRACE RAM DATA IN BUFFER REGISTER BITS TRDI 47:32
:WITH A DATA PATTERN EQUAL TO 000000.
LLR R6LOAD :SETUP DATA TO BE LOADED
JSR R5,TRDIBF :LOAD, READ AND CHECK TRAM DATA IN BUF
.WORD PTR? :SELECT TRDI BITS 47:32
ENDSUB
L10054: TRAP C$ESUB
ENDTST
L10052: TRAP C$ETST
```

4027
4028
4029
4030
4031
4032
4033
4034
4035
4036
4037
4038
4039
4040
4041
4042
4043
4044
4045
4046
4047
4048
4049
4050
4051
4052
4053
4054
4055
4056
4057
4058
4059
4060
4061
4062
4063
4064
4065
4066
4067
4068
4069
4070
4071
4072
4073
4074
4075

.SBTTL TEST 17: TRAM DATA IN BUF - TRDI 47:32 (1'S + 0'S,0'S + 1'S)

..
: THIS TEST WILL CHECK THE TRACE RAM DATA IN BUFFER REGISTER BITS TRDI47 H TO
: TRDI32 H FROM THE LSI-11 BUS. THE TEST WILL WRITE, READ AND CHECK THE TRACE
: RAM DATA IN BUFFER WITH AN ALTERNATING ONES AND ZEROES DATA PATTERN (125252)
: AND THEN AN ALTERNATING ZEROES AND ONES DATA PATTERN (052525).

: TO WRITE THE TRACE RAM DATA IN BUFFER, THE PROGRAM WILL CLEAR CONTROL REGISTER
: 0 BITS CDAL7 TO CDAL0. CDAL3 AND CDAL2 BEING CLEARED WILL CAUSE THE SIGNAL
: TRSLO L TO BE ASSERTED WHICH WILL ENABLE THE OUTPUTS OF THE TRACE RAM DATA IN
: BUFFER TO BE READ DURING THE READ OPERATION DESCRIBED IN THE NEXT PARAGRAPH.
: THE PROGRAM WILL THEN SET PDAL2, PDAL1 AND PDAL0 IN CONTROL REGISTER 2 WHICH WILL
: CAUSE THE SIGNAL PTER7 L TO BE ASSERTED IN THE POINTER REGISTER. WHEN A WRITE
: COMMAND IS ISSUED TO CONTROL REGISTER 6 AND THE SIGNAL PTER7 L IS ASSERTED, A
: PULSE WILL BE ISSUED ON THE SIGNAL WPT7 H. THE SIGNAL WPT7 H WILL CLOCK THE
: DATA INTO THE TRACE RAM DATA IN BUFFER (TRDI 47:32).

: TO READ THE TRACE RAM DATA IN BUFFER, THE PROGRAM WILL SET PDAL1 AND PDAL0 IN
: CONTROL REGISTER 2 WHICH WILL CAUSE THE SIGNAL PTER3 L TO BE ASSERTED IN THE
: POINTER REGISTER. WHEN A READ COMMAND IS ISSUED TO CONTROL REGISTER 6 AND
: THE SIGNAL PTER3 L IS ASSERTED, A PULSE WILL BE ISSUED ON THE SIGNAL RPT3 H.
: THE SIGNAL RPT3 H WILL READ THE DATA FROM THE TRACE RAM DATA IN BUFFER BACK
: TO THE LSI-11 BUS.

..

BGNTST

T17:: JSR PC,INITED ;SELECT AND INITIALIZE STATE ANALYZER

BGNSUB

T17.1: TRAP \$BSUB

:CONTROL REGISTER 0 BITS CDAL7 TO CDAL0 ARE CLEARED COMING INTO THIS
:CODE FROM THE ROUTINE "INITED". CDAL3 AND CDAL2 ON A ZERO WILL CAUSE
:THE SIGNAL TRSLO L TO BE ASSERTED WHICH WILL ENABLE THE OUTPUTS OF THE
:TRACE RAM DATA IN BUFFERS TO BE READ.

:LOAD, READ AND CHECK TRACE RAM DATA IN BUFFER REGISTER BITS TRDI 47:32
:WITH A DATA PATTERN EQUAL TO 125252.

MOV #125252,R6LOAD ;SETUP DATA TO BE LOADED
JSR R5,TRDIBF ;LOAD, READ AND CHECK TRAM DATA IN BUF
.WORD PTER7 ;SELECT TRDI BITS 47:32
ENDSUB

L10056: TRAP C\$ESUB

010672
010672
004737 005474
010676
010676
010676 104402

010700 012737 125252 002414
010706 004537 006426
010712 000007
010714
010714
010714 104403

```
4076
4077 010716
4078 010716
4079 010716 104402
4080
4081
4082
4083
4084 010720 012737 052525 002414
4085 010726 004537 006426
4086 010732 000007
4087 010734
4088 010734
4089 010734 104403
4090
4091 010736
4092 010736
4093 010736 104401
4094

T17.2: BGNSUB
TRAP CSBSUB
;LOAD, READ AND CHECK TRACE RAM DATA IN BUFFER REGISTER BITS TRDI 47.32
;WITH A DATA PATTERN EQUAL TO 052525.

MOV #052525,R6LOAD ;SETUP DATA TO BE LOADED
JSR R5,TRDIBF ;LOAD, READ AND CHECK TRAM DATA IN BUF
.WORD PTR7 ;SELECT TRDI BITS 47:32
ENDSUB

L10057: TRAP CSFSUB

ENDTST

L10055: TRAP CSFTST
```


4095
4096
4097
4098
4099
4100
4101
4102
4103
4104
4105
4106
4107
4108
4109
4110
4111
4112
4113
4114
4115
4116
4117
4118
4119
4120
4121
4122
4123
4124
4125
4126
4127
4128
4129
4130
4131
4132
4133
4134
4135
4136
4137
4138
4139
4140
4141
4142
4143

010740
010740
010740 004737 005474
010744
010744
010744 104402
010746 012737 007777 002414
010754 004537 006426
010760 000010
010762
010762 104403

.SBTTL TEST 18: TRAM DATA IN BUF - TRDI 59:48 (1'S, AND 0'S)
:
:++
: THIS TEST WILL CHECK THE TRACE RAM DATA IN BUFFER REGISTER BITS TRDI59 H TO
: TRDI48 H FROM THE LSI-11 BUS. THE TEST WILL WRITE, READ AND CHECK THE TRACE
: RAM DATA IN BUFFER WITH A DATA PATTERN OF ALL ONES (007777) AND THEN ALL
: ZEROES (000000).
:
: TO WRITE THE TRACE RAM DATA IN BUFFER, THE PROGRAM WILL CLEAR CONTROL REGISTER
: 0 BITS CDAL7 TO CDAL0. CDAL3 AND CDAL2 BEING CLEARED WILL CAUSE THE SIGNAL
: TRSLO L TO BE ASSERTED WHICH WILL ENABLE THE OUTPUTS OF THE TRACE RAM DATA IN
: BUFFER TO BE READ DURING THE READ OPERATION DESCRIBED IN THE NEXT PARAGRAPH.
: THE PROGRAM WILL THEN SET PDAL3 IN CONTROL REGISTER 2 WHICH WILL
: CAUSE THE SIGNAL PTER8 L TO BE ASSERTED IN THE POINTER REGISTER. WHEN A WRITE
: COMMAND IS ISSUED TO CONTROL REGISTER 6 AND THE SIGNAL PTER8 L IS ASSERTED, A
: PULSE WILL BE ISSUED ON THE SIGNAL WPT8 H. THE SIGNAL WPT8 H WILL CLOCK THE
: DATA INTO THE TRACE RAM DATA IN BUFFER (TRDI 59:48).
:
: TO READ THE TRACE RAM DATA IN BUFFER, THE PROGRAM WILL SET ONLY PDAL2 IN
: CONTROL REGISTER 2 WHICH WILL CAUSE THE SIGNAL PTER4 L TO BE ASSERTED IN THE
: POINTER REGISTER. WHEN A READ COMMAND IS ISSUED TO CONTROL REGISTER 6 AND
: THE SIGNAL PTER4 L IS ASSERTED, A PULSE WILL BE ISSUED ON THE SIGNAL RPT4 H.
: THE SIGNAL RPT4 H WILL READ THE DATA FROM THE TRACE RAM DATA IN BUFFER BACK
: TO THE LSI-11 BUS.
:
:

T18:: BGNTST
JSR PC,INITED ;SELECT AND INITIALIZE STATE ANALYZER
T18.1: BGNSUB
TRAP C\$BSUB
:
:CONTROL REGISTER 0 BITS CDAL7 TO CDAL0 ARE CLEARED COMING INTO THIS
:CODE FROM THE ROUTINE "INITED". CDAL3 AND CDAL2 ON A ZERO WILL CAUSE
:THE SIGNAL TRSLO L TO BE ASSERTED WHICH WILL ENABLE THE OUTPUTS OF THE
:TRACE RAM DATA IN BUFFERS TO BE READ.
:
:LOAD, READ AND CHECK TRACE RAM DATA IN BUFFER REGISTER BITS TRDI 59:48
:WITH A DATA PATTERN EQUAL TO 007777.
:
MOV #007777,R6LOAD ;SETUP DATA TO BE LOADED
JSR R5,TRDIBF ;LOAD, READ AND CHECK TRAM DATA IN BUF
.WORD PTER8 ;SELECT TRDI BITS 59:48
ENDSUB
L10061: TRAP C\$ESUB

HARDWARE TESTS MACV11 30(1046)
CVCDBA.P11 10-SEP-81 15:42

16-SEP-81 15:15 PAGE 89

TEST 18: TRAM DATA IN BUF - TRDI 59:48 (1'S, AND 0'S)

SEQ 0089

```

4144
4145 010764
4146 010764
4147 010764 104402
4148
4149
4150
4151
4152 010766 005037 002414
4153 010772 004537 006426
4154 010776 000010
4155 011000
4156 011000
4157 011000 104403
4158
4159 011002
4160 011002
4161 011002 104401
4162

T18.2: BGNSUB
TRAP CSBSUB
;LOAD, READ AND CHECK TRACE RAM DATA IN BUFFER REGISTER BITS TRDI 59:48
;WITH A DATA PATTERN EQUAL TO 000000.

CLR R6LOAD ;SETUP DATA TO BE LOADED
JSR R5,TRDIBF ;LOAD, READ AND CHECK TRAM DATA IN BUF
.WORD PTER8 ;SELECT TRDI BITS 59:48
ENDSUB

L10062: TRAP CSFSUB

ENDTST

L10060: TRAP CSETST

```

HARDWARE TESTS MACY11 30(1046) 16-SEP-81 15:15 PAGE 90
CVCDBA.P11 10-SEP-81 15:42

TEST 19: TRAM DATA IN BUF - TRDI 59:48 (1'S + 0'S, 0'S + 1'S)

SEQ 0090

4163
4164
4165
4166
4167
4168
4169
4170
4171
4172
4173
4174
4175
4176
4177
4178
4179
4180
4181
4182
4183
4184
4185
4186
4187
4188
4189
4190
4191
4192
4193
4194
4195
4196
4197
4198
4199
4200
4201
4202
4203
4204
4205
4206
4207
4208
4209
4210
4211

.SBTTL TEST 19: TRAM DATA IN BUF - TRDI 59:48 (1'S + 0'S, 0'S + 1'S)

..++
: THIS TEST WILL CHECK THE TRACE RAM DATA IN BUFFER REGISTER BITS TRDI59 H TO
: TRDI48 H FROM THE LSI-11 BUS. THE TEST WILL WRITE, READ AND CHECK THE TRACE
: RAM DATA IN BUFFER WITH AN ALTERNATING ONES AND ZEROES DATA PATTERN (005252),
: AND THEN AN ALTERNATING ZEROES AND ONES DATA PATTERN (002525).

: TO WRITE THE TRACE RAM DATA IN BUFFER, THE PROGRAM WILL CLEAR CONTROL REGISTER
: 0 BITS CDAL7 TO CDAL0. CDAL3 AND CDAL2 BEING CLEARED WILL CAUSE THE SIGNAL
: TRSLO L TO BE ASSERTED WHICH WILL ENABLE THE OUTPUTS OF THE TRACE RAM DATA IN
: BUFFER TO BE READ DURING THE READ OPERATION DESCRIBED IN THE NEXT PARAGRAPH.
: THE PROGRAM WILL THEN SET PDAL3 IN CONTROL REGISTER 2 WHICH WILL
: CAUSE THE SIGNAL PTER8 L TO BE ASSERTED IN THE POINTER REGISTER. WHEN A WRITE
: COMMAND IS ISSUED TO CONTROL REGISTER 6 AND THE SIGNAL PTER8 L IS ASSERTED, A
: PULSE WILL BE ISSUED ON THE SIGNAL WPT8 H. THE SIGNAL WPT8 H WILL CLOCK THE
: DATA INTO THE TRACE RAM DATA IN BUFFER (TRDI 59:48).

: TO READ THE TRACE RAM DATA IN BUFFER, THE PROGRAM WILL SET ONLY PDAL2 IN
: CONTROL REGISTER 2 WHICH WILL CAUSE THE SIGNAL PTER4 L TO BE ASSERTED IN THE
: POINTER REGISTER. WHEN A READ COMMAND IS ISSUED TO CONTROL REGISTER 6 AND
: THE SIGNAL PTER4 L IS ASSERTED, A PULSE WILL BE ISSUED ON THE SIGNAL RPT4 H.
: THE SIGNAL RPT4 H WILL READ THE DATA FROM THE TRACE RAM DATA IN BUFFER BACK
: TO THE LSI-11 BUS.

:--

T19:: BGNST
JSR PC,INITED ;SELECT AND INITIALIZE STATE ANALYZER

T19.1: 5GNSUB
TRAP C\$BSUB

:CONTROL REGISTER 0 BITS CDAL7 TO CDAL0 ARE CLEARED COMING INTO THIS
:CODE FROM THE ROUTINE "INITED". CDAL3 AND CDAL2 ON A ZERO WILL CAUSE
:THE SIGNAL TRSLO L TO BE ASSERTED WHICH WILL ENABLE THE OUTPUTS OF THE
:TRACE RAM DATA IN BUFFERS TO BE READ.

:LOAD, READ AND CHECK TRACE RAM DATA IN BUFFER REGISTER BITS TRDI 59:48
:WITH A DATA PATTERN EQUAL TO 005252.

L10064: MOV #005252 R6LOAD ;SETUP DATA TO BE LOADED
JSR R5,TRDIBF ;LOAD, READ AND CHECK TRAM DATA IN BUF
.WORD PTER8 ;SELECT TRDI BITS 59:48
ENDSUB
TRAP C\$ESLB

011004
011004
011004 004737 005474

011010
011010
011010 104402

011012 012737 005252 002414
011020 004537 006426
011024 000010
011026
011026 104403

HARDWARE TESTS MACY11 30(1046)
CVCD8A.P11 10-SEP-81 15:42

16-SEP-81 15:15 PAGE 91

TEST 19: TRAM DATA IN BUF - TRDI 59:48 (1'S + 0'S, 0'S + 1'S)

SEQ 0091

```

4212
4213 011030
4214 011030
4215 011030 104402
4216
4217
4218
4219
4220 011032 012737 002525 002414
4221 011040 004537 006426
4222 011044 000010
4223 011046
4224 011046
4225 011046 104403
4226
4227 011050
4228 011050
4229 011050 104401
4230

T19.2: BGNSUB
TRAP C$ESUB
;LOAD, READ AND CHECK TRACE RAM DATA IN BUFFER REGISTER BITS TRDI 59:48
;WITH A DATA PATTERN EQUAL TO 002525.

MOV #002525,R6LOAD ;SETUP DATA TO BE LOADED
JSR R5,TRDIBF ;LOAD, READ AND CHECK TRAM DATA IN BUF
.WORD PTER8 ;SELECT TRDI BITS 59:48
ENDSUB

L10065: TRAP C$ESUB

LNDTST
L10063: TRAP C$ETST

```

4231
 4232
 4233
 4234
 4235
 4236
 4237
 4238
 4239
 4240
 4241
 4242
 4243 011052
 4244 011052
 4245 011052 004737 005474
 4246
 4247 0110 012701 000005
 4248 0110c 012702 000001
 4249 01106c 012703 000001
 4250 011072 005037 002416
 4251
 4252 011076
 4253 011076 104404
 4254
 4255
 4256
 4257
 4258
 4259
 4260
 4261
 4262
 4263 011100 010137 002376
 4264 011104 004737 006134
 4265 011110 001405
 4266 011112
 4267 011112 104455
 4268 011114 000002
 4269 011116 000000
 4270 011120 004704
 4271 011122
 4272 011122 104406
 4273
 4274
 4275
 4276
 4277
 4278
 4279 011124 010337 002414
 4280 011130 010377 171222
 4281
 4282
 4283
 4284
 4285 011134 010237 002376
 4286 011140 004737 006134

.SBTTL TEST 20: TRAM DATA IN BUF SELECTION TEST

 : THE TEST WILL CHECK THE TRACE RAM DATA IN BUFFER FROM THE LSI-11 BUS TO
 : BE SELECTED CORRECTLY BY THE POINTER REGISTER. THE TEST WILL WRITE AND
 : CHECK TRDI BITS 15:0 WITH A DATA PATTERN EQUAL TO 1, TRDI BITS 31:16 WITH
 : A DATA PATTERN EQUAL TO 2, TRDI BITS 47:32 WITH A DATA PATTERN EQUAL TO
 : 3, AND TRDI BITS 59:32 WITH A DATA PATTERN EQUAL TO 4. THE TEST WILL THEN
 : READ EACH SET OF TRDI BITS CHECKING THE DATA PATTERN TO BE THAT WHICH WAS
 : WRITTEN PREVIOUSLY IN THIS TEST.
 :--

```

120:: BGNTST
      JSR      PC,INITED          ;SELECT AND INITIALIZE STATE ANALYZER
      MOV      #PTERS,R1         ;SETUP WORKING WRITE POINTER
      MOV      #PTER1,R2        ;SETUP WORKING READ POINTER
      MOV      #1,R3            ;SETUP INITIAL DATA PATTERN
      CLR      R6MASK           ;CLEAR MASK WORD TO READ ALL BITS

13:   BGNSEG
      TRAP     CSBSEG

      ;CONTROL REGISTER 0 BITS CDAL7 TO CDAL0 ARE CLEARED COMING INTO
      ;THIS CODE FROM THE ROUTINE 'INITED'. CDAL3 AND CDAL2 BEING CLEARED
      ;WILL CAUSE THE SIGNAL TRSLO L TO BE ASSERTED WHICH WILL ENABLE THE
      ;OUTPUTS OF THE TRACE RAM DATA IN BUFFERS TO BE READ.

      ;LOAD PDAL BITS 3-0 TO SELECT POINTER REGISTER SIGNALS PTER5, PTER6,
      ;PTER7 OR PTER8.

      MOV      R1,R2LOAD        ;SETUP TO LOAD POINTER REGISTER
      JSR      PC,LDRDR2        ;GO LOAD, READ AND CHECK REG 2
      BEQ      CS              ;IF LOADED OK THEN CONTINUE
      ERDF     2,R2EROR         ;REGISTER 2 NOT EQUAL EXPECTED
      TRAP     CSERDF
      .WORD    2
      .WORD    0
      .WORD    R2EROR
      CKLOOP
      TRAP     CSCLP1

      ;LOAD DATA PATTERN OF 1 INTO TRDI BITS 15:0
      ;LOAD DATA PATTERN OF 2 INTO TRDI BITS 31:16
      ;LOAD DATA PATTERN OF 3 INTO TRDI BITS 47:32
      ;LOAD DATA PATTERN OF 4 INTO TRDI BITS 59:48

25:   MOV      R3,R6LOAD        ;SETUP DATA TO BE LOADED
      MOV      R3,@REG6         ;WRITE DATA INTO TRAM DATA IN BUF

      ;LOAD PDAL BITS 2-0 TO SELECT POINTER REGISTER PTER1, PTER2, PTER3,
      ;OR PTER4.

      MOV      R2,R2LOAD        ;SETUP BITS TO BE LOADED
      JSR      PC,LDRDR2        ;GO LOAD, READ AND CHECK REG 2
  
```

```

4287 011144 001405      BEQ      3$      ;IF LOADED OK THEN CONTINUE
4288 011146              ERRDF    2,R2EROR ;REGISTER 2 NOT EQUAL EXPECTED
4289 011146 104455      TRAP    C$ERDF
4290 011150 000002      .WORD   2
4291 011152 000000      .WORD   0
4292 011154 004704      .WORD   R2EROR
4293 011156              CKLOOP
4294 011156 104406      TRAP    C$CLP1
4295
4296              ;READ DATA PATTERN OF 1 FROM TRDI 15:0
4297              ;READ DATA PATTERN OF 2 FROM TRDI 31:16
4298              ;READ DATA PATTERN OF 3 FROM TRDI 47:32
4299              ;READ DATA PATTERN OF 4 FROM TRDI 59:48
4300
4301 011160 012737 011172 002420 3$:  MOV     @R6,R6READ ;READ DATA PATTERN FROM TRDI BITS
4302 011166 04737 002416 002420      BIC     R6MASK,R6READ ;CLEAR UNUSED BITS IF ANY
4303 011174 3737 002414 002420      CMP     R6LOAD,R6READ ;CHECK DATA LOADED WITH DATA READ
4304 011200 001404      BEQ     4$      ;IF DATA OK THEN CONTINUE
4305 011204              ERRDF    4,TRDIER,R026ER ;TRAM DATA IN BUF DATA ERROR
4306 011204 104455      TRAP    C$ERDF
4307 011206 000004      .WORD   4
4308 011210 002706      .WORD   TRDIER
4309 011212 004734      .WORD   R026ER
4310 011214              4$:  ENDSEG
4311 011214              10000$:
4312 011214 104405      TRAP    C$ESEG
4313
4314 011216 005201      INC     R1      ;UPDATE WORKING WRITE POINTER
4315 011220 005202      INC     R2      ;UPDATE WORKING READ POINTER
4316 011222 005203      INC     R3      ;UPDATE DATA PATTERN
4317 011224 022703 000004      CMP     #4,R3   ;CHECK IF TRDI BITS 59:48
4318 011230 001004      BNE     5$      ;IF NOT CHECK IF DONE
4319 011232 012737 170000 002416      MOV     #170000,R6MASK ;SETUP TO IGNORE TOP 4 BITS
4320 011240 000716      BR      1$      ;GO DO LAST REGISTER
4321 011242 022703 000005      CMP     #5,R3   ;CHECK IF DONE
4322 011246 001313      BNE     1$      ;IF NOT GO LOAD NEXT PATTERN
4323
4324 011250 012702 000001      MOV     #PTER1,R2 ;RESET WORKING READ POINTER
4325 011254 012703 000001      MOV     #1,R3    ;RESET DATA PATTERN TO 1
4326 011260 005037 002416      CLR     R6MASK   ;CLEAR REGISTER 6 MASK WORD
4327
4328 011264              6$:  BGNSEG
4329 011264 104404      TRAP    C$BSEG
4330
4331              ;LOAD PDAL BITS 2-0 TO SELECT PTER1, PTER2, PTER3, OR PTER4.
4332
4333 011266 010237 002376      MOV     R2,R2LOAD ;SETUP BITS TO BE LOADED
4334 011272 004737 006134      JSR     PC,LDRDR2 ;GO LOAD, READ AND CHECK REGISTER 2
4335 011276 001405      BEQ     7$      ;IF LOADED OK THEN CONTINUE
4336 011300              ERRDF    2,R2EROR ;REGISTER 2 NOT EQUAL EXPECTED
4337 011300 104455      TRAP    C$ERDF
4338 011302 000002      .WORD   2
4339 011304 000000      .WORD   0
4340 011306 004704      .WORD   R2EROR
4341 011310              CKLOOP
4342 011310 104406      TRAP    C$CLP1
  
```

```
4343
4344 :READ DATA PATTERN OF 1 FROM TRDI BITS 15:0
4345 :READ DATA PATTERN OF 2 FROM TRDI BITS 31:16
4346 :READ DATA PATTERN OF 3 FROM TRDI BITS 47:32
4347 :READ DATA PATTERN OF 4 FROM TRDI BITS 59:48
4348
4349 011312 010337 002414 7$: MOV R3,R6LOAD ;SETUP DATA PREVIOUSLY LOADED
4350 011316 017737 171034 002420 MOV @REG6,R6READ ;READ DATA FROM TRDI BITS
4351 011324 043737 002416 002420 BIC R6MASK,R6READ ;CLEAR UNUSED BITS IF ANY
4352 011332 023737 002414 002420 CMP R6LOAD,R6READ ;CHECK DATA LOADED WITH DATA READ
4353 011340 001404 REQ 8$ ;IF DATA OK THEN CONTINUE
4354 011342 ERRDF 4,TRDISE,R026ER ;TRAM DATA IN BUF SELECTION ERROR
4355 011342 104455 TRAP C$ERDF
4356 011344 000004 .WORD 4
4357 011346 002,43 .WORD TRDISE
4358 011350 004734 .WORD R026ER
4359 011352 8$: ENDSEG
4360 011352 10001$:
4361 011352 104405 TRAP C$ESEG
4362
4363 011354 005202 INC R2 ;UPDATE WORKING READ POINTER
4364 011356 005203 INC R3 ;UPDATE DATA PATTERN
4365 011360 022703 000004 CMP #4,R3 ;CHECK IF LAST REGISTER
4366 011364 001004 BNE 9$ ;IF NOT CHECK IF DONE
4367 011366 012737 170000 002416 MOV #170000,R6MASK ;SETUP MASK WORD TO IGNORE UNUSED BITS
4368 011374 000733 BR 6$ ;GO DO LAST REGISTER
4369 011376 022703 000005 9$: CMP #5,R3 ;CHECK IF DONE
4370 011402 001330 BNE 6$ ;IF NOT THEN LOAD NEXT REGISTER
4371 011404
4372 011404 L10066:
4373 011404 104401 TRAP C$ETST
4374
```

4375
 4376
 4377
 4378
 4379
 4380
 4381
 4382
 4383
 4384
 4385
 4386
 4387
 4388
 4389
 4390
 4391
 4392
 4393
 4394
 4395
 4396
 4397
 4398
 4399
 4400
 4401
 4402
 4403
 4404
 4405
 4406
 4407
 4408
 4409
 4410
 4411
 4412
 4413
 4414
 4415
 4416
 4417
 4418
 4419
 4420
 4421
 4422
 4423
 4424
 4425
 4426
 4427
 4428
 4429
 4430

011406
 011406
 011406 004737 005474
 011412 005037 006374
 011416 012701 125252
 011422
 011422 104404
 011424 105037 002370
 011430 004737 006102
 011434 001405
 011436
 011436 104455
 011440 000001
 011442 000000
 011444 004604
 011446
 011446 104406
 011450 004737 006310
 011454 010137 002414

.SBTTL TEST 21: TRAM DATA TEST - TRDI 15:0 (125252-052525)

THIS TEST WILL CHECK TRACE RAM BITS TRDI 15:0 WITH A DATA PATTERN OF 125252 AND 052525. EACH LOCATION OF THE 1K TRACE RAM WILL BE CHECKED FOR THIS DATA PATTERN BEFORE THE NEXT SEQUENTIAL LOCATION IS CHECKED.

1. IS TEST IS PERFORMED IN THE FOLLOWING MANNER
1. CLEAR LOW BYTE OF CONTROL REGISTER 0 TO SET SIGNAL TRSLO :
2. SET PTERO L IN POINTER REGISTER VIA CONTROL REGISTER 2
3. WRITE AND READ TRAM ADDRESS REG VIA SIGNALS WPTO L AND RPTO H
4. SET PTERS L IN POINTER REGISTER VIA CONTROL REGISTER 2
5. WRITE DATA PATTERN (125252-052525) INTO TRAM DATA IN BUF BITS TRDI 15:0 VIA WPTS H AND WRITE TO CONTROL REGISTER 6.
6. SET PTERI L IN POINTER REGISTER VIA CONTROL REGISTER 2
7. READ DATA PATTERN FROM TRAM DATA IN BUFFER VIA RPTI H AND READ TO REG 6
8. WRITE TRACE RAM VIA WPTI H AND WRITE TO CONTROL REGISTER 6
9. SET SIGNAL TRSLI L BY SETTING CDAL2 = 1 IN REGISTER 0
10. READ TRACE RAM VIA RPTI H AND READ TO CONTROL REGISTER 6
11. COMPLEMENT DATA PATTERN - REPEAT STEPS 1-10 WITH THIS PATTERN
12. RESET DATA PATTERN TO 125252 - INCREMENT ADDRESS BY 1
13. REPEAT STEPS 1-12 UNTIL ALL OF THE 1K ADDRESS HAVE BEEN CHECKED.

```

T21:: BGNTST
      JSR    PC,INITED      ;SELECT AND INITIALIZE STATE ANALYZER
      CLR    TRADRS        ;SET TRACE RAM ADDRESS TO ZERO
      MOV    #125252,R1    ;SETUP STARTING DATA PATTERN

18:   BGNSEG
      TRAP   CSBSEG

      ;CLEAR LOWER BYTE OF CONTROL REGISTER 0. CDAL3 AND CDAL2 BEING ZERO
      ;WILL SET THE SIGNAL TRSLO L WHICH WILL ENABLE THE OUTPUTS OF THE
      ;TRACE RAM DATA IN BUFFERS

      CLRB   R0LOAD        ;SETUP TO CLEAR LOW BYTE OF REG 0
      JSR    PC,LDRDRO     ;GO LOAD,READ AND CHECK REGISTER 0
      BEQ    Z$            ;IF LOADED OK THEN CONTINUE
      ERDF   1,ROEROR      ;REGISTER 0 LOW BYTE NOT 0
      TRAP   CSERDF

      .WORD  1
      .WORD  0
      .WORD  ROEROR
      CKLOOP
      TRAP   CSCLP1

      ;LOAD TRACE RAM ADDRESS REGISTER WITH CONTENTS OF LOCATION "TRADRS"

28:   JSR    PC,TRADLD     ;GO LOAD,READ AND CHECK TRAM ADDRESS REG

      ;LOAD, READ AND CHECK TRACE RAM DATA IN BUFFERS TRDI 15:0 WITH A DATA
      ;PATTERN OF 125252 OR 052525.

      MOV    R1,R6LOAD     ;SETUP DATA PATTERN TO BE LOADED
  
```



```

4431 011460 004537 006426 JSR R5,TRDIBF ;LOAD, READ AND CHECK TRAM DATA IN BUF
4432 011464 000005 .WORD PTÉR5 ;SELECT TRDI BITS 15:0
4433
4434 ;WRITE THE TRACE RAM LOCATION ADDRESSED BY TRACE RAM ADDRESS REGISTER
4435 ;WITH THE DATA PATTERN STORED IN THE TRACE RAM DATA IN BUFFER BITS TRDI 15.0.
4436
4437 011466 012777 000000 170662 MOV #0,@REG6 ;WRITE THE RAM FROM DATA IN BUFFERS
4438
4439 ;SET CDAL2 TO A ONE AND CDAL3 TO A 0 IN CONTROL REGISTER 0 TO SET THE
4440 ;SIGNAL TRSL1 L. THE SIGNAL TRSL1 L WILL ALLOW DATA FROM THE TRACE RAM
4441 ;BITS TRDI 15:0 TO BE READ ON A READ COMMAND TO CONTROL REGISTER 6 VIA
4442 ;THE SIGNAL RPT1 H.
4443
4444 011474 052737 000004 002370 BIS #CDAL2,ROLOAD ;SETUP BITS TO BE LOADED
4445 011502 004737 006102 JSR PC,LDRDRO ;GO LOAD, READ AND CHECK REG 0
4446 011506 001405 BEQ 3$ ;IF LOADED OK THEN CONTINUE
4447 011510 ERRDF 1,ROEROR ;REGISTER 0 NOT EQUAL EXPECTED
4448 011510 104455 TRAP C$ERDF
4449 011512 000001 .WORD 1
4450 011514 000000 .WORD 0
4451 011516 004604 .WORD ROEROR
4452 011520 CKLOOP
4453 011520 104406 TRAP C$CLP1
4454
4455 ;READ DATA FROM TRACE RAM BITS TRDI 15:0
4456
4457 011522 017737 170630 002420 3$: MOV @REG6,R6READ ;READ DATA FROM THE RAM
4458 011530 023737 002414 002420 CMP R6LOAD,R6READ ;COMPARE DATA LOADED INTO TRACE RAM
4459 ;DATA IN BUFFERS TRDI 15:0 WITH DATA
4460 ;READ FROM THE TRACE RAM
4461 011536 001404 BEQ 4$ ;IF DATA THE SAME THEN CONTINUE
4462 011540 ERRDF 4,TRAM15,TRAMER ;TRAM DATA ERROR TRDI 15:0
4463 011540 104455 TRAP C$ERDF
4464 011542 000004 .WORD 4
4465 011544 002776 .WORD TRAM15
4466 011546 004764 .WORD TRAMER
4467 011550 4$: ENDSEG
4468 011550 10000$:
4469 011550 104405 TRAP C$ESEG
4470
4471 011552 005701 TST R1 ;CHECK DATA PATTERN TO SEE IF DONE
4472 011554 100002 BPL 5$ ;IF DONE THEN UPDATE TO NEXT ADDRESS
4473 011556 005101 COM R1 ;MAKE PATTERN 052525
4474 011560 000720 BR 1$ ;GO DO THIS PATTERN
4475 011562 005101 5$: COM R1 ;MAKE DATA PATTERN 125252
4476 011564 005237 006374 INC TRADRS ;UPDATE TO NEXT SEQUENTIAL ADDRESS
4477 011570 032737 002000 006374 BIT #BIT10,TRADRS ;CHECK IF ALL 1K ADDRESSES DONE
4478 011576 001711 BEQ 1$ ;IF NOT THEN DO NEXT ADDRESS
4479 011600 NOTST
4480 011600 L10067:
4481 011600 104401 TRAP C$ETST
  
```

4482
 4483
 4484
 4485
 4486
 4487
 4488
 4489
 4490
 4491
 4492
 4493
 4494
 4495
 4496
 4497
 4498
 4499
 4500
 4501
 4502
 4503
 4504
 4505
 4506
 4507
 4508
 4509
 4510
 4511
 4512
 4513
 4514
 4515
 4516
 4517
 4518
 4519
 4520
 4521
 4522
 4523
 4524
 4525
 4526
 4527
 4528
 4529
 4530
 4531
 4532
 4533
 4534
 4535
 4536
 4537

011602
 011602
 011602 004737 005474
 011606 005037 006374
 011612 012701 125252
 011616
 011616 104404
 011620 105037 002370
 011624 004737 006102
 011630 001405
 011632 104455
 011634 000001
 011636 000000
 011640 004604
 011642
 011642 104406
 011644 004737 006310
 011650 010137 004414

.SBTTL TEST 22: TRAM DATA TEST - TRDI 31:16 (125252-052525)

..*
 : THIS TEST WILL CHECK TRACE RAM BITS TRDI 31:16 WITH A DATA PATTERN OF 125252
 : AND 052525. EACH LOCATION OF THE 1K TRACE RAM WILL BE CHECKED FOR THIS DATA
 : PATTERN BEFORE THE NEXT SEQUENTIAL LOCATION IS CHECKED.

: THIS TEST IS PERFORMED IN THE FOLLOWING MANNER:

- : 1. CLEAR LOW BYTE OF CONTROL REGISTER 0 TO SET SIGNAL TRSLO L
- : 2. SET PTER0 L IN POINTER REGISTER VIA CONTROL REGISTER 2
- : 3. WRITE AND READ TRAM ADDRESS REG VIA SIGNALS WPT0 L AND RPT0 H
- : 4. SET PTER6 L IN POINTER REGISTER VIA CONTROL REGISTER 2
- : 5. WRITE DATA PATTERN (125252-052525) INTO TRAM DATA IN BUF BITS TRDI 31:16
 : VIA WPT6 H AND WRITE TO CONTROL REGISTER 6.
- : 6. SET PTER2 L IN POINTER REGISTER VIA CONTROL REGISTER 2
- : 7. READ DATA PATTERN FROM TRAM DATA IN BUFFER VIA RPT2 H AND READ TO REG 6
- : 8. WRITE TRACE RAM VIA WPT2 H AND WRITE TO CONTROL REGISTER 6
- : 9. SET SIGNAL TRSL1 L BY SETTING CDAL2 = 1 IN REGISTER 0
- : 10. READ TRACE RAM VIA RPT2 H AND READ TO CONTROL REGISTER 6
- : 11. COMPLEMENT DATA PATTERN - REPEAT STEPS 1-10 WITH THIS PATTERN
- : 12. RESET DATA PATTERN TO 125.52 - INCREMENT ADDRESS BY 1
- : 13. REPEAT STEPS 1-12 UNTIL ALL OF THE 1K ADDRESS HAVE BEEN CHECKED.

```

T22:: BGNTST
      JSR    PC,INITED      ;SELECT AND INITIALIZE STATE ANALYZER
      CLR    TRADRS        ;SET TRACE RAM ADDRESS TO ZERO
      MOV    #125252,R1    ;SETUP STARTING DATA PATTERN

18:   BGNSEG
      TRAP   CSBSEG

      ;CLEAR LOWER BYTE OF CONTROL REGISTER 0. CDAL3 AND CDAL2 BEING ZERO
      ;WILL SET THE SIGNAL TRSLO L WHICH WILL ENABLE THE OUTPUTS OF THE
      ;TRACE RAM DATA IN BUFFERS

4519  CLRB   R0LOAD        ;SETUP TO CLEAR LOW BYTE OF REG 0
4520  JSR    PC,LDRDRO    ;GO LOAD,READ AND CHECK REGISTER 0
4521  BEQ    Z$           ;IF LOADED OK THEN CONTINUE
4522  ERRDF  1,ROEROR     ;REGISTER 0 LOW BYTE NOT 0
4523  TRAP   CSERRDF
4524  .WORD  1
4525  .WORD  0
4526  .WORD  ROEROR
4527  CKLOOP
4528  TRAP   CSCLP1

      ;LOAD TRACE RAM ADDRESS REGISTER WITH CONTENTS OF LOCATION "TRADRS"

28:   JSR    PC,TRALD     ;GO LOAD,READ AND CHECK TRAM ADDRESS REG

      ;LOAD, READ AND CHECK TRACE RAM DATA IN BUFFERS TRDI 31:16 WITH A DATA
      ;PATTERN OF 125252 OR 052525.

4537  MOV    R1,R6LOAD    ;SETUP DATA PATTERN TO BE LOADED
  
```

```

4538 011654 004537 006426 JSR R5,TRDIBF ;LOAD, READ AND CHECK TRAM DATA IN BUF
4539 011660 000006 .WORD PTER6 ;SELECT TRDI BITS 31:16
4540
4541 ;WRITE THE TRACE RAM LOCATION ADDRESSED BY TRACE RAM ADDRESS REGISTER
4542 ;WITH THE DATA PATTERN STORED IN THE TRACE RAM DATA IN BUFFER BITS TRDI 31:16.
4543
4544 011662 012777 000000 170466 MOV #0,@REG6 ;WRITE THE RAM FROM DATA IN BUFFERS
4545
4546 ;SET CDAL2 TO A ONE AND CDAL3 TO A 0 IN CONTROL REGISTER 0 TO SET THE
4547 ;SIGNAL TRSL1 L. THE SIGNAL TRSL1 L WILL ALLOW DATA FROM THE TRACE RAM
4548 ;BITS TRDI 31:16 TO BE READ ON A READ COMMAND TO CONTROL REGISTER 6 VIA
4549 ;THE SIGNAL RPT2 H.
4550
4551 011670 052737 000004 002370 BIS #CDAL2,R0LOAD ;SETUP BITS TO BE LOADED
4552 011676 004737 006102 JSR PC,LDRDRO ;GO LOAD, READ AND CHECK REG 0
4553 011702 001405 BEQ 3$ ;IF LOADED OK THEN CONTINUE
4554 011704 ERRDF 1,,R0EROR ;REGISTER 0 NOT EQUAL EXPECTED
4555 011704 104455 TRAP C$ERDF
4556 011706 000001 .WORD 1
4557 011710 000000 .WORD 0
4558 011712 004604 .WORD R0EROR
4559 011714 CKLOOP
4560 011714 104406 TRAP C$CLP1
4561
4562 ;READ DATA FROM TRACE RAM BITS TRDI 31:16
4563
4564 011716 017737 170434 002420 3$: MOV @REG6,R6READ ;READ DATA FROM THE RAM
4565 011727 023737 002414 002420 CMP R6LOAD,R6READ ;COMPARE DATA LOADED INTO TRACE RAM
4566 ;DATA IN BUFFERS TRDI 31:16 WITH DATA
4567 ;READ FROM THE TRACE RAM
4568 011732 001404 BEQ 4$ ;IF DATA THE SAME THEN CONTINUE
4569 011734 ERRDF 4,TRAM31,TRAMER ;TRAM DATA ERROR TRDI 31:16
4570 011734 104455 TRAP C$ERDF
4571 011736 000004 .WORD 4
4572 011740 003032 .WORD TRAM31
4573 011742 004764 .WORD TRAMER
4574 011744 4$: ENDSEG
4575 011744 10000$:
4576 011744 104405 TRAP C$ESEG
4577
4578 011746 005701 TST R1 ;CHECK DATA PATTERN TO SEE IF DONE
4579 011750 100002 BPL 5$ ;IF DONE THEN UPDATE TO NEXT ADDRESS
4580 011752 005101 COM R1 ;MAKE PATTERN 052525
4581 011754 000720 BR 1$ ;GO DO THIS PATTERN
4582 011756 005101 5$: COM R1 ;MAKE DATA PATTERN 125252
4583 011760 005237 006374 INC TRADRS ;UPDATE TO NEXT SEQUENTIAL ADDRESS
4584 011764 032737 002000 006374 BIT #BIT10,TRADRS ;CHECK IF ALL 1K ADDRESSES DONE
4585 011772 001711 BEQ 1$ ;IF NOT THEN DO NEXT ADDRESS
4586 011774 ENDTST
4587 011774 L10070:
4588 011774 104401 TRAP C$ETST

```

4589
4590
4591
4592
4593
4594
4595
4596
4597
4598
4599
4600
4601
4602
4603
4604
4605
4606
4607
4608
4609
4610
4611
4612
4613
4614
4615
4616
4617
4618
4619
4620
4621
4622
4623
4624
4625
4626
4627
4628
4629
4630
4631
4632
4633
4634
4635
4636
4637
4638
4639
4640
4641
4642
4643
4644

011776
011776
011776 004737 005474
012002 005037 006374
012006 012701 125252

012002
012002 104404

012014 105037 002370
012020 004737 006102
012024 001405
012026
012026 104455
012030 000001
012032 000000
012034 004604
012036 104406

012040 004737 006310

012044 010137 002414

.SBTTL TEST 23: TRAM DATA TEST - TRDI 47:32 (125252-052525)

..*+
: THIS TEST WILL CHECK TRACE RAM BITS TRDI 47:32 WITH A DATA PATTERN OF 125252
: AND 052525. EACH LOCATION OF THE 1K TRACE RAM WILL BE CHECKED FOR THIS DATA
: PATTERN BEFORE THE NEXT SEQUENTIAL LOCATION IS CHECKED.

: THIS TEST IS PERFORMED IN THE FOLLOWING MANNER:

1. CLEAR LOW BYTE L CONTROL REGISTER 0 TO SET SIGNAL TRSLO L
2. SET PTERO L IN POINTER REGISTER VIA CONTROL REGISTER 2
3. WRITE AND READ TRAM ADDRESS REG VIA SIGNALS WPT0 L AND RPT0 H
4. SET PTER7 L IN POINTER REGISTER VIA CONTROL REGISTER 2
5. WRITE DATA PATTERN (125252-052525) INTO TRAM DATA IN BUF BITS TRDI 47:32
VIA WPT7 H AND WRITE TO CONTROL REGISTER 6
6. SET PTER3 L IN POINTER REGISTER VIA CONTROL REGISTER 2
7. READ DATA PATTERN FROM TRAM DATA IN BUFFER VIA RPT3 H AND READ TO REG 6
8. WRITE TRACE RAM VIA WPT3 H AND WRITE TO CONTROL REGISTER 6
9. SET SIGNAL TRSL1 L BY SETTING CDAL2 = 1 IN REGISTER 0
10. READ TRACE RAM VIA RPT3 H AND READ TO CONTROL REGISTER 6
11. COMPLEMENT DATA PATTERN - REPEAT STEPS 1-10 WITH THIS PATTERN
12. RESET DATA PATTERN TO 125252 - INCREMENT ADDRESS BY 1
13. REPEAT STEPS 1-12 UNTIL ALL OF THE 1K ADDRESS HAVE BEEN CHECKED.

T23:: BGNST

JSR PC,INITED ;SELECT AND INITIALIZE STATE ANALYZER
CLR TRADRS ;SET TRACE RAM ADDRESS TO ZERO
MOV #125252,R1 ;SETUP STARTING DATA PATTERN

1\$: BGNSEG

TRAP C\$BSEG

;CLEAR LOWER BYTE OF CONTROL REGISTER 0. CDAL3 AND CDAL2 BEING ZERO
;WILL SET THE SIGNAL TRSLO L WHICH WILL ENABLE THE OUTPUTS OF THE
;TRACE RAM DATA IN BUFFERS

CLRB R0LOAD ;SETUP TO CLEAR LOW BYTE OF REG 0
JSR PC,LDRDRO ;GO LOAD,READ AND CHECK REGISTER 0
BEQ 2\$;IF LOADED OK THEN CONTINUE
ERRDF 1,ROEROR ;REGISTER 0 LOW BYTE NOT 0
TRAP C\$ERDF
.WORD 1
.WORD 0
.WORD ROEROR
CKI OOP
TRAP C\$CLP1

;LOAD TRACE RAM ADDRESS REGISTER WITH CONTENTS OF LOCATION "TRADRS"

2\$: JSR PC,TRADLD ;GO LOAD,READ AND CHECK TRAM ADDRESS REG

;LOAD, READ AND CHECK TRACE RAM DATA IN BUFFERS TRDI 47:32 WITH A DATA
;PATTERN OF 125252 OR 052525.

MOV R1,R6LOAD ;SETUP DATA PATTERN TO BE LOADED

4645	012050	004537	006426			JSR	R5,TRDIBF		:LOAD, READ AND CHECK TRAM DATA IN BUF
4646	012054	000007				.WORD	PTER7		:SELECT TRDI BITS 47:32
4647									
4648									:WRITE THE TRACE RAM LOCATION ADDRESSED BY TRACE RAM ADDRESS REGISTER
4649									:WITH THE DATA PATTERN STORED IN THE TRACE RAM DATA IN BUFFER BITS TRDI 47:32.
4650									
4651	012056	012777	000000	170272		MOV	#0,@REG6		:WRITE THE RAM FROM DATA IN BUFFERS
4652									
4653									:SET CDAL2 TO A ONE AND CDA, S TO A 0 IN CONTROL REGISTER 0 TO SET THE
4654									:SIGNAL TRSL1 L. THE SIGNAL TRSL1 L WILL ALLOW DATA FROM THE TRACE RAM
4655									:BITS TRDI 47:32 TO BE READ ON A READ COMMAND TO CONTROL REGISTER 6 VIA
4656									:THE SIGNAL RPT3 H.
4657									
4658	012064	052737	000004	002370		BIS	#CDAL2,R0LOAD		:SETUP BITS TO BE LOADED
4659	012072	004737	006102			JSR	PC,LDRDRO		:GO LOAD, READ AND CHECK REG 0
4660	012076	001405				BEQ	3\$:IF LOADED OK THEN CONTINUE
4661	012100					ERRDF	1,,R0EROR		:REGISTER 0 NOT EQUAL EXPECTED
4662	012100	104455				TRAP	C\$ERDF		
4663	012102	000001				.WORD	1		
4664	012104	000000				.WORD	0		
4665	012106	004604				.WORD	R0EROR		
4666	012110					CKLOOP			
4667	012110	104406				TRAP	C\$CLP1		
4668									
4669									:READ DATA FROM TRACE RAM BITS TRDI 47:32
4670									
4671	012112	017737	170240	002420	3\$:	MOV	@REG6,R6READ		:READ DATA FROM THE RAM
4672	012120	023737	002414	002420		CMP	R6LOAD,R6READ		:COMPARE DATA LOADED INTO TRACE RAM
4673									:DATA IN BUFFERS TRDI 47:32 WITH DATA
4674									:READ FROM THE TRACE RAM
4675	012126	001404				BEQ	4\$:IF DATA THE SAME THEN CONTINUE
4676	012130					ERRDF	4,TRAM47,TRAMER		:TRAM DATA ERROR TRDI 47:32
4677	012130	104455				TRAP	C\$ERDF		
4678	012132	000004				.WORD	4		
4679	012134	003067				.WORD	TRAM47		
4680	012136	004764				.WORD	TRAMER		
4681	012140				4\$:	ENDSEG			
4682	012140				10000\$:				
4683	012140	104405				TRAP	C\$ESEG		
4684									
4685	012142	005701				TST	R1		:CHECK DATA PATTERN TO SEE IF DONE
4686	012144	100002				BPL	5\$:IF DONE THEN UPDATE TO NEXT ADDRESS
4687	012146	005101				COM	R1		:MAKE PATTERN 052525
4688	012150	000720				BR	1\$:GO DO THIS PATTERN
4689	012152	005101			5\$:	COM	R1		:MAKE DATA PATTERN 125252
4690	012154	005237	006374			INC	TRADRS		:UPDATE TO NEXT SEQUENTIAL ADDRESS
4691	012160	032737	002000	006374		BIT	#BIT10,TRADRS		:CHECK IF ALL 1K ADDRESSES DONE
4692	012166	001711				BEQ	1\$:IF NOT THEN DO NEXT ADDRESS
4693	012170					ENDTST			
4694	012170				L10071:				
4695	012170	104401				TRAP	C\$ETST		

4696
4697
4698
4699
4700
4701
4702
4703
4704
4705
4706
4707
4708
4709
4710
4711
4712
4713
4714
4715
4716
4717
4718
4719
4720
4721
4722
4723
4724
4725
4726
4727
4728
4729
4730
4731
4732
4733
4734
4735
4736
4737
4738
4739
4740
4741
4742
4743
4744
4745
4746
4747
4748
4749
4750
4751

.SBTTL TEST 24: TRAM DATA TEST - TRDI 55:48 (252-525)

```

:++
: THIS TEST WILL CHECK TRACE RAM BITS TRDI 55:48 WITH A DATA PATTERN OF 252
: AND 525. EACH LOCATION OF THE 1K TRACE RAM WILL BE CHECKED WITH THESE DATA
: PATTERNS BEFORE THE NEXT LOCATION IS CHECKED. WHEN LOADING THE TRACE RAM
: DATA IN BUFFER BITS TRDI 59:48, THE FOLLOWING DATA PATTERN WILL BE LOADED
: INTO TRDI BITS 59:48, 5252 AND 2525. WHEN DATA IS CLOCKED FROM THE TRACE
: RAM DATA IN BUFFER TO THE TRACE RAM, ONLY TRDI BITS 55:48 ARE LOADED INTO THE
: TRACE RAM. THERE IS NO TRACE RAM FOR BITS TRDI 59:56.
: THIS TEST IS PERFORMED IN THE FOLLOWING MANNER:
: 1. CLEAR LOW BYTE OF CONTROL REGISTER C TO SET SIGNAL TRSLO L
: 2. SET PTERO L IN POINTER REGISTER VIA CONTROL REGISTER 2
: 3. WRITE AND READ TRAM ADDRESS REG VIA SIGNALS WPTO L AND RPTO H
: 4. SET PTER8 L IN POINTER REGISTER VIA CONTROL REGISTER 2
: 5. WRITE DATA PATTERN (5252-2525) INTO TRAM DATA IN BUF BITS TRDI 59:48
: VIA WPT8 H AND WRITE TO CONTROL REGISTER 6.
: 6. SET PTER4 L IN POINTER REGISTER VIA CONTROL REGISTER 2
: 7. READ DATA PATTERN FROM TRAM DATA IN BUFFER VIA RPT4 H AND READ TO REG 6
: 8. WRITE TRACE RAM VIA WPT4 H AND WRITE TO CONTROL REGISTER 6
: 9. SET SIGNAL TRSL1 L BY SETTING CDAL2 = 1 IN REGISTER 0
: 10. READ TRACE RAM VIA RPT4 H AND READ TO CONTROL REGISTER 6
: 11. COMPLEMENT DATA PATTERN - REPEAT STEPS 1-10 WITH THIS PATTERN
: 12. RESET DATA PATTERN TO 5252 - INCREMENT ADDRESS BY 1
: 13. REPEAT STEPS 1-12 UNTIL ALL OF THE 1K ADDRESS HAVE BEEN CHECKED.
:--

```

T24:: BGNST

```

JSR PC,INITED ;SELECT AND INITIALIZE STATE ANALYZER
CLR TRADRS ;SET TRACE RAM ADDRESS TO ZERO
MOV #5252,R1 ;SETUP STARTING DATA PATTERN

```

1\$: BGNSEG

```

TRAP C$BSEG
;CLEAR LOWER BYTE OF CONTROL REGISTER 0. CDAL3 AND CDAL2 BEING ZERO
;WILL SET THE SIGNAL TRSLO L WHICH WILL ENABLE THE OUTPUTS OF THE
;TRACE RAM DATA IN BUFFERS

```

```

CLRB R0LOAD ;SETUP TO CLEAR LOW BYTE OF REG 0
JSR PC,LDRDRO ;GO LOAD,READ AND CHECK REGISTER 0
BEQ 2$ ;IF LOADED OK THEN CONTINUE
ERRDF 1,ROEROR ;REGISTER 0 LOW BYTE NOT 0
TRAP C$ERDF

```

```

.WORD 1
.WORD 0
.WORD ROEROR
CKLOOP
TRAP C$CLP1

```

;LOAD TRACE RAM ADDRESS REGISTER WITH CONTENTS OF LOCATION "TRADRS"

2\$: JSR PC,TRADLD ;GO LOAD,READ AND CHECK TRAM ADDRESS REG

;LOAD, READ AND CHECK TRACE RAM DATA IN BUFFERS TRDI 59:48 WITH A DATA

```

4752                                     ;PATTERN OF 5252 OR 2525.
4753
4754 012240 010137 002414             MOV     R1,R6LOAD             ;SETUP DATA PATTERN TO BE LOADED
4755 012244 004537 006426             JSR     R5,TRDIBF           ;LOAD, READ AND CHECK TRAM DATA IN BUF
4756 012250 000010                     .WORD  PTER8                ;SELECT TRDI BITS 59:48
4757
4758                                     ;WRITE THE TRACE RAM LOCATION ADDRESSED BY TRACE RAM ADDRESS REGISTER
4759                                     ;WITH THE DATA PATTERN STORED IN THE TRACE RAM DATA IN BUFFER BITS TRDI 55:48.
4760
4761 012152 012777 000000 170076       MOV     #0,@REG6            ;WRITE THE RAM FROM DATA IN BUFFERS
4762
4763                                     ;SET CDAL2 TO A ONE AND CDAL3 TO A 0 IN CONTROL REGISTER 0 TO SET THE
4764                                     ;SIGNAL TRSL1 L. THE SIGNAL TRSL1 L WILL ALLOW DATA FROM THE TRACE RAM
4765                                     ;BITS TRDI 55:48 TO BE READ ON A READ COMMAND TO CONTROL REGISTER 6 VIA
4766                                     ;THE SIGNAL RPT4 H.
4767
4768 012260 052737 000004 002370       BIS     #CDAL2,R0LOAD       ;SETUP BITS TO BE LOADED
4769 012266 004737 006102             JSR     PC,LDRDRO          ;GO LOAD, READ AND CHECK REG 0
4770 012272 001405                     BEQ     3$                 ;IF LOADED OK THEN CONTINUE
4771 012274                               ERRDF  1,,R0EROR          ;REGISTER 0 NOT EQUAL EXPECTED
4772 012274 104455                     TRAP   C$ERRDF
4773 012276 000001                     .WORD  1
4774 012300 000000                     .WORD  0
4775 012302 004604                     .WORD  R0EROR
4776 012304                               CKLOOP
4777 012304 104406                     TRAP   C$CLP1
4778
4779                                     ;READ DATA FROM TRACE RAM BITS TRDI 55:48
4780
4781 012306 017737 170044 002420 3$:   MOV     @REG6,R6READ        ;READ DATA FROM THE RAM
4782 012314 042737 177400 002420       BIC     #1774^0,R6READ     ;CLEAR BITS NOT IN TRACE RAM
4783 012322 042737 177400 002414       BIC     #1774(^),R6LOAD    ;CLEAR BITS NOT LOADED INTO TRACE RAM
4784 012330 023737 002414 002420       CMP     R6LOAD,R6READ      ;COMPARE DATA LOADED INTO TRACE RAM
4785                                     ;DATA IN BUFFERS TRDI 55:48 WITH DATA
4786                                     ;READ FROM THE TRACE RAM
4787 012336 001404                     BEQ     4$                 ;IF DATA THE SAME THEN CONTINUE
4788 012340                               ERRDF  4,TRAM55,TRAMER    ;TRAM DATA ERROR TRDI 55:48
4789 012340 104455                     TRAP   C$ERRDF
4790 012342 000004                     .WORD  4
4791 012344 003124                     .WORD  TRAM55
4792 012346 004764                     .WORD  TRAMER
4793 012350                               ENDSEG
4794 012350                               4$:
4795 012350 104405                               10000$:
4796 012352 022701 002525             TRAP   C$ESEG
4797 012356 001403                     CMP     #2525,R1
4798 012360 012701 002525             BEQ     5$
4799 012364 000710                     MOV     #2525,R1
4800 012366 012701 005252             BR     1$
4801 012372 005237 006374             MOV     #5252,R1
4802 012376 032737 002000 006374     INC     TRADRS
4803 012404 001700                     BIT     #BIT10,TRADRS
4804 012406                               BEQ     1$
4805 012406                               ENDTST
4806 012406 104401             L10072: TRAP   C$ETST
  
```

4807
4808
4809
4810
4811
4812
4813
4814
4815
4816
4817
4818
4819
4820
4821
4822
4823
4824
4825
4826
4827
4828
4829
4830
4831
4832
4833
4834
4835
4836
4837
4838
4839
4840
4841
4842
4843
4844
4845
4846
4847
4848
4849
4850
4851
4852
4853
4854
4855
4856
4857
4858
4859
4860
4861
4862

012410
012410
012410 004737 005474

012414
012414
012414 104402
012416 005037 006374
012422
012422 104404

012424 105037 002370
012430 004737 006102
012434 001405
012436
012436 104455
012440 000001
012442 000000
012444 004604
012446
012446 104406

012450 004737 006310

```
.SBTTL TEST 25: TRAM ADDRESS/SHORT TEST - TRDI 15:0
:++
: THIS TEST WILL CHECK TRACE RAM TRDI 15:0 TO BE ADDRESSED CORRECTLY AND THAT
: NO ADDRESSES ARE SHORTED TOGETHER INTERNAL TO THE RAM CHIP'S. THE TEST WILL
: LOAD AND CHECK EACH TRACE RAM ADDRESS WITH DATA EQUAL TO ITS ADDRESS. ONCE
: ALL OF THE 1K ADDRESSES HAVE BEEN WRITTEN AND CHECKED, THE TEST WILL RESET
: THE POINTER TO THE BEGINNING ADDRESS AND CHECK THE ADDRESS TO CONTAIN ITS
: ADDRESS. THE TEST WILL THEN WRITE THE 1'S COMPLEMENT OF ITS ADDRESS INTO
: THE LOCATION AND CHECK THAT THE 1'S COMPLEMENT WAS WRITTEN. THE TEST WILL
: REPEAT THIS SEQUENCE FOR ALL ADDRESSES IN THE TRACE RAM. WHEN ALL ADDRESSES
: HAVE BEEN WRITTEN WITH THE ONES COMPLEMENT OF ITS ADDRESS, THE TEST WILL RESET
: THE POINTER TO THE BEGINNING ADDRESS AND CHECK ALL OF THE RAM TO CONTAIN THE
: ONES COMPLEMENT OF THE ADDRESS BEING TESTED.
:--
T25:: BGNIST
JSR PC,INITED ;SELECT AND INITIALIZE STATE ANALYZER
;THE FOLLOWING SUB TEST WILL WRITE EACH LOCATION OF TRACE RAM TRDI 15:0
;WITH A DATA PATTERN EQUAL TO ITS ADDRESS. AS EACH LOCATION IS WRITTEN
;THE TEST WILL READ THE LOCATION AND CHECK THAT THE DATA EQUALS ITS
;ADDRESS.
T25.1: BGN SUB
TRAP CSBSUB
CLR TRADRS ;SET ADDRESS TO BE LOADED TO 0
T25: BGNSEG
TRAP CSBSEG
;CLEAR LOWER BYTE OF CONTROL REGISTER 0. CDAL3 AND CDAL2 BEING A ZERO
;WILL SET THE SIGNAL TRSLO L WHICH WILL ENABLE THE OUTPUTS OF THE TRACE
;RAM DATA IN BUFFERS.
CLRB R0LOAD ;SETUP TO CLEAR LOWER BYTE
JSR PC,LDRDRO ;GO LOAD, READ AND CHECK REG 0
BEQ 25 ;IF LOADED OK THEN CONTINUE
ERRDF 1,ROEROR ;REGISTER 0 NOT EQUAL EXPECTED
TRAP CSERDF
.WORD 1
.WORD 0
.WORD ROEROR
CKLOOP
TRAP CSCLP1
;WRITE AND CHECK TRACE RAM ADDRESS REGISTER WITH THE CONTENTS OF LOCA-
;TION 'TRADRS'. THE POINTER REGISTER ON EXIT FROM ROUTINE TRADLD WILL
;HAVE THE SIGNAL PTERO L ASSERTED.
T25: JSR PC,TRADLD ;GO LOAD,READ AND CHECK TRAM ADDRESS REG
;WRITE THE TRACE RAM ADDRESS INTO THE TRACE RAM DATA IN BUFFERS IN
;BUFFER BITS TRDI 15:0. ON EXIT FROM ROUTINE 'TRDIBF' THE POINTER
;REGISTER WILL HAVE THE SIGNAL PTERO L ASSERTED.
```



```

4863
4864 012454 013737 006374 002414      MOV      TRADRS,R6LOAD      ;SETUP DATA TO EQUAL TRAM ADDRESS REG
4865 012462 004537 006426              JSR      R5,TRDI1BF        ;LOAD,READ + CHECK TRAM DATA IN BUF
4866 012466 000005                      .WORD   PTR5              ;SELECT TRDI BITS 15:0
4867
4868                                     ;WRITE THE ADDRESS IN THE TRACE RAM DATA IN BUFFERS INTO TRACE RAM
4869                                     ;BITS TRDI 15:0
4870
4871 012470 012777 000000 167660      MOV      #0,@REG6          ;WRITE RAM WITH DATA IN BUFFERS
4872
4873                                     ;SET CDAL2 TO 1 AND CDAL3 TO 0 IN CONTROL REGISTER 0 TO GET THE SIGNAL
4874                                     ;TRSL1 L. THE SIGNAL TRSL1 L WILL ALLOW THE DATA IN THE TRACE RAM TO
4875                                     ;BE READ ON A READ COMMAND TO CONTROL REGISTER 6 VIA THE SIGNAL RPT1 H.
4876
4877 012476 052737 000004 002370      BIS      #CDAL2,R0LOAD     ;SETUP BITS TO BE LOADED
4878 012504 004737 006102              JSR      PC,LDRDRO         ;GO LOAD, READ AND CHECK REG 0
4879 012510 001405                      BEQ      3$                ;IF LOADED OK THEN CONTINUE
4880 012512                                     ERRDF   1,ROEROR          ;REGISTER 0 NOT EQUAL EXPECTED
4881 012512 104455                      TRAP    C$ERDF
4882 012514 000001                      .WORD   1
4883 012516 000000                      .WORD   0
4884 012520 004604                      .WORD   ROEROR
4885 012522                                     CKLOOP
4886 012522 104406                      TRAP    C$CLP1
4887
4888                                     ;READ AND CHECK TRACE RAM DATA TRDI 15:0. THE DATA SHOULD EQUAL THE
4889                                     ;ADDRESS BEING TESTED.
4890
4891 012524 017737 167626 002420 3$:    MOV      @REG6,R6READ      ;READ DATA FROM TRACE RAM TRDI 15:0
4892 012532 023737 002414 002420      CMP      R6LOAD,R6READ    ;CHECK DATA LOADED TO EQUAL DATA READ
4893 012540 001404                      BEQ      4$                ;IF DATA THE SAME THEN CONTINUE
4894 012542                                     ERRDF   4,TRAM15,TRAMER  ;TRAM DATA ERROR - TRDI 15:0
4895 012542 104455                      TRAP    C$ERDF
4896 012544 000004                      .WORD   4
4897 012546 002776                      .WORD   TRAM15
4898 012550 004764                      .WORD   TRAMER
4899                                     4$:
4900 012552 10000$: ENDSEG
4901 012552 104405                      TRAP    C$ESEG
4902 012554 005237 006374              INC      TRADRS           ;UPDATE TRACE RAM ADDRESS BY 1
4903 012560 032737 002000 006374      BIT      #BIT10,TRADRS    ;CHECK IF 1K YET
4904 012566 001715                      BEQ      1$                ;IF NOT THEN DO NEXT ADDRESS
4905 012570                                     ENDSUB
4906 012570                                     L10074:
4907 012570 104403                      TRAP    C$ESUB
4908
4909                                     ;THE FOLLOWING SUB TEST WILL RESET THE POINTER TO THE BEGINNING
4910                                     ;ADDRESS OF THE TRACE RAM, CHECK THE LOCATION TO EQUAL ITS ADDRESS,
4911                                     ;WRITE,READ, AND CHECK THE LOCATION WITH THE ONES COMPLEMENT OF ITS
4912                                     ;ADDRESS. THIS SEQUENCE WILL BE REPEATED FOR EACH ADDRESS OF THE TRACE
4913                                     ;RAM FOR TRACE RAM TRDI 15:0. THIS TEST WILL CHECK THAT THE TRACE RAM
4914                                     ;CAN BE ADDRESSED CORRECTLY AND THAT WRITING A LOCATION DOES NOT WRITE
4915                                     ;A HIGHER LOCATION.
4916
4917 012572                                     BGNSUB
4918 012572                                     125.2:

```

```

4919 012572 104402          TRAP  C$BS ,B
4920 012574 005037 006374  CLR   TRADRS          ;RESET TRAM ADDRESS TO ADDRESS C
4921
4922 012600          1$:  BGNSEG
4923 012600 104404          TRAP  C$BSEG
4924
4925          ;SET CDAL2 TO A 1 AND CDAL3 TO A 0 IN CONTROL REGISTER 0 TO SET THE
4926          ;SIGNAL TRSL1 L. THIS SIGNAL WILL ALLOW THE TRACE RAM TO BE READ ON A
4927          ;READ COMMAND TO CONTROL REGISTER 6 VIA THE SIGNAL RPT1 H.
4928
4929 012602 112737 000004 002370  MOVB  #CDAL2,ROLOAD      ;SETUP BITS TO BE LOADED
4930 012610 004737 006102          JSR   PC,LDRDRO         ;GO LOAD, READ AND CHECK REGISTER 0
4931 012614 001405          BEQ   2$               ;IF LOADED OK THEN CONTINUE
4932 012616          ERRDF  1,,ROEROR      ;REGISTER 0 NOT EQUAL EXPECTED
4933 012616 104455          TRAP  C$ERDF
4934 012620 000001          .WORD 1
4935 012622 000000          .WORD 0
4936 012624 004604          .WORD ROEROR
4937 012626          CKLOOP
4938 012626 104406          TRAP  C$CLP1
4939
4940          ;GO LOAD ADDRESS TO BE CHECKED INTO TRACE RAM ADDRESS REGISTER USING
4941          ;THE CONTENTS OF LOCATION "TRADRS" AS THE ADDRESS TO BE LOADED. ON
4942          ;EXIT FROM ROUTINE "TRADLD" THE POINTER REGISTER WILL HAVE THE SIGNAL
4943          ;PTERO L ASSERTED.
4944
4945 012630 004737 006310          2$:  JSR   PC,TRADLD         ;GO LOAD, READ + CHECK TRAM ADDRESS REG
4946
4947          ;SET THE SIGNAL PIER1 L IN THE POINTER REGISTER VIA CONTROL REGISTER 2
4948
4949 012634 012737 000001 002376  MOV   #PTER1,R2LOAD     ;SETUP REGISTER 2 BITS TO BE LOADED
4950 012642 004737 006134          JSR   PC,LDRDR2         ;GO LOAD, READ AND CHECK REGISTER 2
4951 012646 001405          BEQ   3$               ;IF LOADED OK THEN CONTINUE
4952 012650          ERRDF  2,,R2EROR      ;REGISTER 2 NOT EQUAL EXPECTED
4953 012650 104455          TRAP  C$ERDF
4954 012652 000002          .WORD 2
4955 012654 000000          .WORD 0
4956 012656 004704          .WORD R2EROR
4957 012660          CKLOOP
4958 012660 104406          TRAP  C$CLP1
4959
4960          ;READ THE DATA THAT WAS PREVIOUSLY WRITTEN IN THE FIRST SUB TEST AND
4961          ;CHECK THAT THE DATA IS EQUAL TO THE ADDRESS BEING TESTED.
4962
4963 012662 013737 006374 002414  3$:  MOV   TRADRS,R6LOAD     ;SETUP DATA PREVIOUSLY WRITTEN
4964 012670 017737 167462 002420  MOV   @REG6,R6READ      ;READ THE DATA FROM THE TRACE RAM
4965 012676 023737 002414 002420  CMP   R6LOAD,R6READ     ;CHECK IF DATA IS EQUAL TO IT'S ADDRESS
4966 012704 001404          BEQ   4$               ;IF DATA OK THEN CONTINUE
4967 012706          ERRDF  4,TRAM15,TRAMER ;TRAM DATA ERROR - TRDI 15:0 OR ADDRESS
4968 012706 104455          TRAP  C$ERDF
4969 012710 000004          .WORD 4
4970 012712 002776          .WORD TRAM15
4971 012714 004764          .WORD TRAMER
4972
4973          ;FAILURE OR ADDRESS SHORT
4974 012716          4$:  ENJSEG
10000$:

```

```

4975 012716 104405 TRAP C$ESEG
4976
4977 ;THE FOLLOWING SECTION OF CODE WILL WRITE THE TRACE RAM DATA IN BUFFERS
4978 ;AND THE TRACE RAM WITH THE ONES COMPLEMENT OF THE ADDRESS BEING TESTED.
4979
4980 012720 BGNSEG
4981 012720 104404 TRAP C$BSEG
4982
4983 ;CLEAR LOW BYTE OF CONTROL REGISTER 0 TO ASSERT THE SIGNAL TRSLO L. THE
4984 ;SIGNAL TRSLO L WILL ENABLE THE OUTPUTS OF THE TRACE RAM DATA IN BUFFERS
4985
4986 012722 105037 002370 CLR B R0LOAD ;SETUP TO CLEAR LOWER BYTE
4987 012726 004737 006102 JSR PC,LDRDRO ;GO LOAD, READ AND CHECK REGISTER 0
4988 012732 001405 BEQ 5$ ;IF LOADED OK THEN CONTINUE
4989 012734 ERRDF 1,ROEROR ;REGISTER 0 NOT EQUAL EXPECTED
4990 012734 104455 TRAP C$ERDF
4991 012736 000001 .WORD 1
4992 012740 000000 .WORD 0
4993 012742 004604 .WORD ROEROR
4994 012744 CKLOOP
4995 012744 104406 TRAP C$CLP1
4996
4997 ;LOAD, READ AND CHECK TRACE RAM DATA IN BUFFERS TRDI 15:0 WITH DATA
4998 ;EQUAL TO THE ONES COMPLEMENT OF THE ADDRESS. ON EXIT FROM ROUTINE
4999 ;"TRDIBF", THE POINT REGISTER WILL HAVE THE SIGNAL PTER1 L ASSERTED.
5000
5001 012746 013737 006374 002414 5$: MOV TRADRS,R6LOAD ;GET THE ADDRESS UNDER TEST
5002 012754 005137 002414 COM R6LOAD ;COMPLEMENT THE ADDRESS
5003 012760 004537 006426 JSR R5,TRDIBF ;LOAD, READ + CHECK TRAM DATA IN BUF
5004 012764 000005 .WORD PTER5 ;SELECT TRDI BITS 15:0
5005
5006 ;WRITE TRACE RAM LOCATION WITH DATA PATTERN EQUAL TO THE COMPLEMENT
5007 ;OF ITS ADDRESS. THE DATA TO BE WRITTEN INTO THE TRACE RAM IS
5008 ;STORED IN THE TRACE RAM DATA IN BUFFERS TRDI 15:0.
5009
5010 012766 012777 000000 167362 MOV #0,RREG6 ;WRITE RAM WITH TRAM DATA IN BUF
5011
5012 ;SET CDAL2 TO A 1 AND CDAL 3 TO A 0 IN CONTROL REGISTER 0 TO SET THE
5013 ;SIGNAL TRSL1 L. THE SIGNAL TRSL1 L WILL ALLOW DATA FROM THE TRACE RAM
5014 ;BITS TRDI 15:0 TO BE READ ON A READ COMMAND TO CONTROL REGISTER 6 VIA
5015 ;THE SIGNAL RPT1 H.
5016
5017 012774 052737 000004 002370 BIS #CDAL2,R0LOAD ;SETUP BITS TO BE LOADED
5018 013002 004737 006102 JSR PC,LDRDRO ;GO LOAD, READ AND CHECK REGISTER 0
5019 013006 001405 BEQ 6$ ;IF LOADED OK THEN CONTINUE
5020 013010 ERRDF 1,ROEROR ;REGISTER 0 NOT EQUAL EXPECTED
5021 013010 104455 TRAP C$ERDF
5022 013012 000001 .WORD 1
5023 013014 000000 .WORD 0
5024 013016 004604 .WORD ROEROR
5025 013020 CKLOOP
5026 013020 104406 TRAP C$CLP1
5027
5028 ;READ DATA FROM THE TRACE RAM TRDI 15:0 CHECKING THE DATA TO BE THE
5029 ;ONES COMPLEMENT OF THE ADDRESS UNDER TEST
5030

```

```

5031 013022 017737 167330 002420 6$: MOV @REG6,R6READ ;READ DATA FROM THE TRACE RAM
5032 013030 023737 002414 002420 CMP R6LOAD,R6READ ;CHECK DATA LOADED WITH DATA READ
5033 013036 001404 B:Q 7$ ;ID DATA EQUAL THEN CONTINUE
5034 013040 ERRDF 4,TRAM15,TRAMER ;TRAM DATA ERROR - TRDI 15:0
5035 013040 104455 TRAP C$ERDF
5036 013042 000004 .WORD 4
5037 013044 002776 .WORD TRAM15
5038 013046 004764 .WORD TRAMER
5039 013050 7$: ENDSEG
5040 013050 10001$:
5041 013050 104405 TRAP C$ESEG
5042 013052 005237 006374 INC TRADRS ;UPDATE THE ADDRESS BY 1
5043 013056 032737 002000 006374 BIT #BIT10,TRADRS ;CHECK IF ALL 1K ADDRESSES WERE TESTED
5044 013064 001645 BEQ 1$ ;IF NOT THEN CHECK NEXT ADDRESS
5045 013066 ENDSUB
5046 013066 L10075:
5047 013066 104403 TRAP C$ESUB
5048
5049 ;THE FOLLOWING SUB TEST WILL RESET THE ADDRESS POINTER TO THE BEGINNING
5050 ;ADDRESS OF THE TRACE RAM AND CHECK EACH LOCATION OF THE TRACE RAM TO
5051 ;CONTAIN THE ONES COMPLEMENT OF ITS ADDRESS. IN A FAILURE OCCURS, THE
5052 ;ERROR MAY BE AN ADDRESS SHORT IN WHICH WRITING A LOCATION IN THE
5053 ;PREVIOUS SUB TEST WROTE A LOCATION LOWER THEN THE ADDRESS BEING TESTED.
5054
5055 013070 BGNSUB
5056 013070 T25.3:
5057 013070 104402 TRAP C$BSUB
5058 013072 005037 006374 CLR TRADRS ;CLEAR THE ADDRESS TO ADDRESS 0
5059
5060 013076 1$:
5061 013076 104404 TRAP C$BSEG
5062
5063 ;SET CDAL2 TO A ONE AND CDAL3 TO A 0 IN CONTROL REGISTER 0 TO ASSERT
5064 ;THE SIGNAL TRSL1 L. THE SIGNAL TRSL1 L WILL ALLOW THE DATA FROM THE
5065 ;TRACE RAM BITS TRDI 15:0 TO BE READ ON A READ COMMAND TO CONTROL
5066 ;REGISTER 6 VIA THE SIGNAL RPT1 H.
5067
5068 013100 112737 000004 002370 MOVB #CDAL2,R0LOAD ;SETUP BITS TO BE LOADED
5069 013106 004737 006102 JSR PC,LDRDRO ;GO LOAD,READ AND CHECK REGISTER 0
5070 013112 001405 BEQ 2$ ;IF LOADED OK THEN CONTINUE
5071 013114 ERRDF 1,R0EROR ;REGISTER 0 NOT EQUAL EXPECTED
5072 013114 104455 TRAP C$ERDF
5073 013116 000001 .WORD 1
5074 013120 000000 .WORD 0
5075 013122 004604 .WORD R0EROR
5076 013124 CKLOOP
5077 24 104406 TRAP C$CLP1
5078
5079 ;LOAD,READ AND CHECK TRACE RAM ADDRESS REGISTER WITH THE CONTENTS OF
5080 ;LOCATION "TRADRS". ON EXIT FROM ROUTINE "TRADLD" THE POINTER REGISTER
5081 ;WILL HAVE THE SIGNAL PTER0 L ASSERTED.
5082
5083 013126 004737 006310 2$: JSR PC,TRADLD ;GO LOAD,READ + CHECK TRAM ADDRESS REG
5084
5085 ;SET SIGNAL PTER1 L IN THE POINTER REGISTER VIA CONTROL REGISTER 2
5086

```

```

5087 013132 012737 000001 002376      MOV      #PTER1,R2LOAD      ;SETUP BITS TO BE LOADED
5088 013140 004737 006134              JSR      PC,LDRDR2         ;GO LOAD, READ AND CHECK REGISTER 2
5089 013144 001405              BEQ      3$               ;IF DATA OK THEN CONTINUE
5090 013146              ERRDF   2,R2EROR         ;REGISTER 2 NOT EQUAL EXPECTED
5091 013146 104455              TRAP    C$ERDF
5092 013150 000002              .WORD   2
5093 013152 000000              .WORD   0
5094 013154 004704              .WORD   R2EROR
5095 013156              CKLOOP
5096 013156 104406              TRAP    C$CLP1
5097
5098
5099
5100
5101 013160 013737 006374 002414 3$:      MOV      TRADRS,R6LOAD     ;GET THE ADDRESS BEING TESTED
5102 013166 005137 002414              COM      R6LOAD           ;MAKE IT THE O'IES COMPLEMENT
5103 013172 017737 167160 002420      MOV      @R6,R6READ       ;READ DATA FROM TRACE RAM
5104 013200 023737 002414 002420      CMP      R6LOAD,R6READ    ;CHECK DATA LOADED WITH DATA READ
5105 013206 001404              BEQ      4$               ;IF DATA OK THEN CONTINUE
5106 013210              ERRDF   4,TRAM15,TRAMER  ;TRAM DATA ERROR - TRDI 15:0
5107 013210 104455              TRAP    C$ERDF
5108 013212 000004              .WORD   4
5109 013214 002774              .WORD   TRAM15
5110 013216 004764              .WORD   TRAMER
5111 013220              4$:
5112 013220              10000$:
5113 013220 104405              TRAP    C$ESEG
5114 013222 005237 006374              INC      TRADRS           ;UPDATE THE ADDRESS BY ONE
5115 013226 032737 002000 006374      BIT     #BIT10,TRADRS     ;CHECK IF ALL ADDRESSES CHECKED
5116 013234 001720              BEQ      1$               ;IF NOT THEN CHECK NEXT ADDRESS
5117 013236              ENDSUB
5118 013236              L10076:
5119 013236 104403              TRAP    C$ESUB
5120 013240              ENDTST
5121 013240              L10073:
5122 013240 104401              TRAP    C$ETST
5123

```

```
5124 .SBTTL TEST 26: TRAM ADDRESS/SHORT TEST - TRDI 31:16
5125
5126
5127 :++
5128 : THIS TEST WILL CHECK TRACE RAM TRDI 31:16 TO BE ADDRESSED CORRECTLY AND THAT
5129 : NO ADDRESSES ARE SHORTED TOGETHER INTERNAL TO THE RAM CHIP'S. THE TEST WILL
5130 : LOAD AND CHECK EACH TRACE RAM ADDRESS WITH DATA EQUAL TO ITS ADDRESS. ONCE
5131 : ALL OF THE 1K ADDRESSES HAVE BEEN WRITTEN AND CHECKED, THE TEST WILL RESET
5132 : THE POINTER TO THE BEGINNING ADDRESS AND CHECK THE ADDRESS TO CONTAIN ITS
5133 : ADDRESS. THE TEST WILL THEN WRITE THE 1'S COMPLEMENT OF ITS ADDRESS INTO
5134 : THE LOCATION AND CHECK THAT THE 1'S COMPLEMENT WAS WRITTEN. THE TEST WILL
5135 : REPEAT THIS SEQUENCE FOR ALL ADDRESSES IN THE TRACE RAM. WHEN ALL ADDRESSES
5136 : HAVE BEEN WRITTEN WITH THE ONES COMPLEMENT OF ITS ADDRESS, THE TEST WILL RESET
5137 : THE POINTER TO THE BEGINNING ADDRESS AND CHECK ALL OF THE RAM TO CONTAIN THE
5138 : ONES COMPLEMENT OF THE ADDRESS BEING TESTED.
5139 :--
5140 013242 BGNIST
5141 013242 T26::
5142 013242 004737 005474 JSR PC,INITED ;SELECT AND INITIALIZE STATE ANALYZER
5143
5144 :THE FOLLOWING SUB TEST WILL WRITE EACH LOCATION OF TRACE RAM TRDI 31:16
5145 :WITH A DATA PATTERN EQUAL TO ITS ADDRESS. AS EACH LOCATION IS WRITTEN,
5146 :THE TEST WILL READ THE LOCATION AND CHECK THAT THE DATA EQUALS ITS
5147 :ADDRESS.
5148
5149 013246 BGN SUB
5150 013246 T26.1:
5151 013246 104402 TRAP C$BSUB
5152 013250 005037 006374 CLR TRADRS ;SET ADDRESS TO BE LOADED TO 0
5153 013254 1$: BGNSEG
5154 013254 104404 TRAP C$BSEG
5155
5156 :CLEAR LOWER BYTE OF CONTROL REGISTER 0. CDAL3 AND CDAL2 BEING A ZERO
5157 :WILL SET THE SIGNAL TRSLO L WHICH WILL ENABLE THE OUTPUTS OF THE TRACE
5158 :RAM DATA IN BUFFERS.
5159
5160 013256 105037 002370 CLRB RLOAD ;SETUP TO CLEAR LOWER BYTE
5161 013262 004737 006102 JSR PC,LDRDRO ;GO LOAD, READ AND CHECK REG 0
5162 013266 001405 BEQ Z$ ;IF LOADED OK THEN CONTINUE
5163 013270 ERRDF 1,ROEROR ;REGISTER 0 NOT EQUAL EXPECTED
5164 013270 104455 TRAP C$ERDF
5165 013272 000001 .WORD 1
5166 013274 000000 .WORD 0
5167 013276 004604 .WORD ROEROR
5168 013300 CKLOOP
5169 013300 104406 TRAP C$CLP1
5170
5171 :WRITE AND CHECK TRACE RAM ADDRESS REGISTER WITH THE CONTENTS OF LOCA-
5172 :TION "TRADRS". THE POINTER REGISTER ON EXIT FROM ROUTINE TRADLD WILL
5173 :HAVE THE SIGNAL PTERO L ASSERTED.
5174
5175 013302 004737 006310 1$: JSR PC,TRADLD ;GO LOAD,READ AND CHECK TRAM ADDRESS REG
5176
5177 :WRITE THE TRACE RAM ADDRESS INTO THE TRACE RAM DATA IN BUFFERS IN
5178 :BUFFER BITS TRDI 31:16. ON EXIT FROM ROUTINE "TRDIBF" THE POINTER
5179 :REGISTER WILL HAVE THE SIGNAL PTER2 L ASSERTED.
```

```

5180
5181 013306 013737 006374 002414      MOV    TRADRS,R6LOAD      ;SETUP DATA TO EQUAL TRAM ADDRESS. .EG
5182 013314 004537 006426              JSR    RS,TRDIBF         ;LOAD,READ + CHECK TRAM DATA IN E.
5183 013320 000006                      .WORD  PTER6            ;SELECT TRDI BITS 31:16
5184
5185                                     ;WRITE THE ADDRESS IN THE TRACE RAM DATA IN BUFFERS INTO TRACE RAM
5186                                     ;BITS TRDI 31:16
5187
5188 013322 012777 000000 167026      MOV    #0,@REG6          ;WRITE RAM WITH DATA IN BUFFERS
5189
5190                                     ;SET CDAL2 TO 1 AND CDAL3 TO 0 IN CONTROL REGISTER 0 TO SET THE SIGNAL
5191                                     ;TRSL1 L. THE SIGNAL TRSL1 L WILL ALLOW THE DATA IN THE TRACE RAM TO
5192                                     ;BE READ ON A READ COMMAND TO CONTROL REGISTER 6 VIA THE SIGNAL RPT2 H.
5193
5194 013330 052737 000004 002370      BIS    #CDAL2,ROLOAD     ;SETUP BITS TO BE LOADED
5195 013336 004737 006102              JSR    PC,LDRDRO        ;GO LOAD, READ AND CHECK REG 0
5196 013342 001405                      BEQ    3$               ;IF LOADED OK THEN CONTINUE
5197 013344                                ERRDF  1,,ROEROR        ;REGISTER 0 NOT EQUAL EXPECTED
5198 013344 104455                      TRAP   C$ERRDF
5199 013346 000001                      .WORD  1
5200 013350 000000                      .WORD  0
5201 013352 004604                      .WORD  ROEROR
5202 013354                                CKLOOP
5203 013354 104406                      TRAP   C$CLP1
5204
5205                                     ;READ AND CHECK TRACE RAM DATA TRDI 31:16. THE DATA SHOULD EQUAL THE
5206                                     ;ADDRESS BEING TESTED.
5207
5208 013356 017737 166774 002420 3$:  MOV    @REG6,R6READ      ;READ DATA FROM TRACE RAM TRDI 31:16
5209 013364 023737 002414 002420      CMP    R6LOAD,R6READ     ;CHECK DATA LOADED TO EQUAL DATA READ
5210 013372 001404                      BEQ    4$               ;IF DATA THE SAME THEN CONTINUE
5211 013374                                ERRDF  4,TRAM31,TRAMER  ;TRAM DATA ERROR - TRDI 31:16
5212 013374 104455                      TRAP   C$ERRDF
5213 013376 000004                      .WORD  4
5214 013400 003032                      .WORD  TRAM31
5215 013402 004764                      .WORD  TRAMER
5216 013404                                4$:
5217 013404                                10000$:
5218 013404 104405                      TRAP   C$ESEG
5219 013406 005237 006374              INC    TRADRS            ;UPDATE TRACE RAM ADDRESS BY 1
5220 013412 032737 002000 006374      BIT    #BIT10,TRADRS     ;CHECK IF 1K YET
5221 013420 001715                      BEQ    1$               ;IF NOT THEN DO NEXT ADDRESS
5222 013422                                ENDSUB
5223 013422                                L10100:
5224 013422 104403                      TRAP   C$ESUB
5225
5226                                     ;THE FOLLOWING SUB TEST WILL RESET THE POINTER TO THE BEGINNING
5227                                     ;ADDRESS OF THE TRACE RAM, CHECK THE LOCATION TO EQUAL ITS ADDRESS,
5228                                     ;WRITE,READ, AND CHECK THE LOCATION WITH THE ONES COMPLEMENT OF ITS
5229                                     ;ADDRESS. THIS SEQUENCE WILL BE REPEATED FOR EACH ADDRESS OF THE TRACE
5230                                     ;RAM FOR TRACE RAM TRDI 31:16. THIS TEST WILL CHECK THAT THE TRACE RAM
5231                                     ;CAN BE ADDRESSED CORRECTLY AND THAT WRITING A LOCATION DOES NOT WRITE
5232                                     ;A HIGHER LOCATION.
5233
5234 013424                                BGNSUB
5235 013424                                T26.2:

```

```

5236 013424 104402 TRAP CSBSUB
5237 013426 005037 006374 CLR TRADRS ;RESET TRAM ADDRESS TO ADDRESS 0
5238
5239 013432 18: BGNSEG
5240 013432 104404 TRAP CSBSEG
5241
5242 ;SET CDAL2 TO A 1 AND CDAL3 TO A 0 IN CONTROL REGISTER 0 TO SET THE
5243 ;SIGNAL TRSL1 L. THIS SIGNAL WILL ALLOW THE TRACE RAM TO BE READ ON A
5244 ;READ COMMAND TO CONTROL REGISTER 6 VIA THE SIGNAL RPT2 H.
5245
5246 013434 112737 000004 002370 MOVB #CDAL2,R0LOAD ;SETUP BITS TO BE LOADED
5247 013442 004737 006102 JSR PC,LDRDRO ;GO LOAD, READ AND CHECK REGISTER 0
5248 013446 001405 BEQ 2$ ;IF LOADED OK THEN CONTINUE
5249 013450 ERRDF 1,R0EROR ;REGISTER 0 NOT EQUAL EXPECTED
5250 013450 104455 TRAP CSERDF
5251 013452 000001 .WORD 1
5252 013454 000000 .WORD 0
5253 013456 004604 .WORD R0EROR
5254 013460 CKLOOP
5255 013460 104406 TRAP CSCLP1
5256
5257 ;GO LOAD ADDRESS TO BE CHECKED INTO TRACE RAM ADDRESS REGISTER USING
5258 ;THE CONTENTS OF LOCATION "TRADRS" AS THE ADDRESS TO BE LOADED. ON
5259 ;EXIT FROM ROUTINE "TRADLD" THE POINTER REGISTER WILL HAVE THE SIGNAL
5260 ;PTER0 L ASSERTED.
5261
5262 013462 004737 006310 2$: JSR PC,TRADLD ;GO LOAD,READ + CHECK TRAM ADDRESS REG
5263
5264 ;SET THE SIGNAL PTER2 L IN THE POINTER REGISTER VIA CONTROL REGISTER 2
5265
5266 013466 012737 000002 002376 MOV #PTER2,R2LOAD ;SETUP REGISTER 2 BITS TO BE LOADED
5267 013474 004737 006134 JSR PC,LDRDR2 ;GO LOAD, READ AND CHECK REGISTER 2
5268 013500 001405 BEQ 3$ ;IF LOADED OK THEN CONTINUE
5269 013502 ERRDF 2,R2EROR ;REGISTER 2 NOT EQUAL EXPECTED
5270 013502 104455 TRAP CSERDF
5271 013504 000002 .WORD 2
5272 013506 000000 .WORD 0
5273 013510 004704 .WORD R2EROR
5274 013512 CKLOOP
5275 013512 104406 TRAP CSCLP1
5276
5277 ;READ THE DATA THAT WAS PREVIOUSLY WRITTEN IN THE FIRST SUB TEST AND
5278 ;CHECK THAT THE DATA IS EQUAL TO THE ADDRESS BEING TESTED.
5279
5280 013514 013737 006374 002414 3$: MOV TRADRS,R6LOAD ;SETUP DATA PREVIOUSLY WRITTEN
5281 013522 017737 166130 002420 MOV @REG6,R6READ ;READ THE DATA FROM THE TRACE RAM
5282 013530 023737 002414 002420 (R6) R6LOAD,R6READ ;CHECK IF DATA IS EQUAL TO ITS ADDRESS
5283 013536 001404 BEQ 4$ ;IF DATA OK THEN CONTINUE
5284 013540 ERRDF 4,TRAM31,TRAMER ;TRAM DATA ERROR - TRDI 31:16 OR ADDRESS
5285 013540 104455 TRAP CSERDF
5286 013542 000004 .WORD 4
5287 013544 003032 .WORD TRAM31
5288 013546 004764 .WORD TRAMER
5289
5290 ;FAILURE OR ADDRESS SHORT
5291 013550 48: ENDSEG
100008:

```



```

5292 013550 104405 TRAP C$ESEG
5293
5294 ;THE FOLLOWING SECTION OF CODE WILL WRITE THE TRACE RAM DATA IN BUFFERS
5295 ;AND THE TRACE RAM WITH THE ONES COMPLEMENT OF THE ADDRESS BEING TESTED.
5296
5297 013552 BGNSEG
5298 013552 104404 TRAP C$BSEG
5299
5300 ;CLEAR LOW BYTE OF CONTROL REGISTER 0 TO ASSERT THE SIGNAL TRSLO L. THE
5301 ;SIGNAL TRSLO L WILL ENABLE THE OUTPUTS OF THE TRACE RAM DATA IN BUFFERS
5302
5303 013554 105037 002370 CLRB R0LOAD ;SETUP TO CLEAR LOWER BYTE
5304 013560 004737 006102 JSR PC,LDRDRO ;GO LOAD, READ AND CHECK REGISTER 0
5305 013564 001405 BEQ 5$ ;IF LOADED OK THEN CONTINUE
5306 013566 ERRDF 1,ROEROR ;REGISTER 0 NOT EQUAL EXPECTED
5307 013566 104455 TRAP C$ERRDF
5308 013570 000001 .WORD 1
5309 013572 000000 .WORD 0
5310 013574 004604 .WORD ROEROR
5311 013576 CKLOOP
5312 013576 104406 TRAP C$CLP1
5313
5314 ;LOAD, READ AND CHECK TRACE RAM DATA IN BUFFERS TRDI 31:16 WITH DATA
5315 ;EQUAL TO THE ONES COMPLEMENT OF THE ADDRESS. ON EXIT FROM ROUTINE
5316 ;"TRDIBF", THE POINTER REGISTER WILL HAVE THE SIGNAL PTER2 L ASSERTED.
5317
5318 013600 013737 006374 002414 5$: MOV TRADRS,R6LOAD ;GET THE ADDRESS UNDER TEST
5319 013606 005137 002414 COM R6LOAD ;COMPLEMENT THE ADDRESS
5320 013612 004537 006426 JSR R5,TRDIBF ;LOAD,READ + CHECK TRAM DATA IN BUF
5321 013616 000006 .WORD PTER6 ;SELECT TRDI BITS 31:16
5322
5323 ;WRITE TRACE RAM LOCATION WITH DATA PATTERN EQUAL TO THE COMPLEMENT
5324 ;OF ITS ADDRESS. THE DATA TO BE WRITTEN INTO THE TRACE RAM IS
5325 ;STORED IN THE TRACE RAM DATA IN BUFFERS TRDI 31:16.
5326
5327 013620 012777 000000 166530 MOV #0,@REG6 ;WRITE RAM WITH TRAM DATA IN BUF
5328
5329 ;SET CDAL2 TO A 1 AND CDAL 3 TO A 0 IN CONTROL REGISTER 0 TO SET THE
5330 ;SIGNAL TRSL1 L. THE SIGNAL TRSL1 L WILL ALLOW DATA FROM THE TRACE RAM
5331 ;BITS TRDI 31:16 TO BE READ ON A READ COMMAND TO CONTROL REGISTER 6 VIA
5332 ;THE SIGNAL RPT2 H.
5333
5334 013626 052737 000004 002370 BIS #CDAL2,R0LOAD ;SETUP BITS TO BE LOADED
5335 013634 004737 006102 JSR PC,LDRDRO ;GO LOAD,READ AND CHECK REGISTER 0
5336 013640 001405 BEQ 6$ ;IF LOADED OK THEN CONTINUE
5337 013642 ERRDF 1,ROEROR ;REGISTER 0 NOT EQUAL EXPECTED
5338 013642 104455 TRAP C$ERRDF
5339 013644 0C0U01 .WORD 1
5340 013646 000000 .WORD 0
5341 013650 004604 .WORD ROEROR
5342 013652 CKLOOP
5343 013652 104406 TRAP C$CLP1
5344
5345 ;READ DATA FROM THE TRACE RAM TRDI 31:16 CHECKING THE DATA TO BE THE
5346 ;ONES COMPLEMENT OF THE ADDRESS UNDER TEST
5347

```

```

5348 013654 017737 166476 002420 6$: MOV @REG6,R6READ ;READ DATA FROM THE TRACE RAM
5349 013662 023737 002414 002420 CMP R6LOAD,R6READ ;CHECK DATA LOADED WITH DATA READ
5350 013670 001404 BEQ 7$ ;ID DATA EQUAL THEN CONTINUE
5351 013672 ERRDF 4,TRAM31,TRAMER ;TRAM DATA ERROR - TRDI 31:16
5352 013672 104455 TRAP C$ERDF
5353 013674 000004 .WORD 4
5354 013676 003032 .WORD TRAM31
5355 013700 004764 .WORD TRAMER
5356 013702 7$: ENDSEG
5357 013702 10001$:
5358 013702 104405 TRAP C$ESEG
5359 013704 005237 006374 INC TRADRS ;UPDATE THE ADDRESS BY 1
5360 013710 032737 002000 006374 BIT #BIT10,TRADRS ;CHECK IF ALL 1K ADDRESSES BEEN TESTED
5361 013716 001645 BEQ 1$ ;IF NOT THEN CHECK NEXT ADDRESS
5362 013720 END SUB
5363 013720 L10101:
5364 013720 104403 TRAP C$ESUB
5365
5366 ;THE FOLLOWING SUB TEST WILL RESET THE ADDRESS POINTER TO THE BEGINNING
5367 ;ADDRESS OF THE TRACE RAM AND CHECK EACH LOCATION OF THE TRACE RAM TO
5368 ;CONTAIN THE ONES COMPLEMENT OF ITS ADDRESS. IN A FAILURE OCCURS, THE
5369 ;ERROR MAY BE AN ADDRESS SHORT IN WHICH WRITING A LOCATION IN THE
5370 ;PREVIOUS SUB TEST WROTE A LOCATION LOWER THEN THE ADDRESS BEING TESTED.
5371
5372 013722 BGNSUB
5373 013722 T26.3:
5374 013722 104402 TRAP C$BSUB
5375 013724 005037 006374 CLR TRADRS ;CLEAR THE ADDRESS TO ADDRESS 0
5376
5377 013730 1$: BGNSEG
5378 013730 104404 TRAP C$BSEG
5379
5380 ;SET CDAL2 TO A ONE AND CDAL3 TO A 0 IN CONTROL REGISTER 0 TO ASSERT
5381 ;THE SIGNAL RSL1 L. THE SIGNAL TRSL1 L WILL ALLOW THE DATA FROM THE
5382 ;TRACE RAM BITS TRDI 31:16 TO BE READ ON A READ COMMAND TO CONTROL
5383 ;REGISTER 6 VIA THE SIGNAL RPT2 H.
5384
5385 013732 112737 000004 002370 MOVB #CDAL2,ROLOAD ;SETUP BITS TO BE LOADED
5386 013740 004737 006102 JSR PC,LDRDRO ;GO LOAD,READ AND CHECK REGISTER 0
5387 013744 001405 BEQ 2$ ;IF LOADED OK THEN CONTINUE
5388 013746 ERRDF 1,,ROEROR ;REGISTER 0 NOT EQUAL EXPECTED
5389 013746 104455 TRAP C$ERDF
5390 013750 000001 .WORD 1
5391 013752 000000 .WORD 0
5392 013754 004604 .WORD ROEROR
5393 013756 CKLOOP
5394 013756 104406 TRAP C$CLP1
5395
5396 ;LOAD,READ AND CHECK TRACE RAM ADDRESS REGISTER WITH THE CONTENTS OF
5397 ;LOCATION "TRADRS". ON EXIT FROM ROUTINE "TRADLD" THE POINTER REGISTER
5398 ;WILL HAVE THE SIGNAL PTER0 L ASSERTED.
5399
5400 013760 004737 006310 2$: JSR PC,TRADLD ;GO LOAD,READ + CHECK TRAM ADDRESS REG
5401
5402 ;SET SIGNAL PTER2 L IN THE POINTER REGISTER VIA CONTROL REGISTER 2
5403

```

```
5404 013764 012737 000002 002376      MOV      #PTER2,R2LOAD      ;SETUP BITS TO BE LOADED
5405 013772 004737 006134              JSR      PC,LDRDR2         ;GO LOAD, READ AND CHECK REGISTER 2
5406 013776 001405                      BEQ      3$                ;IF DATA OK THEN CONTINUE
5407 014000                                ERRDF   2,R2EROR          ;REGISTER 2 NOT EQUAL EXPECTED
5408 014000 104455                      TRAP    C$ERDF
5409 014002 000002                      .WORD   2
5410 014004 000000                      .WORD   0
5411 014006 004704                      .WORD   R2EROR
5412 014010                                CKLOOP
5413 014010 104406                      TRAP    C$CLP1
5414
5415                                ;READ DATA PREVIOUSLY WRITTEN IN THE LAST SUB TEST CHECKING THE DATA
5416                                ;TO BE THE COMPLEMENT OF THE ADDRESS.
5417
5418 014012 013737 006374 002414 3$:      MOV      TRADRS,R6LOAD      ;GET THE ADDRESS BEING TESTED
5419 014020 005137 002414              COM      R6LOAD           ;MAKE IT THE ONES COMPLEMENT
5420 014024 017737 166326 002420      MOV      @REG6,R6READ      ;READ DATA FROM TRACE RAM
5421 014032 023737 002414 002420      CMP      >5LOAD,R6READ    ;CHECK DATA LOADED WITH DATA READ
5422 014040 001404                      BEC      4$                ;IF DATA OK THEN CONTINUE
5423 014042                                ERRDF   4,TRAM31,TRAMER   ;TRAM DATA ERROR - TRDI 31:16
5424 014042 104455                      TRAP    C$ERDF
5425 014044 000004                      .WORD   4
5426 014046 003032                      .WORD   TRAM31
5427 014050 004764                      .WORD   TRAMER
5428 014052                                4$:      ENDSEG
5429 014052                                10000$:
5430 014052 104405                      TRAP    C$ESEG
5431 014054 005237 006374              INC      TRADRS
5432 014060 032737 002000 006374      BIT     #BIT10,*TRADRS    ;UPDATE THE ADDRESS BY ONE
5433 014066 001720                      BEQ      1$                ;CHECK IF ALL ADDRESSES CHECKED
5434 014070                                ENDSUB
5435 014070                                L10102:
5436 014070 104403                      TRAP    C$ESUB
5437 014072                                ENDTST
5438 014072                                L10077:
5439 014072 104401                      TRAP    C$ETST
```

5440
5441
5442
5443
5444
5445
5446
5447
5448
5449
5450
5451
5452
5453
5454
5455
5456
5457
5458
5459
5460
5461
5462
5463
5464
5465
5466
5467
5468
5469
5470
5471
5472
5473
5474
5475
5476
5477
5478
5479
5480
5481
5482
5483
5484
5485
5486
5487
5488
5489
5490
5491
5492
5493
5494
5495

014074
014074
014074 004737 005474

014100
014100
014100 104402
014102 005037 006374
014106
014106 104404

014110 105037 002370
014114 004737 006102
014120 001405
014122
014122 104455
014124 000001
014126 000000
014130 004604
014132 104406

014134 004737 006310

```
.SBTTL TEST 27: TRAM ADDRESS/SHORT TEST - TRDI 47:32  
:++  
: THIS TEST WILL CHECK TRACE RAM TRDI 47 32 TO BE ADDRESSED CORRECTLY AND THAT  
: NO ADDRESSES ARE SHORTED TOGETHER INTERNAL TO THE RAM CHIP'S. THE TEST WILL  
: LOAD AND CHECK EACH TRACE RAM ADDRESS WITH DATA EQUAL TO ITS ADDRESS. ONCE  
: ALL OF THE 1K ADDRESSES HAVE BEEN WRITTEN AND CHECKED, THE TEST WILL RESET  
: THE POINTER TO THE BEGINNING ADDRESS AND CHECK THE ADDRESS TO CONTAIN ITS  
: ADDRESS. THE TEST WILL THEN WRITE THE 1'S COMPLEMENT OF ITS ADDRESS INTO  
: THE LOCATION AND CHECK THAT THE 1'S COMPLEMENT WAS WRITTEN. THE TEST WILL  
: REPEAT THIS SEQUENCE FOR ALL ADDRESSES IN THE TRACE RAM. WHEN ALL ADDRESSES  
: HAVE BEEN WRITTEN WITH THE ONES COMPLEMENT OF ITS ADDRESS, THE TEST WILL RESET  
: THE POINTER TO THE BEGINNING ADDRESS AND CHECK ALL OF THE RAM TO CONTAIN THE  
: ONES COMPLEMENT OF THE ADDRESS BEING TESTED.  
:--  
T27:: ENLIST  
JSR PC,INITED ;SELECT AND INITIALIZE STATE ANALYZER  
:THE FOLLOWING SUB TEST WILL WRITE EACH LOCATION OF TRACE RAM TRDI 47:32  
:WITH A DATA PATTERN EQUAL TO ITS ADDRESS. AS EACH LOCATION IS WRITTEN,  
:THE TEST WILL READ THE LOCATION AND CHECK THAT THE DATA EQUALS ITS  
:ADDRESS.  
T27.1: BGNSUB  
TRAP CSBSUB  
CLR TRADRS ;SET ADDRESS TO BE LOADED TO 0  
1$: BGNSEG  
TRAP CSBSEG  
:CLEAR LOWER BYTE OF CONTROL REGISTER 0. CDAL3 AND CDAL2 BEING A ZERO  
:WILL SET THE SIGNAL TRSLO L WHICH WILL ENABLE THE OUTPUTS OF THE TRACE  
:RAM DATA IN BUFFERS.  
CLRB R0LOAD ;SETUP TO CLEAR LOWER BYTE  
JSR PC,LDRDRO ;GO LOAD, READ AND CHECK REG 0  
BEQ 2$ ;IF LOADED OK THEN CONTINUE  
ERRDF 1,ROEROR ;REGISTER 0 NOT EQUAL EXPECTED  
TRAP CSERDF  
.WORD 1  
.WORD 0  
.WORD ROEROR  
CKLOOP  
TRAP CSCLP1  
:WRITE AND CHECK TRACE RAM ADDRESS REGISTER WITH THE CONTENTS OF LOCA-  
:TION 'TRADRS'. THE POINTER REGISTER ON EXIT FROM ROUTINE TRADLD WILL  
:HAVE THE SIGNAL PTERO L ASSERTED.  
2$: JSR PC,TRADLD ;GO LOAD,READ AND CHECK TRAM ADDRESS REG  
:WRITE THE TRACE RAM ADDRESS INTO THE TRACE RAM DATA IN BUFFERS IN  
:BUFFER BITS TRDI 47:32. ON EXIT FROM ROUTINE 'TRDIBF' THE POINTER  
:REGISTER WILL HAVE THE SIGNAL PTER3 L ASSERTED.
```

```

5496
5497 014140 013737 006374 002414      MOV    TRADRS,R6LOAD      ;SETUP DATA TO EQUAL TRAM ADDRESS REG
5498 014146 004537 006426                JSR    R5,TRDIBF         ;LOAD,READ + CHECK TRAM DATA IN BUF
5499 014152 000007                .WORD  PTER7            ;SELECT TRDI BITS 47:32
5500
5501                                ;WRITE THE ADDRESS IN THE TRACE RAM DATA IN BUFFERS INTO TRACE RAM
5502                                ;BITS TRDI 47:32
5503
5504 014154 012777 000000 166174      MOV    #0,@RFG6          ;WRITE RAM WITH DATA IN BUFFERS
5505
5506                                ;SET CDAL2 TO 1 AND CDAL3 TO 0 IN CONTROL REGISTER 0 TO SET THE SIGNAL
5507                                ;TRSL1 L. THE SIGNAL TPSL1 L WILL ALLOW THE DATA IN THE TRACE RAM TO
5508                                ;BE READ ON A READ COMMAND TO CONTROL REGISTER 6 VIA THE SIGNAL RPT3 H.
5509
5510 014162 052737 000004 002370      BIS    #CDAL2,R0LOAD     ;SETUP BITS TO BE LOADED
5511 014170 004737 006102                JSR    PC,LDRDR0        ;GO LOAD, READ AND CHECK REG 0
5512 014174 001405                BEQ    3$               ;IF LOAD OK THEN CONTINUE
5513 014176                ERRDF 1,R0EROR         ;REGISTER 0 NOT EQUAL EXPECTED
5514 014176 104455                TRAP   C$ERDF
5515 014200 000001                .WORD  1
5516 014202 000000                .WORD  0
5517 014204 004604                .WORD  R0EROR
5518 014206                CKLOOP
5519 014206 104406                TRAP   C$CLP1
5520
5521                                ;READ AND CHECK TRACE RAM DATA TRDI 47:32. THE DATA SHOULD EQUAL THE
5522                                ;ADDRESS BEING TESTED.
5523
5524 014210 017737 166142 002420 3$:  MOV    @RFG6,R6READ      ;READ DATA FROM TRACE RAM TRDI 47:32
5525 014216 023737 002414 002420      CMP    R6LOAD,R6READ    ;CHECK DATA LOADED TO EQUAL DATA READ
5526 014224 001404                BEQ    4$               ;IF DATA THE SAME THEN CONTINUE
5527 014226                ERRDF 4,TRAM47,TRAMER  ;TRAM DATA ERROR - TRDI 47:32
5528 014226 104455                TRAP   C$ERDF
5529 014230 000004                .WORD  4
5530 014232 003067                .WORD  TRAM47
5531 014234 004764                .WORD  TRAMER
5532 014236                4$:  ENDCSEG
5533 014236                10000$:
5534 014236 104405                TRAP   C$ESEG
5535 014240 005237 006374                INC    TRADRS           ;UPDATE TRACE RAM ADDRESS BY 1
5536 014244 032737 002000 006374      BIT    #BIT10,TRADRS    ;CHECK IF 1K YET
5537 014252 001715                BEQ    1$               ;IF NOT THEN DO NEXT ADDRESS
5538 014254                ENDSUB
5539 014254                L10104.
5540 014254 104403                TRAP   C$ESUB
5541
5542                                ;THE FOLLOWING SUB TEST WILL RESET THE POINTER TO THE BEGINNING
5543                                ;ADDRESS OF THE TRACE RAM, CHECK THE LOCATION TO EQUAL ITS ADDRESS,
5544                                ;WRITE,READ, AND CHECK THE LOCATION WITH THE ONES COMPLEMENT OF ITS
5545                                ;ADDRESS. THIS SEQUENCE WILL BE REPEATED FOR EACH ADDRESS OF THE TRACE
5546                                ;RAM FOR TRACE RAM TRDI 47:32. THIS TEST WILL CHECK THAT THE TRACE RAM
5547                                ;CAN BE ADDRESSED CORRECTLY AND THAT WRITING A LOCATION DOES NOT WRITE
5548                                ;A HIGHER LOCATION.
5549
5550 014256                BGNSUB
5551 014256                T27.2:

```

```

5552 014256 104402          TRAP  CSBSUB
5553 014260 005037 006374    CLR   TRADRS          ;RESET TRAM ADDRESS TO ADDRESS 0
5554
5555 014264          1$:  BGNSEG
5556 014264 104404          TRAP  CSBSEG
5557
5558          ;SET CDAL2 TO A 1 AND CDAL3 TO A 0 IN CONTROL REGISTER 0 TO SET THE
5559          ;SIGNAL TRSL1 L. THIS SIGNAL WILL ALLOW THE TRACE RAM TO BE READ ON A
5560          ;READ COMMAND TO CONTROL REGISTER 6 VIA THE SIGNAL RPT3 H.
5561
5562 014266 112737 000004 002370  MOVB  #CDAL2,R0LOAD    ;SETUP BITS TO BE LOADED
5563 014274 004737 006102    JSR   PC,LDRDRO        ;GO LOAD, READ AND CHECK REGISTER 0
5564 014300 001405          BEQ   2$              ;IF LOADED OK THEN CONTINUE
5565 014302          ER DF 1,R0EROR        ;REGISTER 0 NOT EQUAL EXPECTED
5566 014302 104455          TRAP  CSERDF
5567 014304 000001          .WORD 1
5568 014306 000000          .WORD 0
5569 014310 004604          .WORD R0EROR
5570 014312          CKLOOP
5571 014312 104406          TRAP  CSCLP1
5572
5573          ;GO LOAD ADDRESS TO BE CHECKED INTO TRACE RAM ADDRESS REGISTER USING
5574          ;THE CONTENTS OF LOCATION "TRADRS" AS THE ADDRESS TO BE LOADED. ON
5575          ;EXIT FROM ROUTINE "TRADLD" THE POINTER REGISTER WILL HAVE THE SIGNAL
5576          ;PTERO L ASSERTED.
5577
5578 014314 004737 006310          2$: JSR   PC,TRADLD        ;GO LOAD,READ + CHECK TRAM ADDRESS REG
5579
5580          ;SET THE SIGNAL PTER3 L IN THE POINTER REGISTER VIA CONTROL REGISTER 2
5581
5582 014320 012737 000003 002376  MOV   #PTER3,P2LOAD    ;SETUP REGISTER 2 BITS TO BE LOADED
5583 014326 004737 006134    JSR   PC,LDRDR2        ;GO LOAD, READ AND CHECK REGISTER 2
5584 014332 001405          BEQ   3$              ;IF LOADED OK THEN CONTINUE
5585 014334          ERRDF 2,R2EROR      ;REGISTER 2 NOT EQUAL EXPECTED
5586 014334 104455          TRAP  CSERDF
5587 014336 000002          .WORD 2
5588 014340 000000          .WORD 0
5589 014342 004704          .WORD R2EROR
5590 014344          CKLOOP
5591 014344 104406          TRAP  CSCLP1
5592
5593          ;READ THE DATA THAT WAS PREVIOUSLY WRITTEN IN THE FIRST SUB TEST AND
5594          ;CHECK THAT THE DATA IS EQUAL TO THE ADDRESS BEING TESTED.
5595
5596 014346 013737 006374 002414  3$: MOV   TRADRS,R6LOAD    ;SETUP DATA PREVIOUSLY WRITTEN
5597 014354 017737 165776 002420  MOV   @REG6,R6READ     ;READ THE DATA FROM THE TRACE RAM
5598 014362 023737 002414 002420  CMP   R6LOAD,R6READ    ;CHECK IF DATA IS EQUAL TO ITS ADDRESS
5599 014370 001404          BEQ   4$              ;IF DATA OK THEN CONTINUE
5600 014372          ERRDF 4,TRAM47,TRAMER ;TRAM DATA ERROR - TRDI 47:32 OR ADDRESS
5601 014372 104455          TRAP  CSERDF
5602 014374 000004          .WORD 4
5603 014376 003067          .WORD TRAM47
5604 014400 004764          .WORD TRAMER
5605
5606 014402          4$: ENDSEG          ;FAILURE OR ADDRESS SHORT
5607 014402          10000$:

```

HARDWARE TESTS MACY11 30(1046)
CVCDBA.P11 10-SEP-81 15:42

16-SEP-81 15:15 PAGE 118

TEST 27: TRAM ADDRESS/SHORT TEST - TRDI 47:32

SEQ 0118

```

5608 014402 104405 TRAP C$ESEG
5609
5610 ;THE FOLLOWING SECTION OF CODE WILL WRITE THE TRACE RAM DATA IN BUFFERS
5611 ;AND THE TRACE RAM WITH THE ONES COMPLEMENT OF THE ADDRESS BEING TESTED.
5612
5613 014404 BGNSEG
5614 014404 104404 TRAP C$BSEG
5615
5616 ;CLEAR LOW BYTE OF CONTROL REGISTER 0 TO ASSERT THE SIGNAL TRSLO L. THE
5617 ;SIGNAL TRSLO L WILL ENABLE THE OUTPUTS OF THE TRACE RAM DATA IN BUFFERS
5618
5619 014406 105037 002370 CLR B R0LOAD ;SETUP TO CLEAR LOWER BYTE
5620 014412 004737 006102 JSR PC,LDRDRO ;GO LOAD, READ AND CHECK REGISTER 0
5621 014416 001405 BEQ SS ;IF LOADED OK THEN CONTINUE
5622 014420 ERRDF 1,,ROEROR ;REGISTER 0 NOT EQUAL EXPECTED
5623 014420 104455 TRAP C$ERRDF
5624 014422 000001 .WORD 1
5625 014424 000000 .WORD 0
5626 014426 004604 .WORD ROEROR
5627 014430 CKLOOP
5628 014430 104406 TRAP C$CLP1
5629
5630 ;LOAD, READ AND CHECK TRACE RAM DATA IN BUFFERS TRDI 47:32 WITH DATA
5631 ;EQUAL TO THE ONES COMPLEMENT OF THE ADDRESS. ON EXIT FROM ROUTINE
5632 ;"TRDIBF", THE POINTER REGISTER WILL HAVE THE SIGNAL PTER3 L ASSERTED.
5633
5634 014432 013737 006374 002414 5$: MOV TRADRS,R6LOAD ;GET THE ADDRESS UNDER TEST
5635 014440 005137 002414 COM R6LOAD ;COMPLEMENT THE ADDRESS
5636 014444 004537 006426 JSR R5,TRDIBF ;LOAD, READ + CHECK TRAM DATA IN BUF
5637 014450 000007 .WORD PTER7 ;SELECT TRDI BITS 47:32
5638
5639 ;WRITE TRACE RAM LOCATION WITH DATA PATTERN EQUAL TO THE COMPLEMENT
5640 ;OF ITS ADDRESS. THE DATA TO BE WRITTEN INTO THE TRACE RAM IS
5641 ;STORED IN THE TRACE RAM DATA IN BUFFERS TRDI 47:32.
5642
5643 014452 012777 000000 165676 MOV #0,R6REG6 ;WRITE RAM WITH TRAM DATA IN BUF
5644
5645 ;SET CDAL2 TO A 1 AND CDAL 3 TO A 0 IN CONTROL REGISTER 0 TO SET THE
5646 ;SIGNAL TRSL1 L. THE SIGNAL TRSL1 L WILL ALLOW DATA FROM THE TRACE RAM
5647 ;BITS TRDI 47:32 TO BE READ ON A READ COMMAND TO CONTROL REGISTER 6 VIA
5648 ;THE SIGNAL RPi3 H.
5649
5650 014460 052737 000004 002370 BIS #CDAL2,POLOAD ;SETUP BITS TO BE LOADED
5651 014466 004737 006102 JSR PC,LDRDRO ;GO LOAD, READ AND CHECK REGISTER 0
5652 014472 001405 BEQ 6S ;IF LOADED OK THEN CONTINUE
5653 014474 ERRDF 1,,ROEROR ;REGISTER 0 NOT EQUAL EXPECTED
5654 014474 104455 TRAP C$ERRDF
5655 014476 000001 .WORD 1
5656 014500 000000 .WORD 0
5657 014502 004604 .WORD ROEROR
5658 014504 CKLOOP
5659 014504 104406 TRAP C$CLP1
5660
5661 ;READ DATA FROM THE TRACE RAM TRDI 47:32 CHECKING THE DATA TO BE THE
5662 ;ONES COMPLEMENT OF THE ADDRESS UNDER TEST
5663

```

HARDWARE TESTS MACY11 30(1046) 16-SEP-81 15:15 PAGE 119
 LVCDBA.P11 10-SEP-81 15:42 TEST 27: TRAM ADDRESS/SHORT TEST - TRDI 47:32

SEQ 0119

```

5664 014506 017737 165644 002420 6$: MOV @REG6,R6READ ;READ DATA FROM THE TRACE RAM
5665 014514 023737 002414 002420 CMP R6LOAD,R6READ ;CHECK DATA LOADED WITH DATA READ
5666 014522 001404 BEQ 7$ ;ID DATA EQUAL THEN CONTINUE
5667 014524 ERRDF 4,TRAM47,TRAMER ;TRAM DATA ERROR - TRDI 47:32
5668 014524 104455 TRAP C$ERDF
5669 014526 000004 .WORD 4
5670 014530 003067 .WORD TRAM47
5671 014532 004764 .WORD TRAMER
5672 014534 7$: ENDSEG
5673 014534 10001$:
5674 014534 104405 TRAP C$ESEG
5675 014536 005237 006374 INC TRADRS ;UPDATE THE ADDRESS BY 1
5676 014542 032737 002000 006374 BIT #BIT10,TRADRS ;CHECK IF ALL 1K ADDRESSES BEEN TESTED
5677 014550 001645 BEQ 1$ ;IF NOT THEN CHECK NEXT ADDRESS
5678 014552 ENDSUB
5679 014552 L10105:
5680 014552 104403 TRAP C$ESUB
5681
5682 ;THE FOLLOWING SUB TEST WILL RESET THE ADDRESS POINTER TO THE BEGINNING
5683 ;ADDRESS OF THE TRACE RAM AND CHECK EACH LOCATION OF THE TRACE RAM TO
5684 ;CONTAIN THE ONES COMPLEMENT OF ITS ADDRESS. IN A FAILURE OCCURS, THE
5685 ;ERROR MAY BE AN ADDRESS SHORT IN WHICH WRITING A LOCATION IN THE
5686 ;PREVIOUS SUB TEST WROTE A LOCATION LOWER THEN THE ADDRESS BEING TESTED.
5687
5688 014554 BGNSUB
5689 014554 T27.3:
5690 014554 104402 TRAP C$BSUB
5691 014556 005037 006374 CLR TRADRS ;CLEAR THE ADDRESS TO ADDRESS 0
5692
5693 014562 1$:
5694 014562 104404 TRAP C$BSEG
5695
5696 ;SET CDAL2 TO A ONE AND CDAL3 TO A 0 IN CONTROL REGISTER 0 TO ASSERT
5697 ;THE SIGNAL TRSL1 L. THE SIGNAL TRSL1 L WILL ALLOW THE DATA FROM THE
5698 ;TRACE RAM BITS TRDI 47:32 TO BE READ ON A READ COMMAND TO CONTROL
5699 ;REGISTER 6 VIA THE SIGNAL RPT3 H.
5700
5701 014564 112737 000004 002370 MOVB #CDAL2,R0LOAD ;SETUP BITS TO BE LOADED
5702 014572 004737 006102 JSR PC,LDRDRO ;GO LOAD,READ AND CHECK REGISTER 0
5703 014576 001405 BEQ 2$ ;IF LOADED OK THEN CONTINUE
5704 014600 ERRDF 1,,R0EROR ;REGISTER 0 NOT EQUAL EXPECTED
5705 014600 104455 TRAP C$ERDF
5706 014602 000001 .WORD 1
5707 014604 000000 .WORD 0
5708 014606 004604 .WORD R0EROR
5709 014610 CKLOOP
5710 014610 104406 TRAP C$CLP1
5711
5712 ;LOAD,READ AND CHECK TRACE RAM ADDRESS REGISTER WITH THE CONTENTS OF
5713 ;LOCATION "TRADRS". ON EXIT FROM ROUTINE "TRADLD" THE POINTER REGISTER
5714 ;WILL HAVE THE SIGNAL PTERO L ASSERTED.
5715
5716 014612 004737 006310 2$: JSR PC,TRADLD ;GO LOAD,READ + CHECK TRAM ADDRESS REG
5717
5718 ;SET SIGNAL PTER3 L IN THE POINIER REGISTER VIA CONTROL REGISTER 2
5719

```



```

5720 014616 012737 000003 002376      MOV      #PTER3,R2LOAD      ;SETUP BITS TO BE LOADED
5721 014624 004737 006134              JSR      PC,LDRDR2         ;GO LOAD, READ AND CHECK REGISTER 2
5722 014630 001405                      BEQ      3$                ;IF DATA OK THEN CONTINUE
5723 014632                                ERRDF   2,R2EROR          ;REGISTER 2 NOT EQUAL EXPECTED
5724 014632 104455                      TRAP    C$ERDF
5725 014634 000002                      .WORD   2
5726 014636 000000                      .WORD   0
5727 014640 004704                      .WORD   R2EROR
5728 014642                                CKLOOP
5729 014642 104406                      TRAP    C$CLP;
5730
5731                                ;READ DATA PREVIOUSLY WRITTEN IN THE LAST SUB TEST CHECKING THE DATA
5732                                ;TO BE THE COMPLEMENT OF THE ADDRESS.
5733
5734 014644 013737 006374 002414 3$:    MOV      TRADRS,R6LOAD     ;GET THE ADDRESS BEING TESTED
5735 014652 005137 002414              COM      R6LOAD           ;MAKE IT THE ONE'S COMPLEMENT
5736 014656 017737 165474 002420      MOV      @REG6,R6READ     ;READ DATA FROM TRACE RAM
5737 014664 023737 002414 002420      CMP      R6LOAD,R6READ    ;CHECK DATA LOADED WITH DATA READ
5738 014672 001404                      BEQ      4$                ;IF DATA OK THEN CONTINUE
5739 014674                                ERRDF   4,TRAM47,TRAMER  ;TRAM DATA ERROR - TRDI 47.32
5740 014674 104455                      TRAP    C$ERDF
5741 014676 000004                      .WORD   4
5742 014700 003067                      .WORD   TRAM47
5743 014702 004764                      .WORD   TRAMER
5744 014704                                4$:
5745 014704                                10000$:
5746 014704 104405                      TRAP    C$ESEG
5747 014706 005237 006374              INC      TRADRS           ;UPDATE THE ADDRESS BY ONE
5748 014712 032737 002000 006374      BIT      #BIT10,TRADRS    ;CHECK IF ALL ADDRESSES CHECKED
5749 014720 001720                      BEQ      1$                ;IF NOT THEN CHECK NEXT ADDRESS
5750 014722                                ENDSUB
5751 014722                                L10106:
5752 014722 104403                      TRAP    C$ESUB
5753 014724                                ENDTST
5754 014724                                L10103:
5755 014724 104401                      TRAP    C$ETST

```

HARDWARE TESTS MACY11 30(1046) 16-SEP-81 15:15 PAGE 121
 CVCD8A.P11 10-SEP-81 15:42

TEST 28: TRAM ADDRESS/SHORT TEST - TRDI 55:48

SEQ 0121

.SBTTL TEST 28: TRAM ADDRESS/SHORT TEST - TRDI 55:48

```

:++
: THIS TEST WILL CHECK TRACE RAM TRDI 55:48 TO BE ADDRESSED CORRECTLY AND THAT
: NO ADDRESSES ARE SHORTED TOGETHER INTERNAL TO THE RAM CHIP'S. THE TEST WILL
: LOAD AND CHECK EACH TRACE RAM ADDRESS WITH DATA EQUAL TO ITS ADDRESS. ONCE
: ALL OF THE 1K ADDRESSES HAVE BEEN WRITTEN AND CHECKED, THE TEST WILL RESET
: THE POINTER TO THE BEGINNING ADDRESS AND CHECK THE ADDRESS TO CONTAIN ITS
: ADDRESS. THE TEST WILL THEN WRITE THE 1'S COMPLEMENT OF ITS ADDRESS TO
: THE LOCATION AND CHECK THAT THE 1'S COMPLEMENT WAS WRITTEN. THE TEST WILL
: REPEAT THIS SEQUENCE FOR ALL ADDRESSES IN THE TRACE RAM. WHEN ALL ADDRESSES
: HAVE BEEN WRITTEN WITH THE ONES COMPLEMENT OF ITS ADDRESS, THE TEST WILL RESET
: THE POINTER TO THE BEGINNING ADDRESS AND CHECK ALL OF THE RAM TO CONTAIN THE
: ONES COMPLEMENT OF THE ADDRESS BEING TESTED.
:--

```

```

5756
5757
5758
5759
5760
5761
5762
5763
5764
5765
5766
5767
5768
5769
5770
5771
5772 014726          BGNIST
5773 014726          28:: JSR      PC,INITED          ;SELECT AND INITIALIZE STATE ANALYZER
5774 014726 004737 005474          ;THE FOLLOWING SUB TEST WILL WRITE EACH LOCATION OF TRACE RAM TRDI 55:48
5775          ;WITH A DATA PATTERN EQUAL TO ITS ADDRESS. AS EACH LOCATION IS WRITTEN,
5776          ;THE TEST WILL READ THE LOCATION AND CHECK THAT THE DATA EQUALS ITS
5777          ;ADDRESS.
5778
5779
5780
5781 014732          BGNSUB
5782 014732          28.1: TRAP    CSBSUB
5783 014732 104402          CLR     TRADRS          ;SET ADDRESS TO BE LOADED TO 0
5784 014734 005037 006374          18:   BGNSEG
5785 014740          TRAP    CSBSEG
5786 014740 104404
5787
5788          ;CLEAR LOWER BYTE OF CONTROL REGISTER 0. CDAL3 AND CDAL2 BEING A ZERO
5789          ;WILL SET THE SIGNAL TRSLO L WHICH WILL ENABLE THE OUTPUTS OF THE TRACE
5790          ;RAM DATA IN BUFFERS.
5791
5792 014742 105037 002370          CLRB   ROLOAD          ;SETUP TO CLEAR LOWER BYTE
5793 014746 004737 006102          JSR    PC,LDRDRO       ;GO LOAD, READ AND CHECK REG 0
5794 014752 001405          BEQ    28              ;IF LOADED OK THEN CONTINUE
5795 014754          ERRDF  1,ROEROR          ;REGISTER 0 NOT EQUAL EXPECTED
5796 014754 104455          TRAP  CSERDF
5797 014756 000001          .WORD 1
5798 014760 000000          .WORD 0
5799 014762 004604          .WORD ROEROR
5800 014764
5801 014764 104406          CKLOOP
5802          TRAP  CSCLP1
5803
5804          ;WRITE AND CHECK TRACE RAM ADDRESS REGISTER WITH THE CONTENTS OF LOCA-
5805          ;TION 'TRADRS'. THE POINTER REGISTER ON EXIT FROM ROUTINE TRADLD WILL
5806          ;HAVE THE SIGNAL PTERO L ASSERTED.
5807 014766 004737 006310          28:   JSR    PC,TRADLD          ;GO LOAD, READ AND CHECK TRAM ADDRESS REG
5808
5809          ;WRITE THE TRACE RAM ADDRESS INTO THE TRACE RAM DATA IN BUFFERS IN
5810          ;BUFFER BITS TRDI 59:48. ON EXIT FROM ROUTINE 'TRDI BF' THE POINTER
5811          ;REGISTER WILL HAVE THE SIGNAL PTER4 L ASSERTED.

```



```

5868 015124          BGNSUB
5869 015124          T28.2:
5870 015124 104402   TRAP  C$BSUB
5871 015126 005037 006374 CLR  TRADRS          ;RESET TRAM ADDRESS TO ADDRESS 0
5872
5873 015132          18:  BGNSEG
5874 015132 104404   TRAP  C$BSEG
5875
5876                ;SET CDAL2 TO A 1 AND CDAL3 TO A 0 IN CONTROL REGISTER 0 TO SET THE
5877                ;SIGNAL TRSL1 L. THIS SIGNAL WILL ALLOW THE TRACE RAM TO BE READ ON A
5878                ;READ COMMAND TO CONTROL REGISTER 6 VIA THE SIGNAL RPT4 H.
5879
5880 015134 112737 000004 00370  MOVB  #CDAL2,R0LOAD  ;SETUP BITS TO BE LOADED
5881 015142 004757 006102          JSR   PC,LDRDR0     ;GO LOAD, READ AND CHECK REGISTER 0
5882 015146 001405          BEQ   2$           ;IF LOADED OK THEN CONTINUE
5883 015150          ERRDF  1,R0EROR  ;REGISTER 0 NOT EQUAL EXPECTED
5884 015150 104455   TRAP  C$ERDF
5885 015152 000001   .WORD 1
5886 015154 000000   .WORD 0
5887 015156 004604   .WORD R0EROR
5888 015160          CKLOOP
5889 015160 104406   TRAP  C$CLP1
5890
5891                ;GO LOAD ADDRESS TO BE CHECKED INTO TRACE RAM ADDRESS REGISTER USING
5892                ;THE CONTENTS OF LOCATION "TRADRS" AS THE ADDRESS TO BE LOADED. ON
5893                ;EXIT FROM ROUTINE "TRADLD" THE POINTER REGISTER WILL HAVE THE SIGNAL
5894                ;PTER0 L ASSERTED.
5895
5896 015162 004737 006310  28:  JSR   PC,TRADLD     ;GO LOAD,READ + CHECK TRAM ADDRESS REG
5897
5898                ;SET THE SIGNAL PTER4 L IN THE POINTER REGISTER VIA CONTROL REGISTER 2
5899
5900 015166 012737 000004 002376  MOV   #PTER4,R2LOAD ;SETUP REGISTER 2 BITS TO BE LOADED
5901 015174 004737 006134          JSR   PC,LDRDR2     ;GO LOAD, READ AND CHECK REGISTER 2
5902 015200 001405          BEQ   3$           ;IF LOADED OK THEN CONTINUE
5903 015202          ERRDF  2,R2EROR  ;REGISTER 2 NOT EQUAL EXPECTED
5904 015202 104455   TRAP  C$ERDF
5905 015204 000002   .WORD 2
5906 015206 000000   .WORD 0
5907 015210 004704   .WORD R2EROR
5908 015212          CKLOOP
5909 015212 104406   TRAP  C$CLP1
5910
5911                ;READ THE DATA THAT WAS PREVIOUSLY WRITTEN IN THE FIRST SUB TEST AND
5912                ;CHECK THAT THE DATA IS EQUAL TO THE ADDRESS BEING TESTED.
5913
5914 015214 013737 006374 002414  38:  MOV   TRADRS,R6LOAD  ;SETUP DATA PREVIOUSLY WRITTEN
5915 015222 017737 165130 002414  MOV   @REG6,R6READ  ;READ THE DATA FROM THE TRACE RAM
5916 015230 042737 177400 002414  BIC   #177400,R6LOAD ;ONLY 8 BITS OF ADDRESS WAS LOADED
5917 015236 042737 177400 002420  BIC   #177400,R6READ ;CLEAR BITS THAT ARE NOT VALID
5918 015244 023737 002414 002420  CMP   R6LOAD,R6READ ;CHECK IF DATA IS EQUAL TO ITS ADDRESS
5919 015252 001404          BEQ   4$           ;IF DATA OK THEN CONTINUE
5920 015254          ERRDF  4,TRAM55,TRAMER ;TRAM DATA ERROR - TRDI 55:48 OR ADDRESS
5921 015254 104455   TRAP  C$ERDF
5922 015256 000004   .WORD 4
5923 015260 003124   .WORD TRAM55

```

```

5924 015262 004764          .WORD  TRAMER          ;FAILURE OR ADDRESS SHORT
5925
5926 015264          4$:  ENDSEG
5927 015264          10000$: TRAP  C$ESEG
5928 015264 104405
5929
5930          :THE FOLLOWING SECTION OF CODE WILL WRITE THE TRACE RAM DATA IN BUFFERS
5931          :AND THE TRACE RAM WITH THE ONES COMPLEMENT OF     ADDRESS BEING TESTED.
5932
5933 015266          BGNSEG
5934 015266 104404          TRAP  C$BSEG
5935
5936          :CLEAR LOW BYTE OF CONTROL REGISTER 0 TO ASSERT THE SIGNAL TRSLO L. THE
5937          :SIGNAL TRSLO L WILL ENABLE THE OUTPUTS OF THE TRACE RAM DATA IN BUFFERS
5938
5939 015270 105037 002370      CLRB   ROLOAD          ;SETUP TO CLEAR LOWER BYTE
5940 015274 004737 006102      JSR   PC,LDRDRO       ;GO LOAD, READ AND CHECK REGISTER 0
5941 015300 001405          BEQ   $S              ;IF LOADED OK THEN CONTINUE
5942 015302          ERRDF  1,ROEROR          ;REGISTER 0 NOT EQUAL EXPECTED
5943 015302 104455          TRAP  C$ERRDF
5944 015304 000001          .WORD  1
5945 015306 000000          .WORD  0
5946 015310 004604          .WORD  ROEROR
5947 015312          CKLOOP
5948 015312 104406          TRAP  C$CLP1
5949
5950          :LOAD, READ AND CHECK TRACE RAM DATA IN BUFFERS TRDI 59:48 WITH DATA
5951          :EQUAL TO THE ONES COMPLEMENT OF THE ADDRESS. ON EXIT FROM ROUTINE
5952          :"TRDIBF", THE POINTER REGISTER WILL HAVE THE SIGNAL PTER4 L ASSERTED.
5953
5954 015314 013737 006774 002414 5$: MOV   TRADRS,R6LOAD    ;GET THE ADDRESS UNDER TEST
5955 015322 005137 002414          COM   R6LOAD          ;COMPLEMENT THE ADDRESS
5956 015326 042737 170000 002414      BIC   #170000,R6LOAD  ;CLEAR TOP 4 BITS WHICH NOT AVAILABLE
5957 015334 004537 006426          JSR   R5,TRDIBF       ;LOAD,READ + CHECK TRAM DATA IN BUF
5958 015340 000010          .WORD  PTER8         ;SELECT TRDI BITS 55:48
5959
5960          :WRITE TRACE RAM LOCATION WITH DATA PATTERN EQUAL TO THE COMPLEMENT
5961          :OF ITS ADDRESS. THE DATA TO BE WRITTEN INTO THE TRACE RAM IS
5962          :STORED IN THE TRACE RAM DATA IN BUFFERS TRDI 55:48.
5963
5964 015342 012777 000000 165006      MOV   #0,@REG6        ;WRITE RAM WITH TRAM DATA IN BUF
5965
5966          :SET CDAL2 TO A 1 AND CDAL 3 TO A 0 IN CONTROL REGISTER 0 TO SET THE
5967          :SIGNAL TRSL1 L. THE SIGNAL TRSL1 L WILL ALLOW DATA FROM THE TRACE RAM
5968          :BITS TRDI 55:48 TO BE READ ON A READ COMMAND TO CONTROL REGISTER 6 VIA
5969          :THE SIGNAL RPT4 H.
5970
5971 015350 052737 000004 002370      BIS   #CDAL2,ROLOAD   ;SETUP BITS TO BE LOADED
5972 015356 004737 006102      JSR   PC,LDRDRO       ;GO LOAD,READ AND CHECK REGISTER C
5973 015362 001405          BEQ   $S              ;IF LOADED OK THEN CONTINUE
5974 015364          ERRDF  1,ROEROR          ;REGISTER 0 NOT EQUAL EXPECTED
5975 015364 104455          TRAP  C$ERRDF
5976 015366 000001          .WORD  1
5977 015370 000000          .WORD  0
5978 015372 004604          .WORD  ROEROR
5979 015374          CKLOOP

```

HARDWARE TESTS MACY11 30(1046) 16-SEP-81 15:15 PAGE 125
 CVCDBA.P11 10-SEP-81 15:42 TEST 28: TRAM ADDRESS/SHORT TEST - TRDI 55:48

SEQ 0125

```

5980 015374 104406 TRAP C$CLP1
5981
5982 ;READ DATA FROM THE TRACE RAM TRDI 55:48 CHECKING THE DATA TO BE THE
5983 ;ONES COMPLEMENT OF THE ADDRESS UNDER TEST
5984
5985 015376 017737 164754 002420 6$: MOV @REG6,R6READ ;READ DATA FROM THE TRACE RAM
5986 015404 042737 177400 002420 BIC #177400,R6READ ;CLEAR BITS NOT AVIALABLE
5987 015412 042737 177400 002414 BIC #177400,R6LOAD ;CLEAR BITS THAT WERE NOT LOADED
5988 015420 023737 002414 002420 CMP R6LOAD,R6READ ;CHECK DATA LOADED WITH DATA READ
5989 015426 001404 BEQ 7$ ;ID DATA EQUAL THEN CONTINUE
5990 015430 ERRDF 4,TRAM55,TRAMER ;TRAM DATA ERROR - TRDI 55:48
5991 015430 104455 TRAP C$ERDF
5992 015432 000004 .WORD 4
5993 015434 003124 .WORD TRAM55
5994 015436 004764 .WORD TRAMFR
5995 015440 7$: ENDSEG
5996 015440 10001$: TRAP C$ESEG
5997 015440 104405 INC TRADRS ;UPDATE THE ADDRESS BY 1
5998 015442 005237 006374 006374 BIT #BIT10,TRADRS ;CHECK IF ALL 1K ADDRESSES BEEN TESTED
5999 015446 032737 002000 006374 BFD 1$ ;IF NOT THEN CHECK NEXT ADDRESS
6000 015454 001676 ENDSUB
6001 015456 L10111: TRAP C$ESUB
6002 015456
6003 015456 104403
6004
6005 ;THE FOLLOWING SUB TEST WILL RESET THE ADDRESS POINTER TO THE BEGINNING
6006 ;ADDRESS OF THE TRACE RAM AND CHECK EACH LOCAT,ON OF THE TRACE RAM TO
6007 ;CONTAIN THE ONES COMPLEMENT OF ITS ADDRESS. IN A FAILURE OCCURS, THE
6008 ;ERROR MAY BE AN ADDRESS SHORT IN WHICH WRITING A LOCATION IN THE
6009 ;PREVIOUS SUB TEST WROTE A LOCATION LOWER THEN THE ADDRESS BEING TESTED.
6010
6011 015460 BGNSUB
6012 015460 T28.3: TRAP C$BSUB
6013 015460 104402 CLR TRADRS ;CLEAR THE ADDRESS TO ADDRESS 0
6014 015462 005037 006374
6015
6016 015466 1$: BGNSEG
6017 015466 104404 TRAP C$BSEG
6018
6019 ;SET CDAL2 TO A ONE AND CDAL3 TO A 0 IN CONTROL REGISTER 0 TO ASSERT
6020 ;THE SIGNAL TRSL1 L. THE SIGNAL TRSL1 L WILL ALLOW THE DATA FROM THE
6021 ;TRACE RAM BITS TRDI 55:48 TO BE READ ON A READ COMMAND TO CONTROL
6022 ;REGISTER 6 VIA THE SIGNAL RPT4 H.
6023
6024 015470 112737 000004 002370 MOVB #CDAL2,R0LOAD ;SETUP BITS TO BE LOADED
6025 015476 004737 006102 JSR PC,LDRDRO ;GO LOAD,READ AND CHECK REGISTER 0
6026 015502 001405 BEQ 2$ ;IF LOADED OK THEN CONTINUE
6027 015504 ERRDF 1,ROEROR ;REGISTER 0 NOT EQUAL EXPECTED
6028 015504 104455 TRAP C$ERDF
6029 015506 000001 .WORD 1
6030 015510 000000 .WORD 0
6031 015512 004604 .WORD ROEROR
6032 015514 CKLOOP
6033 015514 104406 TRAP C$CLP1
6034
6035 ;LOAD,READ AND CHECK TRACE RAM ADDRESS REGISTER WITH THE CONTENTS OF

```

```

6036                                     ;LOCATION 'TRADRS'. ON EXIT FROM ROUTINE 'TRADLD' THE POINTER REGISTER
6037                                     ;WILL HAVE THE SIGNAL PTERO L ASSERTED.
6038
6039 015516 004737 006310                2$: JSR      PC,TRADLD                      ;GO LOAD,READ + CHECK TRAM ADDRESS REG
6040
6041                                     ;SET SIGNAL PTER4 L IN THE POINTER REGISTER VIA CONTROL REGISTER 2
6042
6043 015522 012737 000004 002376        MOV      #PTER4,R2LOAD                ;SETUP BITS TO BE LOADED
6044 015530 004737 006134                JSR      PC,LDRDR2                    ;GO LOAD, READ AND CHECK REGISTER 2
6045 015534 001405                        BEQ      3$                            ;IF DATA OK THEN CONTINUE
6046 015536                                ERRDF   2,,R2EROR                      ;REGISTER 2 NOT EQUAL EXPECTED
6047 015536 104455                        TRAP    C$ERDF
6048 015540 000002                        .WORD   2
6049 015542 000000                        .WORD   0
6050 015544 004704                        .WORD   R2EROR
6051 015546                                CKLOOP
6052 015546 104406                        TRAP    C$CLP1
6053
6054                                     ;READ DATA PREVIOUSLY WRITTEN IN THE LAST SUB TEST CHECKING THE DATA
6055                                     ;TO BE THE COMPLEMENT OF THE ADDRESS.
6056
6057 015550 013737 006374 002414        3$: MCV      TRADRS,R6LOAD                ;GET THE ADDRESS BEING TESTED
6058 015556 005137 002414                COM      R6LOAD                        ;MAKE IT THE ONES COMPLEMENT
6059 015562 042737 177400 002414        BIC      #177400,R6LOAD                ;CLEAR BITS THAT WERE NOT LOADED
6060 015570 017737 164562 002420        MOV      @REG6,R6READ                  ;READ DATA FROM TRACE RAM
6061 015576 042737 177400 002420        BIC      #177400,R6READ                ;CLEAR BITS THAT ARE NOT AVAILABLE
6062 015604 023737 002414 002420        CMP      R6LOAD,R6READ                 ;CHECK DATA LOADED WITH DATA READ
6063 015612 001404                        BEQ      4$                            ;IF DATA OK THEN CONTINUE
6064 015614                                ERRDF   4,TRAM55,TRAMER                ;TRAM DATA ERROR - TRDI 55:48
6065 015614 104455                        TRAP    C$ERDF
6066 015616 000004                        .WORD   4
6067 015620 003124                        .WORD   TRAM55
6068 015622 004764                        .WORD   TRAMER
6069 015624                                4$: ENDSEG
6070 015624                                10000$:
6071 015624 104405                        TRAP    C$ESEG
6072 015626 005237 006374                INC      TRADRS                        ;UPDATE THE ADDRESS BY ONE
6073 015632 032737 002000 006374        BIT      #BIT10,TRADRS                 ;CHECK IF ALL ADDRESSES CHECKED
6074 015640 001712                        BEQ      1$                            ;IF NOT THEN CHECK NEXT ADDRESS
6075 015642                                ENDSUB
6076 015642                                L10112:
6077 015642 104403                        TRAP    C$ESUB
6078 015644                                ENDTST
6079 015644                                10107:
6080 015644 104401                        TRAP    C$ETST
6081

```

6082
6083
6084
6085
6086
6087
6088
6089
6090
6091
6092
6093
6094
6095
6096
6097
6098
6099
6100
6101
6102
6103
6104
6105
6106
6107
6108
6109
6110
6111
6112
6113
6114
6115
6116
6117
6118
6119
6120
6121
6122
6123
6124
6125
6126
6127
6128
6129
6130
6131
6132
6133
6134
6135
6136
6137

015646
015646
015646 004737 005474
015652
015652 104404
015654 012737 000100 002376
015662 004737 006134
015666 001405
015670
015670 104455
015672 000002
015674 000000
015676 004704
015700
015700 104406
015702 112737 000001 002370 1\$:
015710 004737 006102
015714 001405
015716
015716 104455
015720 000001
015722 000000
015724 004604
015726
015726 104406

```
.SBTTL TEST 29: TRAM ADDRESS REG COUNT UP TEST - TRAD 10:0
: **
: THIS TEST WILL CHECK THAT THE TRACE RAM ADDRESS REGISTER CAN COUNT UP
: ONE WHEN THE SIGNAL CTRL IS PULSED. THE TRACE RAM ADDRESS REGISTER WILL BE
: COUNTED UP BY ONE FROM THE ADDRESS 0 TO ADDRESS 3777 AND THEN BACK TO 0. IN
: ORDER TO PULSE THE SIGNAL CTRL, THE PROGRAM WILL SET AND CLEAR THE SIGNAL
: CDAL6 IN CONTROL REGISTER 0 WHICH WILL CAUSE THE SIGNALS TRANST H AND TRST L
: TO PULSE. THIS WILL THEN CAUSE THE SIGNAL ANST L TO PULSE WHICH WILL CAUSE
: THE SIGNAL ORST L TO PULSE. WITH THE TRACING FLIP-FLOP HELD IN THE PRESET
: STATE BY THE SIGNAL PDAL6 BEING A ONE AND THE SIGNALS TRANST H AND TRST L
: BEING PULSED, A PULSE WILL OCCUR ON THE SIGNAL CTRL.
: --
T29:: BGNTST
JSR PC,INITED ;SELECT AND INITIALIZE STATE ANALYZER
BGNSEG
TRAP C$BSEG
;SETUP CONTROL REGISTER 2 SO THAT THE SIGNAL PTERO L WILL BE ASSERTED
;IN THE POINTER REGISTER. WHEN THE SIGNAL PTERO L IS ASSERTED AND A
;READ COMMAND IS ISSUED TO CONTROL REGISTER 6, A PULSE WILL OCCUR ON
;THE SIGNAL RPTO H. THE SIGNAL RPTO H WILL CAUSE THE TRACE RAM ADDRESS
;REGISTER TO BE READ. PDAL6 BEING A ONE IN CONTROL REGISTER 2 WILL
;PRESET THE OUTPUT OF THE TRACING FLIP-FLOP TO A HIGH CONDITION.
MOV #PDAL6!PTERO,R2LOAD ;SETUP BITS TO LOAD IN CONTROL REG 2
JSR PC,LDRDR2 ;GO LOAD, READ AND CHECK REG 2
BEQ 1$ ;IF LOADED OK THEN CONTINUE
ERRDF 2,R2EROR ;REGISTER 2 NOT EQUAL TO 0
TRAP C$ERDF
.WORD ?
.WORD 0
.WORD R2EROR
CKLOOP
TRAP C$CLP1
;SET AND CLEAR THE SIGNAL CDALO IN CONTROL REGISTER 0. THIS IS DONE TO
;CLEAR THE TRACE RAM ADDRESS REGISTER TO ADDRESS 0.
;SET THE SIGNAL CDALO TO A ONE
MOV #CDALO,R0LOAD ;SETUP BIT TO BE LOADED
JSR PC,LDRDR0 ;GO LOAD, READ AND CHECK REG 0
BEQ 2$ ;IF LOADED OK THEN CONTINUE
ERRDF 1,R0EROR ;REGISTER 0 NOT EQUAL EXPECTED
TRAP C$ERDF
.WORD 1
.WORD 0
.WORD R0EROR
CKLOOP
TRAP C$CLP1
```



```

6138                                     ;CLEAR THE SIGNAL CDALO IN CONTROL REGISTER 0
6139
6140 015730 105037 004570 2$: CLR B R0LOAD ;SETUP TO CLEAR CDALO
6141 015734 004737 006102 JSR PC,_DRDRO ;GO LOAD, READ AND CHECK REG 0
6142 015740 001405 BEQ 3$ ;IF LOADED OK THEN CONTINUE
6143 015742 ERRDF 1,_ROEKUR ;REGISTER 0 NOT EQUAL EXPECTED
6144 015742 104455 TRAP C$FRDF
6145 015744 000001 .WORD 1
6146 015746 000000 .WORD 0
6147 015750 004604 .WORD ROEROR
6148 015752 CKLOOP
6149 015752 104406 TRAP C$CLP1
6150
6151                                     ;READ TRACE RAM ADDRESS REGISTER CHECKING THAT THE SIGNAL CDALO CLEARED
6152                                     ;ALL BITS IN THE TRACE RAM ADDRESS REGISTER.
6153
6154 015754 005037 007414 3$: CLR R6LOAD ;SETUP EXPECTED CONTENTS
6155 015760 012737 174000 002416 MOV #174000,R6MASK ;SETUP TO IGNORE UNUSED BITS
6156 015766 004737 006256 JSR PC,READR6 ;GO READ AND CHECK TRACE RAM ADDRESS REG
6157 015772 001405 BEQ 4$ ;IF TRAM ADDRESS REG EQUALS 0 THEN CONT
6158 015774 ERRDF 4,TRADER,R026ER ;CDALO FAILED TO 0 TRAM ADDRESS REGISTER
6159 015774 104455 TRAP C$ERDF
6160 015776 000004 .WORD 4
6161 016000 002462 .WORD TRADER
6162 016002 004734 .WORD R026ER
6163 016004 CKLOOP
6164 016004 104406 TRAP C$CLP1
6165
6166                                     ;THE FOLLOWING SECTION OF CODE WILL BE EXECUTED FOR EACH ADDRESS OF THE
6167                                     ;TRACE RAM ADDRESS REGISTER. THE ADDRESS REGISTER WILL BE INCREMENTED
6168                                     ;BY ONE VIA THE SIGNAL "CTR L" EACH TIME THE SIGNAL CDAL6 IS SET AND
6169                                     ;CLEARED.
6170
6171                                     ;SET AND CLEAR THE SIGNAL CDAL6 IN CONTROL REGISTER 0. SETTING AND
6172                                     ;CLEARING THE SIGNAL CDAL6 WILL CAUSE THE SIGNALS TRANST H AND TRST L
6173                                     ;TO PULSE. THIS WILL THEN CAUSE THE SIGNAL ANST L TO PULSE WHICH WILL
6174                                     ;CAUSE THE SIGNAL ORST L TO PULSE. WITH THE TRACING FLIP-FLOP HELD IN
6175                                     ;THE PRESET STATE BY THE SIGNAL PDAL6 BEING A ONE AND THE SIGNALS
6176                                     ;TRANST H AND TRST L BEING PULSED, A PULSE WILL OCCUR ON THE SIGNAL
6177                                     ;CTR L. THE SIGNAL CTR L WILL CAUSE THE TRACE RAM ADDRESS REGISTER
6178                                     ;COUNT UP BY ONE ADDRESS.
6179
6180 016006 004737 006640 4$: JSR PC,TRANST ;SET AND CLEAR CDAL6 IN CONTROL REG 0
6181
6182                                     ;CHECK THAT THE SIGNAL CTR L INCREMENTED THE TRACE RAM ADDRESS REGISTER
6183                                     ;BY ONE.
6184
6185 016012 005237 002414 6$: INC R6LOAD ;UPDATE THE EXPECTED ADDRESS BY ONE
6186 016016 042737 174000 002414 BIC #174000,R6LOAD ;ALLOW WRAP AROUND TO ZERO
6187 016024 004737 006256 JSR PC,READR6 ;READ AND CHECK TRACE RAM ADDRESS REG
6188 016030 001405 BEQ 7$ ;IF ADDRESS INCREMENTED THEN CONTINUE
6189 016032 ERRDF 4,TRADER,R026ER ;CTR L FAILED TO INCREMENT TRAM ADDRESS REG
6190 016032 104455 TRAP C$ERDF
6191 016034 000004 .WORD 4
6192 016036 002462 .WORD TRADER
6193 016040 004734 .WORD R026ER

```

HARDWARE TESTS MACY11 30(1046)
CVCDBA.P11 10-SEP-81 15:42

16-SEP-81 15:15 PAGE 129

TEST 29: TRAM ADDRESS REG COUNT UP TEST - TRAD 10:0

SEQ 0129

6194	016042		
6195	016042	104406	
6196	016044	005737	002414
6197	016044	001356	
6198	016052		
6199	016052		
6200	016052	104405	
6201	016054		
6202	016054		
6203	016054	104401	
6204			

	CKLOOP	
	TRAP	C\$CLP1
7\$:	TST	R6LOAD
	BNE	4\$
	ENDSEG	
10000\$:		
	TRAP	C\$ESEG
	ENDTST	
L10113:		
	TRAP	C\$ETST

;CHECK IF BACK TO ADDRESS 0
;IF NOT THEN INCREMENT ADDRESS AGAIN

6205
6206
6207
6208
6209
6210
6211
6212
6213
6214
6215
6216
6217
6218
6219
6220
6221
6222
6223
6224
6225
6226
6227
6228
6229
6230
6231
6232
6233
6234
6235
6236
6237
6238
6239
6240
6241
6242
6243
6244
6245
6246
6247
6248
6249
6250
6251
6252
6253
6254
6255
6256
6257
6258
6259
6260

.SBTTL TEST 30: SET/CLEAR TRACING F/F TEST VIA PDAL6 + CDAL0

```

:++
: THIS TEST WILL CHECK THAT THE TRACING FLIP-FLOP CAN BE SET BY PDAL6 IN
: CONTROL REGISTER 2 AND CLEARED BY CDAL0 IN CONTROL REGISTER 0.
:
: TO CHECK THAT THE TRACING FLIP-FLOP CAN BE SET, THE PROGRAM WILL SET PDAL6
: TO A ONE IN CONTROL REGISTER 2 WHICH WILL CAUSE THE OUTPUT OF THE TRACING
: FLIP-FLOP TO BE SET HIGH. THE TEST WILL THEN CLEAR PDAL6 IN CONTROL REGISTER
: 2. THE TRACE RAM ADDRESS REGISTER WILL THEN BE LOADED AND CHECKED WITH THE
: ADDRESS 1775. THE TEST WILL THEN SET AND CLEAR THE SIGNAL CDAL6 IN CONTROL
: REGISTER 0. SETTING AND CLEARING CDAL6 IN CONTROL REGISTER 0 WILL CAUSE THE
: SIGNALS TRANST H AND TRST L TO PULSE. THIS WILL THEN CAUSE THE SIGNAL
: TRANST L TO PULSE WHICH WILL THEN CAUSE THE SIGNAL ORST L TO PULSE. WITH THE
: TRACING FLIP-FLOP PRESET HIGH AND THE SIGNALS TRANST H AND TRST L BEING PULSED
: A PULSE WILL OCCUR ON THE SIGNAL CTR L. THE SIGNAL CTR L WILL CAUSE THE
: TRACE RAM ADDRESS REGISTER TO INCREMENT BY ONE. THE TEST WILL CHECK THE TRACE
: RAM ADDRESS REGISTER TO BE INCREMENTED BY ONE TO ADDRESS 1776. THE TEST WILL
: THEN SET AND CLEAR THE SIGNAL CDAL0 IN CONTROL REGISTER 0. THE SIGNAL CDAL0
: WILL CLEAR THE TRACE RAM ADDRESS REGISTER AND THE TRACING FLIP-FLOP. TO
: CHECK THAT THE TRACE RAM ADDRESS REGISTER WAS CLEARED, THE TEST WILL READ
: THE TRACE RAM ADDRESS REGISTER CHECKING IT TO BE 0. TO CHECK THAT THE
: TRACING FLIP-FLOP CLEARED, THE TEST WILL AGAIN SET AND CLEAR THE SIGNAL
: CDAL6 IN CONTROL REGISTER 0. WHEN THE TRACING FLIP-FLOP IS CLEARED AND THE
: SIGNALS TRANST H AND TRST L ARE PULSED A PULSE SHOULD NOT OCCUR ON THE SIGNAL
: CTR L, THUS, THE TRACE RAM ADDRESS REGISTER SHOULD NOT BE INCREMENTED. THE
: TEST WILL READ THE TRACE RAM ADDRESS REGISTER CHECKING IT TO BE ZERO. THE
: TEST WILL SET AND CLEAR THE SIGNAL CDAL6 AGAIN TO CHECK THAT THE DATA LEAD
: TO THE TRACING FLIP-FLOP WAS NOT CLOCKED INTO THE TRACING FLIP-FLOP AS A ONE
: OR HIGH STATE. THE TEST WILL READ THE TRACE RAM ADDRESS AGAIN VALIDATING THE
: ADDRESS TO BE ZERO. THE TEST WILL NOW SET THE SIGNAL PDAL6 IN CONTROL REGIS-
: TER 2 TO PRESET THE TRACING FLIP-FLOP TO A HIGH STATE. THE SIGNAL CDAL6 IN
: CONTROL REGISTER 0 WILL THEN BE SET AND CLEARED. WITH THE SIGNALS TRANST H
: AND TRST L BEING PULSED AND THE TRACING FLIP-FLOP IN THE PRESET STATE, A
: PULSE WILL OCCUR ON THE SIGNAL CTR L WHICH WILL CAUSE THE TRACE RAM ADDRESS
: REGISTER TO BE INCREMENTED BY ONE. THE TEST WILL READ THE TRACE RAM ADDRESS
: REGISTER CHECKING THE ADDRESS TO EQUAL 1.
:--
  
```

```

T30:: BGNIST
      JSR      PC,INITED          ;SELECT AND INITIALIZE STATE ANALYZER
      BGNSEG
      TRAP     CSBSEG
      ;CLEAR LOW BYTE OF CONTROL REGISTER 0 TO CLEAR ANY BITS THAT MAY BE
      ;SET WHEN LOOPING ON AN ERROR.
      CLRB     R0LOAD            ;SETUP TO CLEAR ALL LOW BITS
      JSR      PC,LDRDRO        ;GO LOAD, READ AND CHECK REG 0
      BEQ      1$              ;IF LOADED OK THEN CONTINUE
      ERRDF    1,ROEROR        ;REGISTER 0 NOT EQUAL EXPECTED
      TRAP     CSERDF
      .WORD    1
      .WORD    0
  
```

```

016056
016056
004737 005474
016062
016062 104404
105037 002370
004737 006102
001405
104455
000001
000000
  
```

```

6261 016104 004604 .WORD ROEROR
6262 016106 CKLOOP
6263 016106 104406 TRAP CSCLP1
6264
6265 ;PRESET THE TRACING FLIP-FLOP BY SETTING PDAL6 TO A 1. THE OUTPUT OF
6266 ;THE TRACING FLIP-FLOP SHOULD BE SET HIGH. WITH PDAL BITS 3-0 SET TO
6267 ;ZERO, THE SIGNAL PTERO L WILL BE ASSERTED IN THE POINTER REGISTER.
6268 ;PDAL5 ON A ZERO WILL HOLD THE FUNCTION SELECT F/F'S TO A 0 STATE (LOW).
6269
6270 016110 012737 000100 002376 1$: MOV #PDAL6!PTERO,R2LOAD ;SETUP BITS TO BE LOADED
6271 016116 004737 006134 JSR PC,LDRDR2 ;GO LOAD, READ AND CHECK REG 2
6272 016122 001405 BEQ 2$ ;IF LOADED OK THEN CONTINUE
6273 016124 ERRDF 2,R2EROR ;REGISTER 2 NOT EQUAL EXPECTED
6274 016124 104455 TRAP CSERDF
6275 016126 000002 .WORD 2
6276 016130 000000 .WORD 0
6277 016132 004704 .WORD R2EROR
6278 016134 CKLOOP
6279 016134 104406 TRAP CSCLP1
6280
6281 ;RELEASE THE PRESET SIDE OF THE TRACING FLIP-FLOP BY SETTING PDAL6 TO 0
6282
6283 016136 042737 000100 002376 2$: BIC #PDAL6,R2LOAD ;SETUP BIT 10 BE CLEARED
6284 016144 004737 006134 JSR PC,LDRDR2 ;GO LOAD, READ AND CHECK REG 2
6285 016150 001405 BEC 3$ ;IF LOADED OK THEN CONTINUE
6286 016152 ERRDF 2,R2EROR ;REGISTER 2 NOT EQUAL EXPECTED
6287 016152 104455 TRAP CSERDF
6288 016154 000002 .WORD 2
6289 016156 000000 .WORD 0
6290 016160 004704 .WORD R2EROR
6291 016162 CKLOOP
6292 016162 104406 TRAP CSCLP1
6293
6294 ;LOAD ADDRESS 1775 INTO TRACE RAM ADDRESS REGISTER
6295
6296 016164 012737 001775 002414 3$: MOV #1775,R6LOAD ;SETUP ADDRESS TO BE LOADED
6297 016172 012737 174000 002416 MOV #174000,R6MASK ;SETUP MASK TO IGNORE UNUSED BITS
6298 016200 004737 006250 JSR PC,LDRDR6 ;GO LOAD,READ AND CHECK TRAM ADDR REG
6299 016204 001405 BEQ 4$ ;IF LOADED OK THEN CONTINUE
6300 016206 ERRDF -4,TRADER,R026ER ;TRAM ADDRESS REG NOT EQUAL 1775
6301 016206 104455 TRAP CSERDF
6302 016210 000004 .WORD 4
6303 016212 002462 .WORD -TRADER
6304 016214 004734 .WORD R026ER
6305 016216 CKLOOP
6306 016216 104406 TRAP -CSCLP
6307
6308 ;CLOCK THE SIGNAL CDAL6 IN CONTROL REGISTER 0. SETTING AND CLEARING
6309 ;CDAL6 WILL CAUSE THE SIGNALS TRANST H AND TRST L TO PULSE. THIS WILL
6310 ;THEN CAUSE THE SIGNAL ANST L TO PULSE WHICH WILL CAUSE THE SIGNAL
6311 ;ORST L TO PULSE. WITH THE TRACING FLIP-FLOP PRESET AND THE SIGNALS
6312 ;TRANST H AND TRST L BEING PULSED, A PULSE WILL OCCUR ON THE SIGNAL
6313 ;CTRL WHICH WILL CAUSE THE TRACE RAM ADDRESS REGISTER TO BE COUNT'D
6314 ;UP BY ONE.
6315
6316 016220 004737 006640 4$: JSR PC,TRANST ;SET AND CLEAR CDAL6 IN CONTROL REG 0
    
```

```
6317
6318 ;CHECK THAT THE SIGNAL 'CTR L' UPDATED THE TRACE RAM ADDRESS REGISTER
6319
6320 016224 005237 002414 6$: INC R6LOAD ;UPDATE THE EXPECTED ADDRESS TO 1776
6321 016230 004737 006256 JSR PC,READR6 ;GO READ AND CHECK TRAM ADDRESS REG
6322 016234 001405 BEQ 7$ ;IF UPDATED BY ONE THEN CONTINUE
6323 016236 ERRDF 4,TRADER,R026ER ;CTR L FAILED TO UPDAT DRESS BY ONE
6324 016236 104455 TRAP C$ERDF
6325 016240 000004 .WORD 4
6326 016242 002462 .WORD TRADER
6327 016244 004734 .WORD R026ER
6328 016246 CKLOOP
6329 016246 104406 TRAP C$CLP1
6330
6331 ;SET AND CLEAR CDAL0 IN CONTROL REGISTER 0 TO CHECK THAT CDAL0 WILL
6332 ;CLEAR THE TRACE RAM ADDRESS REGISTER AND THE TRACING FLIP-FLOP.
6333
6334 016250 052737 000001 002370 7$: BIS #CDAL0,R0LOAD ;SETUP BIT TO BE SET
6335 016256 004737 006102 JSR PC,LDRDR0 ;GO LOAD, READ AND CHECK REG 0
6336 016262 001405 BEQ 8$ ;IF LOADED OK THEN CONTINUE
6337 016264 ERRDF 1,,ROEROR ;REGISTER 0 NOT EQUAL EXPECTED
6338 016264 104455 TRAP C$ERDF
6339 016266 000001 .WORD 1
6340 016270 000000 .WORD 0
6341 016272 004604 .WORD ROEROR
6342 016274 CKLOOP
6343 016274 104406 TRAP C$CLP1
6344
6345 ;CLEAR THE SIGNAL CDAL0 IN CONTROL REGISTER 0
6346
6347 016276 042737 000001 002370 8$: BIC #CDAL0,R0LOAD ;SETUP BIT TO BE CLEARED
6348 016304 004737 006102 JSR PC,LDRDR0 ;GO LOAD, READ AND CHECK REG 0
6349 016310 001405 BEQ 9$ ;IF LOADED OK THEN CONTINUE
6350 016312 ERRDF 1,,ROEROR ;REGISTER 0 NOT EQUALA EXPECTED
6351 016312 104455 TRAP C$ERDF
6352 016314 000001 .WORD 1
6353 016316 000000 .WORD 0
6354 016320 004604 .WORD ROEROR
6355 016322 CKLOOP
6356 016322 104406 TRAP C$CLP1
6357
6358 ;READ TRACE RAM ADDRESS REGISTER CHECKING THAT THE SIGNAL CDAL0
6359 ;Cleared THE TRACE RAM ADDRESS REGISTER.
6360
6361 016324 005037 002414 7$: CLR R6LOAD ;SET EXPECTED ADDRESS TO BE 0
6362 016330 004737 006256 JSR PC,READR6 ;GO READ AND CHECK TRAM ADDRESS REG
6363 016334 001405 BEQ 10$ ;IF ADDRESS EQUALS 0 THEN CONTINUE
6364 016336 ERRDF 4,TRADER,R026ER ;CDAL0 FAILED TO CLEAR TRAM ADDR REG
6365 016336 104455 TRAP C$ERDF
6366 016340 000004 .WORD 4
6367 016342 002462 .WORD TRADER
6368 016344 004734 .WORD R026ER
6369 016346 CKLOOP
6370 016346 104406 TRAP C$CLP1
6371
6372 ;CLOCK THE SIGNAL CDAL6 IN CONTROL REGISTER 0 TO CHECK THAT THE
```

```

6373 ;SIGNAL CDAL0 CLEARED THE TRACING FLIP-FLOP. NO PULSE SHOULD OCCUR
6374 ;ON THE SIGNAL CTRL, THEREFORE, THE TRACE RAM ADDRESS REGISTER
6375 ;SHOULD NOT BE UPDATED WHEN THE SIGNALS TRANST H AND TRST L ARE PULSED.
6376
6377 016350 004737 006540 10$: JSR PC,TRANST ;SET AND CLEAR CDAL6 IN CONTROL REG 0
6378
6379 ;READ TRACE RAM ADDRESS REGISTER AGAIN CHECKING THAT THE TRACE ADDRESS
6380 ;REGISTER DID NOT INCREMENT WHEN THE TRACING FLIP-FLOP WAS IN A 0
6381 ;STATE. THE TRACING FLIP-FLOP WAS CLEARED PREVIOUSLY VIA THE SIGNAL CDAL0.
6382
6383 016354 004737 006256 12$: JSR PC,READR6 ;GO READ AND CHECK TRAM ADDR REGISTER
6384 016360 001405 BEQ 13$ ;IF ADDRESS STILL 0 THEN CONTINUE
6385 016362 ERRDF 4,TRADER,R026ER ;TRACING F/F FAILED TO 0 VIA CDAL0
6386 016362 104455 TRAP C$ERDF
6387 016364 000004 .WORD 4
6388 016366 002462 .WORD TRADER
6389 016370 004734 .WORD R026ER
6390 016372 CKLOOP
6391 016372 104406 TRAP C$CLP1
6392 ;OR PULSE ISSUED ON SIGNAL CTRL
6393
6394 ;CLOCK CDAL6 AGAIN TO CHECK THAT THE DATA INPUT LEAD TO THE TRACING
6395 ;FLIP-FLOP WAS NOT HIGH + THAT THE TRACING FLIP-FLOP DID NOT GET SET.
6396
6397 016374 004737 006640 13$: JSR PC,TRANST ;SET AND CLEAR CDAL6 IN CONTROL RE 0
6398
6399 ;READ THE TRACE RAM ADDRESS REGISTER AGAIN CHECKING THAT THE ADDRESS
6400 ;REGISTER DID NOT INCREMENT WHEN THE TRACING FLIP-FLOP WAS IN THE
6401 ;ZERO STATE. IF THE ADDRESS DID CHANGE, CHECK THE DATA INPUT LEAD
6402 ;TO THE TRACING FLIP-FLOP. IT SHOULD BE AT A LOW LEVEL.
6403
6404 016400 004737 006256 15$: JSR PC,READR6 ;GO READ AND CHECK TRAM ADDRESS REG
6405 016404 001405 BEQ 16$ ;IF ADDRESS STILL 0 THEN CONTINUE
6406 016406 ERRDF 4,TRADER,R026ER ;TRACING FLIP-FLOP GOT SET
6407 016406 104455 TRAP C$ERDF
6408 016410 000004 .WORD 4
6409 016412 002462 .WORD TRADER
6410 016414 004734 .WORD R026ER
6411 016416 CKLOOP
6412 016416 104406 TRAP C$CLP1
6413
6414 ;SET PDAL6 TO A 1 IN CONTROL REGISTER 2 TO PRESET THE TRACING FLIP-FLOP
6415 ;TO A ONE. WHEN THE TRACING FLIP-FLOP IS RESET AND THE SIGNAL CDAL6 IS
6416 ;TOGGLED, A PULSE WILL OCCUR ON THE SIGNAL CTRL WHICH SHOULD INCREMENT
6417 ;THE TRACE RAM ADDRESS REGISTER.
6418
6419 016420 052737 000100 002376 16$: BIS #PDAL6,R2LOAD ;SETUP TO CLEAR PDAL6
6420 016426 004737 006134 JSR PC,LDRDR2 ;GO LOAD,READ AND CHECK REGISTER 2
6421 016432 001405 BEQ 17$ ;IF LOADED OK THEN CONTINUE
6422 016434 ERRDF 2,R2EROR ;REGISTER 2 NOT EQUAL EXPECTED
6423 016434 104455 TRAP C$ERDF
6424 016436 000002 .WORD 2
6425 016440 000000 .WORD 0
6426 016442 004704 .WORD R2EROR
6427 016444 CKLOOP
6428 016444 104406 TRAP C$CLP1

```

```
6429
6430 ;CLOCK SIGNAL CDAL6 TO CAUSE A PULSE TO OCCUR ON THE SIGNAL CTRL WHEN
6431 ;THE TRACING FLIP-FLOP IS PRESET
6432
6433 016446 004737 00664C 17$: JSR PC,TRANST ;SET AND CLEAR CDAL6 IN CONTROL REG 0
6434
6435 ;CHECK THAT THE TRACE RAM ADDRESS REGISTER WAS INCREMENTED BY ONE
6436 ;WHEN THE TRACING FLIP-FLOP IS SET AND THE SIGNALS TRANST H AND TRST L
6437 ;ARE PULSED. THE ABOVE SIGNALS WILL CAUSE A PULSE ON CTRL WHICH
6438 ;WILL CAUSE THE TRACE RAM ADDRESS REGISTER TO INCREMENT.
6439
6440 016452 005237 002414 19$: INC R6LOAD ;UPDATE EXPECTED TRAM ADDRESS REG
6441 016456 004737 006256 JSR PC,READR6 ;GO READ AND CHECK TRAM ADDRESS REGISTER
6442 016462 001404 BEQ 20$ ;IF INCREMENTED BY 1 THEN CONTINUE
6443 016464 ERRDF 4,TRADER,R026ER ;TRACING F/F PROBABLY NOT PRESET
6444 016464 104455 TRAP C$ERDF
6445 016466 000004 .WORD 4
6446 016470 002462 .WORD TRADER
6447 016472 004734 .WORD R026ER
6448 016474 20$: ENDSEG
6449 016474 10000$: TRAP C$ESEG
6450 016474 104405 ENDTST
6451 016476 L10114: TRAP C$ETST
6452 016476
6453 016476 104401
6454
```

6455
6456
6457
6458
6459
6460
6461
6462
6463
6464
6465
6466
6467
6468
6469
6470
6471
6472
6473
6474
6475
6476
6477
6478
6479
6480
6481
6482
6483
6484
6485
6486
6487
6488
6489
6490
6491
6492
6493
6494
6495
6496
6497
6498
6499
6500
6501
6502
6503
6504
6505
6506
6507
6508
6509
6510

016500
016500

016500 004737 005474

016504
016504 104404

016506 112737 000040 002370
016514 004737 006102
016520 001405
016522
016522 104455
016524 000001
016526 000000
016530 004604
016532
016532 104406

016534 012737 000100 002376 18:
016542 004737 006134
016546 001405
016550
016550 104455
016552 000002
016554 000000

.SBITL TEST 31: CHECK CDALS H AND TRAD10 H TO INHIBIT PULSES ON CTR L

..**
: THIS TEST WILL CHECK THAT THE TRACE RAM ADDRESS REGISTER CAN BE INCREMENTED
: BY ONE VIA THE SIGNAL "CTR L" WHEN THE TRACING FLIP-FLOP IS SET TO A ONE,
: CDAL REGISTER BIT 5 IS SET TO A ONE, TRACE RAM ADDRESS REGISTER BIT 10 IS SET
: TO A ZERO AND THE SIGNALS TRANST H AND TRST L ARE PULSED VIA THE SETTING AND
: CLEARING OF CDAL6 IN CONTROL REGISTER 0. THE TEST WILL CHECK THAT THE TRACE
: RAM ADDRESS REGISTER WILL NOT GET INCREMENTED BY ONE VIA THE SIGNAL CTR L WHEN
: THE TRACING FLIP-FLOP IS SET TO A ONE, CDAL REGISTER BIT 5 IS SET TO A ONE,
: TRACE RAM ADDRESS REGISTER BIT 10 IS SET TO A ONE, AND THE SIGNALS TRANST H
: AND TRST L ARE PULSED VIA THE SETTING AND CLEARING OF CDAL6 IN CONTROL REGIS-
: TER 0. THE TEST WILL THEN CHECK THAT THE TRACE RAM ADDRESS REGISTER CAN BE
: INCREMENTED BY ONE VIA THE SIGNAL CTR L WHEN THE TRACING FLIP-FLOP IS SET TO
: A ONE, CDAL REGISTER BIT 5 IS SET TO A ZERO, TRACE RAM ADDRESS REGISTER BIT
: 10 IS SET TO A ONE, AND THE SIGNALS TRANST H AND TRST L ARE PULSED VIA THE
: SETTING AND CLEARING OF CDAL6 IN CONTROL REGISTER 0.
:--

```
T31:: BGN*ST
      JSR      PC,INITED          ;SELECT AND INITIALIZE STATE ANALYZER
      BGNSEG
      TRAP     C$BSEG
      ;SET CDALS H TO A ONE IN CONTROL REGISTER 0 AND CLEAR ALL OTHER R/W
      ;BITS IN THE LOW BYTE. WHEN CDALS H IS SET TO A ONE, TRACING WILL BE
      ;INHIBITED WHEN TRACE RAM ADDRESS REGISTER BIT 10 IS SET TO A ONE.
      MOV      #CDALS,ROLOAD      ;SETUP BIT TO BE LOADED
      JSR      PC,LDRDR0          ;LOAD, READ AND CHECK CONTROL REG 0
      BEQ      1$                ;IF LOADED OK THEN CONTINUE
      ERRDF   1,ROEROR           ;CONTROL REGISTER 0 NOT EQUAL EXPECTED
      TRAP     C$ERDF
      .WORD   1
      .WORD   0
      .WORD   ROEROR
      CKLOOP
      TRAP     C$CLP1
      ;PRESET THE TRACING FLIP-FLOP BY SETTING PDAL6 H TO A ONE. SETTING
      ;PDAL6 H TO A ONE WILL CAUSE THE OUTPUT OF THE TRACING FLIP-FLOP TO BE
      ;SET TO THE HIGH STATE. PDAL BITS 3:0 WILL BE SET TO A ZERO WHICH WILL
      ;CAUSE THE SIGNAL PTER0 L TO BE ASSERTED IN THE POINTER REGISTER. PDAL5 H
      ;WILL BE SET TO A ZERO WHICH WILL CAUSE THE FUNCTION SELECT FLIP-FLOPS
      ;TO BE HELD TO A ZERO STATE (LOW).
      MOV      #PDAL6!PTER0,R2LOAD ;SETUP BITS TO BE LOADED
      JSR      PC,LDRDR2          ;LOAD, READ AND CHECK PDAL REGISTER
      BEQ      2$                ;IF LOADED OK THEN CONTINUE
      ERRDF   2,R2ERUR           ;REGISTER 2 NOT EQUAL EXPECTED
      TRAP     C$ERDF
      .WORD   2
      .WORD   0
```


HARDWARE TESTS MACY11 30(1046)
CVCDBA.P11 10-SEP-81 15:42

16-SEP-81 15:15 PAGE 136

TEST 31: CHECK CDAL5 H AND TRAD10 H TO INHIBIT PULSES ON CTRL

SEQ 0136

```

6511 016556 004704 .WORD R2EROR
6512 016560 CKLOOP
6513 016560 104406 TRAP C$CLP1
6514
6515 ;RELEASE THE PRESET SIDE OF THE TRACING FLIP-FLOP BY SETTING PDAL6 H
6516 ;TO A ZERO.
6517
6518 016562 042737 000100 002376 2$: BIC #PDAL6,R2LOAD ;SETUP BIT TO BE CLEARED
6519 016570 004737 006134 JSR PC,LDRDR2 ;LOAD, READ AND CHECK PDAL REGISTER
6520 016574 001405 BEQ 3$ ;IF LOADED OK THEN CONTINUE
6521 016576 ERRDF 2,R2ERCR ;PDAL REGISTER NOT EQUAL EXPECTED
6522 016576 104455 TRAP C$ERDF
6523 016600 000002 .WORD 2
6524 016602 000000 .WORD 0
6525 016604 004704 .WORD R2EROR
6526 016606 CKLOOP
6527 016606 104406 TRAP C$CLP1
6528
6529 ;LOAD, READ AND CHECK THE TRACE RAM ADDRESS REGISTER WITH A DATA PATTERN
6530 ;OF 1777.
6531
6532 016610 012737 001777 002414 3$: MOV #1777,R6LOAD ;SETUP DATA PATTERN TO BE LOADED
6533 016616 012737 174000 002416 MOV #174000,R6MASK ;SETUP TO IGNORE UNUSED BITS
6534 016624 004737 006250 JSR PC,LDRDR6 ;GO LOAD, READ AND CHECK RAM ADDR REG
6535 016630 001405 BEQ 4$ ;IF LOADED OK THEN CONTINUE
6536 016632 ERRDF 4,TRADER,R026ER ;TRAM ADDRESS REG ERROR - NOT = 1777
6537 016632 104455 TRAP C$ERDF
6538 016634 000004 .WORD 4
6539 016636 002462 .WORD TRADER
6540 016640 004734 .WORD R026ER
6541 016642 CKLOOP
6542 016642 104406 TRAP C$CLP1
6543
6544 ;CLOCK THE SIGNAL CDAL6 H IN CONTROL REGISTER 0. SETTING AND CLEARING
6545 ;CDAL6 WILL CAUSE THE SIGNALS TRANST H AND TRST L TO BE PULSED. THIS
6546 ;WILL THEN CAUSE THE SIGNAL ANST L TO PULSE WHICH WILL CAUSE THE SIGNAL
6547 ;ORST L TO PULSE. A PULSE SHOULD OCCUR ON THE SIGNAL CTRL AS A RESULT
6548 ;OF THE TRACING FLIP-FLOP BEING SET, CDAL REGISTER BIT 5 BEING A ONE,
6549 ;TRACE RAM ADDRESS REGISTER BIT 10 BEING SET TO A ZERO AND THE SIGNALS
6550 ;TRANST H AND TRST L BEING PULSED. A PULSE ON THE SIGNAL CTRL WILL
6551 ;CAUSE THE TRACE RAM ADDRESS REGISTER TO BE INCREMENTED FROM 1777 TO
6552 ;2000, THUS SETTING TRAD10 TO A ONE.
6553
6554 016644 004737 006640 4$: JSR PC,TRANST ;SET AND CLEAR CDAL6 H TO PULSE TRANST H
6555
6556 ;CHECK THAT THE SIGNAL "CTRL" INCREMENTED THE TRACE RAM ADDRESS REGISTER
6557 ;FROM 1777 TO 2000. TRACE RAM ADDRESS REGISTER BIT 10 IS NOW SET TO A 1
6558
6559 016650 005237 002414 INC R6LOAD ;UPDATE EXPECTED ADDRESS TO 2000
6560 016654 004737 006256 JSR PC,READR6 ;GO READ AND CHECK TRAM ADDRESS REGISTER
6561 016660 001405 BEQ 5$ ;IF OK THEN CONTINUE
6562 016662 ERRDF 4,TRADER,R026ER ;CTRL FAILED TO INCREMENT TRAM ADDR REG
6563 016662 104455 TRAP C$ERDF
6564 016664 000004 .WORD 4
6565 016666 002462 .WORD TRADER
6566 016670 004734 .WORD R026ER

```

```
6567 016672          CKLOOP
6568 016672 104406   TRAP    C$CLP1
6569
6570                ;CLOCK THE SIGNAL CDAL6 IN CONTROL REGISTER 0 TO CAUSE THE SIGNALS
6571                ;TRANST H AND TRST L TO BE PULSED. THIS WILL THEN CAUSE THE SIGNAL
6572                ;ANST L TO BE PULSED WHICH WILL THEN CAUSE THE SIGNAL ORST L TO BE
6573                ;PULSED. NO PULSE SHOULD OCCUR ON THE SIGNAL CTR L WHEN CDAL REGISTER
6574                ;BIT 5 IS SET TO A ONE AND TRACE RAM ADDRESS REGISTER BIT 10 IS SET TO
6575                ;A ONE EVEN THOUGH THE TRACING FLIP-FLOP IS SET TO A ONE AND THE SIGNALS
6576                ;TRANST H AND TRST L WERE PULSED. THE TRACE RAM ADDRESS REGISTER SHOULD
6577                ;REMAIN UNCHANGED AFTER TOGGING CDAL6 H.
6578
6579 016674 004737 006640 5$: JSR    PC,TRANST          ;SET AND CLEAR CDAL6 H TO PULSE TRANST H
6580
6581                ;READ AND CHECK THE TRACE RAM ADDRESS REGISTER TO CHECK THAT IT DID NOT
6582                ;GET INCREMENTED BY A PULSE ON "CTR L" WHEN CDAL REGISTER BIT 5 WAS SET
6583                ;TO A ONE AND TRACE RAM ADDRESS REGISTER BIT 10 WAS SET TO A ONE.
6584
6585 016700 004737 006256   JSR    PC,READR#         ;READ AND CHECK TRACE RAM ADDRESS REG
6586 016704 001405        BEQ    6$                ;IF NO CHANGE THEN CONTINUE
6587 016706                ERRDF  4,TRADER,R026ER          ;RAM ADDRESS REGISTER INCREMENTED
6588 016706 104455        TRAP    C$ERDF
6589 016710 000004        .WORD  4
6590 016712 002462        .WORD  TRADER
6591 016714 004734        .WORD  R026ER
6592 016716
6593 016716 104406        CKLOOP
6594                TRAP    C$CLP1
6595
6596                ;SET THE SIGNAL CDAL5 H TO A ZERO TO ALLOW A PULSE TO BE GENERATED ON
6597                ;THE SIGNAL "CTR L" THE NEXT TIME CDAL6 H IS TOGGLED.
6598 016720 042737 000040 002370 6$: B'C    #CDAL5,ROLOAD      ;SETUP BIT TO BE LOADED
6599 016726 004737 006102   JSR    PC,LDRDRO        ;LOAD, READ AND CHECK REGISTER 0
6600 016732 001405        BEQ    7$                ;IF LOADED OK THEN CONTINUE
6601 016734                ERRDF  1,,ROEROR          ;CONTROL REG 0 NOT EQUAL EXPECTED
6602 016734 104455        TRAP    C$ERDF
6603 016736 000001        .WORD  1
6604 016740 000000        .WORD  0
6605 016742 004604        .WORD  ROEROR
6606 016744
6607 016744 104406        CKLOOP
6608                TRAP    C$CLP1
6609
6610                ;TOGGLE THE SIGNA CDAL6 IN CONTROL REGISTER 0 TO CAUSE THE SIGNALS
6611                ;TRANST H AND TRST L TO BE PULSED. THIS WILL THEN CAUSE THE SIGNAL
6612                ;ANST L TO BE PULSED WHICH WILL THEN CAUSE THE SIGNAL ORST L TO BE
6613                ;PULSED. A PULSE SHOULD OCCUR ON THE SIGNAL CTR L AS A RESULT OF THE
6614                ;TRACING FLIP-FLOP BEING SET TO A ONE, CDAL REGISTER BIT 5 BEING SET
6615                ;TO A ZERO, TRACE RAM ADDRESS REGISTER BIT 10 BEING SET TO A ONE AND
6616                ;THE SIGNALS TRANST H AND TRST L BEING ASSERTED. A PULSE ON THE SIGNAL
6617                ;CTR L W'LL CAUSE THE TRACE RAM ADDRESS REGISTER TO INCREMENT FROM
6618                ;2000 TO 2001.
6619 016746 004737 006640 7$: JSR    PC,TRANST          ;SET AND CLEAR CDAL6 H TO PULSE TRANST H
6620
6621                ;READ AND CHECK THE TRACE RAM ADDRESS REGISTER TO CHECK THAT IT WAS
6622                ;INCREMENTED BY ONE VIA A PULSE ON THE SIGNAL "CTR L" WHEN CDAL5 H IS
```

```
6623 ;SET TO A ZERO AND TRACE RAM ADDRESS REGISTER BIT 10 IS SET TO A ONE.
6624
6625 016752 005237 002414 INC R6LOAD ;UPDATE EXPECTED ADDRESS TO 2001
6626 016756 004737 006256 JSR PC,READR6 ;READ AND CHECK TRACE RAM ADDRESS REG
6627 016762 001404 BEQ 8$ ;IF OK THEN CONTINUE
6628 016764 ERRDF 4,TRADER,R026ER ;CTR L FAILED TO +1 TRAM ADDRESS REG
6629 016764 104455 TRAP C$ERDF
6630 016766 000004 .WORD 4
6631 016770 002462 .WORD TRADER
6632 016772 004734 .WORD R026ER
6633 016774 8$: ENDSEG
6634 016774 10000$:
6635 016774 104405 TRAP C$ESEG
6636
6637 016776 ENDTST
6638 016776 L10115:
6639 016776 104401 TRAP C$ETST
6640
```

6641
 6642
 6643
 6644
 6645
 6646
 6647
 6648
 6649
 6650
 6651
 6652
 6653
 6654
 6655
 6656
 6657
 6658
 6659
 6660
 6661
 6662
 6663
 6664
 6665
 6666
 6667
 6668
 6669
 6670
 6671
 6672
 6673
 6674
 6675
 6676
 6677
 6678
 6679
 6680
 6681
 6682
 6683
 6684
 6685
 6686
 6687
 6688
 6689
 6690
 6691
 6692
 6693
 6694
 6695
 6696

.SBTTL TEST 32: LOAD TRACE RAMS VIA SIGNALS CTR H AND CTR L

..**
 : THIS TEST WILL CHECK THAT THE TRACE RAMS CAN BE LOADED FROM THE TRACE RAM
 : DATA IN BUFFERS VIA THE SIGNALS CTR H AND CTR L.

: THE TEST WILL LOAD AND CHECK THE TRACE RAM DATA IN BUFFERS WITH THE FOLLOWING
 : PATTERNS:

: TRDI 15:0 - DATA PATTERN OF 151515
 : TRDI 31:16 - DATA PATTERN OF 113131
 : TRDI 47:32 - DATA PATTERN OF 074747
 : TRDI 59:48 - DATA PATTERN OF 005555

: THE TEST WILL ASSERT THE SIGNAL TRSLO L BY CLEARING THE LOW BYTE OF CONTROL
 : REGISTER 0. THE SIGNAL TRSLO L WILL ENABLE THE OUTPUTS OF THE TRACE RAM DATA
 : IN BUFFERS. THE TEST WILL LOAD ADDRESS 0 INTO THE TRACE RAM ADDRESS REGISTER
 : TO SELECT ADDRESS 0 OF ALL THE TRACE RAMS. THE TEST WILL THEN PRESET THE
 : TRACING FLIP-FLOP BY SETTING PDAL6 IN CONTROL REGISTER 2. THE TEST WILL NOW
 : SET AND CLEAR THE SIGNAL CDAL6 IN CONTROL REGISTER 0. SETTING AND CLEARING
 : CDAL6 WITH THE TRACING FLIP-FLOP IN THE PRESET STATE, WILL CAUSE THE SIGNALS
 : CTR L AND CTR H TO PULSE. THE SIGNAL CTR L WILL CAUSE THE TRACE RAM ADDRESS
 : REGISTER TO BE INCREMENTED BY ONE. THE SIGNALS CTR L AND CTR H WILL LOAD THE
 : TRACE RAMS WITH THE DATA STORED IN THE TRACE RAM DATA IN BUFFER BITS TRDI 55:0.
 : AFTER SETTING AND CLEARING CDAL6, THE PROGRAM WILL CHECK THAT THE TRACE RAM
 : ADDRESS REGISTER INCREMENTED TO ADDRESS ONE. THE TEST WILL THEN RESET THE
 : TRACE RAM ADDRESS REGISTER TO ADDRESS 0. THE TEST WILL THEN ASSERT THE SIGNAL
 : TRSL1 L BY SETTING THE SIGNAL CDAL2 TO A ONE IN CONTROL REGISTER 0. THE SIGNAL
 : TRSL1 L WILL ENABLE THE TRACE RAMS TO BE READ. THE TEST WILL NOW READ ADDRESS
 : ZERO OF EACH TRACE RAM CHECKING THE DATA TO BE THAT WHICH WAS WRITTEN INTO THE
 : TRACE RAM DATA IN BUFFERS.

..--

T32:: BGNTST
 JSR PC,INITED ;SELECT AND INITIALIZE STATE ANALYZER

T32.1: BGNSUB
 TRAP CSBSUB
 ;LOAD, READ AND CHECK TRACE RAM DATA IN BUFFER 15:0 WITH A DATA PATTERN
 ;OF 151515

L10117: MOV #151515,R6LOAD ;SETUP DATA TO BE LOADED
 JSR R5,TRDI8F ;LOAD,READ AND CHECK TRAM DATA IN BUF
 .WORD PTRS ;SELECT TRDI BITS 15:0
 ENDSUB

T32.2: TRAP CSBSUB

T32.2: BGNSUB
 TRAP CSBSUB
 ;LOAD, READ AND CHECK TRACE RAM DATA IN BUFFER 31:16 WITH A DATA PATTERN
 ;OF 113131.

017000
 017000
 017000 004737 005474
 017004
 017004
 017004 104402
 017006 012737 151515 002414
 017014 004537 006426
 017020 000005
 017022
 017022
 017022 104403
 017024
 017024
 017024 104402

6697	017026	012737	113131	002414	MOV	#113131,R6LOAD	;SETUP DATA PATTERN TO BE LOADED
6698	017034	004537	006426		JSR	R5,TRDIBF	;LOAD,READ AND CHECK TRAM DATA IN BUF
6699	017040	000006			.WORD	PTER6	;SELECT TRDI BITS 31:16
6700	017042				ENDSUB		
6701	017042			L10120:			
6702	017042	104403			TRAP	C\$ESUB	
6703							
6704	017044				BGNSUB		
6705	017044			T32.3:			
6706	017044	104402			TRAP	C\$BSUB	
6707							
6708							;LOAD,READ AND CHECK TRACE RAM DATA IN BUFFER 47:32 WITH DATA PATTERN
6709							;OF 074747
6710							
6711	017046	012737	074747	002414	MOV	#074747,R6LOAD	;SETUP DATA PATTERN TO BE LOADED
6712	017054	004537	006426		JSR	R5,TRDIBF	;LOAD,READ AND CHECK TRAM DATA IN BUF
6713	017060	000007			.WORD	PTER7	;SELECT TRDI BITS 47:32
6714	017062				ENDSUB		
6715	017062			L10121:			
6716	017062	104403			TRAP	C\$ESUB	
6717							
6718	017064				BGNSUB		
6719	017064			T32.4:			
6720	017064	104402			TRAP	C\$BSUB	
6721							
6722							;LOAD, READ AND CHECK TRACE RAM DATA IN BUFFER 59:48 WITH DATA PATTERN
6723							;OF 005555
6724							
6725	017066	012737	005555	002414	MOV	#005555,R6LOAD	;SETUP DATA PATTERN TO BE LOADED
6726	017074	004537	006426		JSR	R5,TRDIBF	;LOAD,READ AND CHECK TRAM DATA IN BUF
6727	017100	000010			.WORD	PTER8	;SELECT TRDI BITS 59:48
6728	017102				ENDSUB		
6729	017102			L10122:			
6730	017102	104403			TRAP	C\$FSUB	
6731							
6732	017104				BGNSUB		
6733	017104			T32.5:			
6734	017104	104402			TRAP	C\$BSUB	
6735							
6736							;CLEAR LOW BYTE OF CONTROL REGISTER 0. CDAL3 AND CDAL2 BEING CLEARED
6737							;WILL ASSERT THE SIGNAL TRSLO L WHICH WILL ENABLE THE OUTPUTS OF THE
6738							;TRACE RAM DATA IN BUFFERS
6739							
6740	017106	105037	002370		CLRB	ROLOAD	;SETUP TO CLEAR LOW BYTE
6741	017112	004737	006102		JSR	PC,LDRDRO	;GO LOAD, READ AND CHECK REG 0
6742	017116	001405			BEQ	1\$;IF LOADED OK THEN CONTINUE
6743	017120				ERRDF	1,ROEROR	;REGISTER 0 NOT EQUAL EXPECTED
6744	017120	104455			TRAP	C\$ERDF	
6745	017122	000001			.WORD	1	
6746	017124	000000			.WORD	0	
6747	017126	004604			.WORD	ROEROR	
6748	017130				CKLOOP		
6749	017130	104406			TRAP	C\$CLP1	
6750							
6751							;LOAD, READ AND CHECK TRACE RAM ADDRESS REGISTER WITH ADDRESS 0
6752							

HARDWARE TESTS MACY11 30(1046)
 CVCDBA.P11 10-SEP-81 15:42

16-SEP-81 15:15 PAGE 141

TEST 32: LOAD TRACE RAMS VIA SIGNALS CTR H AND CTR L

SEQ 0141

```

6753 017132 005037 006374 1$: CLR TRADRS ;SET ADDRESS TO BE LOADED TO 0
6754 017136 004737 006310 JSR PC,TRADLD ;GO LOAD AND CHECK TRACE RAM ADDRESS REG
6755
6756 ;SET PDAL6 IN CONTROL REGISTER 2 TO PRESET THE TRACING FLIP-FLOP TO
6757 ;THE HIGH STATE.
6758
6759 017142 052737 000100 002376 BIS #PDAL6,R2LOAD ;SETUP BIT TO BE LOADED
6760 017150 004737 006134 JSR PC,LDRDR2 ;GO LOAD, READ AND CHECK REGISTER 2
6761 017154 001405 BEQ 2$ ;IF LOADED OK THEN CONTINUE
6762 017156 ERRDF 2,,R2EROR ;REGISTER 2 NOT EQUAL EXPECTED
6763 017156 104457 TRAP C$ERDF
6764 017160 000002 .WORD 2
6765 017162 000000 .WORD 0
6766 017164 004704 .WORD R2EROR
6767 017166 CKLOOP
6768 017166 104406 TRAP C$CLP1
6769
6770 ;SET AND CLEAR CDAL6 IN CONTROL REGISTER 0. SETTING AND CLEARING CDAL6
6771 ;WILL CAUSE THE SIGNALS TRANST H AND TRST L TO PULSE. THIS WILL THEN
6772 ;CAUSE THE SIGNAL ANST L TO PULSE WHICH WILL CAUSE THE SIGNAL ORST L
6773 ;TO PULSE. WHEN THE TRACING FLIP-FLOP IS IN THE PRESET STATE AND THE
6774 ;SIGNALS TRANST H AND TRST L ARE BEING PULSED, A PULSE WILL OCCUR ON
6775 ;THE SIGNALS CTR L AND CTR H. THE SIGNAL CTR L WILL CAUSE THE TRACE RAM
6776 ;ADDRESS REGISTER TO BE INCREMENTED BY ONE. THE SIGNALS CTR L AND CTR H
6777 ;WILL LOAD THE DATA FROM THE TRACE RAM DATA IN BUFFER BITS TRDI 55:0
6778 ;INTO ADDRESS 0 OF THE TRACE RAMS.
6779
6780 017170 004737 006640 2$: JSR PC,TRANST ;SET AND CLEAR CDAL6 IN CONTROL REG 0
6781
6782 ;READ TRACE RAM ADDRESS REGISTER CHECKING THE THE SIGNAL "CTR L"
6783 ;INCREMENTED THE TRACE RAM ADDRESS REGISTER TO ADDRESS ONE.
6784
6785 017174 012737 000001 002414 4$: MOV #1,R6LOAD ;SETUP EXPECTED ADDRESS
6786 017202 004737 005256 JSR PC,READR6 ;GO READ AND CHECK TRAM ADDRESS REGISTER
6787 017206 001405 BEQ 5$ ;IF ADDRESS ONE THEN CONTINUE
6788 017210 ERRDF 4,TRADER,R026ER ;CTR L FAILED TO INCREMENT ADDRESS REG
6789 017210 104455 TRAP C$ERDF
6790 017212 000004 .WORD 4
6791 017214 002462 .WORD TRADER
6792 017216 004734 .WORD R026ER
6793 017220 CKLOOP
6794 017220 104406 TRAP C$CLP1
6795
6796 ;RESET THE TRACE RAM ADDRESS REGISTER TO ADDRESS 0. THE POINTER REGISTER
6797 ;ON EXIT FROM ROUTINE "TRADLD" WILL HAVE THE SIGNAL PTERO L ASSERTED.
6798
6799 017222 004737 006310 5$: JSR PC,TRADLD ;RESET TRAM ADDRESS REGISTER TO 0
6800
6801 ;SET CDAL2 TO A ONE AND CDAL3 TO A 0 IN CONTROL REGISTER 0 TO CAUSE THE
6802 ;SIGNAL TRSL1 L TO BE ASSERTED. THE SIGNAL TRSL1 L WILL ENABLE THE
6803 ;TRACE RAMS SELECTED TO BE READ.
6804
6805 017226 052737 005004 002370 BIS #CDAL2,R0LOAD ;SETUP BIT TO BE SET
6806 017234 004737 006102 JSR PC,LDNR0 ;GO LOAD, READ AND CHECK REGISTER 0
6807 017240 001405 BEQ 6$ ;IF LOADED OK THEN CONTINUE
6808 017242 ERRDF 1,,R0EROR ;REGISTER 0 NOT EQUAL EXPECTED

```

6809	C17242	104455				TRAP	C\$ERDF	
6810	017244	000001				.WORD	1	
6811	017246	000000				.WORD	0	
6812	C17250	004604				.WORD	ROEROR	
6813	017252					CKLOOP		
6814	017252	104406				TRAP	C\$CLP1	
6815								
6816								;ASSERT THE SIGNAL PTER L IN THE POINTER REGISTER VIA CONTROL REG 2.
6817								
6818	017254	004537	006376		6\$:	JSR	R5,ASSERT	;GO ASSERT PTER1
6819	017260	000001				.WORD	PTER1	
6820								
6821								;READ TRACE RAM DATA BITS TRDI 15:0 FOR A DATA PATTERN OF 151515
6822								
6823	017262	012737	151515	002414	7\$:	MOV	#151515,R6LOAD	;SETUP DATA PREVIOUSLY LOADED
6824	017270	005037	002416			CLR	R6MASK	;SETUP TO READ ALL 16 BITS
6825	017274	004737	006256			JSR	PC,READR6	;CHECK TRACE RAM DATA BITS TRDI 15:0
6826	017300	001405				BEQ	8\$;IF DATA OK THEN CONTINUE
6827	017302					ERRDF	4,TRAM15,TRAMER	;CTR L+H FAILED TO LOAD DATA
6828	017302	104455				TRAP	C\$ERDF	
6829	017304	000004				.WORD	4	
6830	017306	002776				.WORD	TRAM15	
6831	017310	004764				.WORD	TRAMER	
6832	017312					CKLOOP		
6833	017312	104406				TRAP	C\$CLP1	
6834								
6835								;ASSERT THE SIGNAL PTER2 L IN THE POINTER REGISTER VIA CONTROL REG 2
6836								
6837	017314	004537	006376		8\$:	JSR	R5,ASSERT	;GO ASSERT PTER2
6838	017320	000002				.WORD	PTER2	
6839								
6840								;READ TRACE RAM DATA BITS TRDI 31:16 FOR A DATA PATTERN OF 113131.
6841								
6842	017322	012737	113131	002414	9\$:	MOV	#113131,R6LOAD	;SETUP DATA PREVIOUSLY LOADED
6843	017330	004737	006256			JSR	PC,READR6	;CHECK TRACE RAM DATA BITS 31:16
6844	017334	001405				BEQ	10\$;IF DATA OK THEN CONTINUE
6845	017336					ERRDF	4,TRAM31,TRAMER	;CTR L+H FAILED TO LOAD DATA
6846	017336	104455				TRAP	C\$ERDF	
6847	017340	000004				.WORD	4	
6848	017342	003032				.WORD	TRAM31	
6849	017344	004764				.WORD	TRAMER	
6850	017346					CKLOOP		
6851	017346	104406				TRAP	C\$CLP1	
6852								
6853								;ASSERT THE SIGNAL PTER3 L IN THE POINTER REGISTER VIA CONTROL REG 2
6854								
6855	017350	004537	006376		10\$:	JSR	R5,ASSERT	;GO ASSERT PTER3
6856	017350	000003				.WORD	PTER3	
6857								
6858								;READ TRACE RAM DATA BITS TRDI 47:32 FOR A DATA PATTERN OF 074747
6859								
6860	017356	012737	074747	002414	1\$:	MOV	#074747,R6LOAD	;SETUP DATA PATTERN PREVIOUSLY LOADED
6861	017364	004737	006256			JSR	PC,READR6	;CHECK TRACE RAM DATA BITS 47:32
6862	017370	001405				BEQ	12\$;IF LOADED OK THEN CONTINUE
6863	017372					ERRDF	4,TRAM47,TRAMER	;CTR L+H FAILED TO LOAD DATA
6864	017372	104455				TRAP	C\$ERDF	

```

6865 017374 000004          .WORD 4
6866 017376 003067          .WORD TRAM47
6867 017400 004764          .WORD TRAMER
6868 017402          CKLOOP
6869 017402 104406          TRAP C$CLP1
6870
6871          ;ASSERT THE SIGNAL PTER4 L IN THE POINTER REGISTER VIA CONTROL REG 2
6872
6873 017404 004537 006376    12$: JSR R5,ASSERT          ;GO ASSERT PTER4
6874 017410 000004
6875
6876          ;READ TRACE RAM DATA BITS TRD! 55:48 FOR A LATA PATTERN OF '55'
6877
6878 017412 012737 000155 002414 7$: MOV #155,R6LOAD          ;SETUP DATA PREVIOUSLY WRITTEN -4 BITS
6879 017420 012737 177400 002416    MOV #177400,R6MASK        ;SETUP TO IGNORE UNUSED BITS
6880 017426 004737 006256          JSR PC,READR6             ;CHECK TRACE RAM DATA BITS 55:48
6881 017432 001404          BEQ 14$                   ;IF DATA OK THEN CONTINUE
6882 017434          ERRDF 4,TRAM55,TRAMER ;CTR L+H FAILED TO LOAD DATA
6883 017434 104455          TRAP C$ERDF
6884 017436 000004          .WORD 4
6885 017440 003124          .WORD TRAM55
6886 017442 004534          .WORD TRAMER
6887 017444          14$: ENDSUB
6888 017444          L10123:
6889 017444 104403          TRAP C$ESUB
6890 017446          ENDTST
6891 017446          L10116:
6892 017446 104401          TRAP C$ETST
6893

```


TEST 33: OR ADDRESS REG TEST (1'S + 0'S, 0'S + 1'S)

.SBTTL TEST 33 OR ADDRESS REG TEST (1'S + 0'S, 0'S + 1'S)

..**
: THIS TEST WILL CHECK THE OR ADDRESS REGISTER BITS (ORAD 3:0) BY LOADING AN
: ALTERNATING ONES AND ZEROES DATA PATTERN (12) AND THEN AN ALTERNATING ZEROES
: AND ONES DATA PATTERN (05). TO WRITE AND READ THE OR ADDRESS REGISTER, THE
: PROGRAM WILL CLEAR CONTROL REGISTER 0 BITS (CDAL 7:0). (CDAL7 BEING A ZERO
: WILL ENABLE THE OUTPUTS OF THE OR ADDRESS REGISTER. THE PROGRAM WILL SET
: PDAL3 TO PDAL0 TO ALL ONES WHICH WILL CAUSE THE SIGNAL PTER15 L TO BE ASSERTED
: IN THE POINTER REGISTER. ON A WRITE COMMAND TO CONTROL REGISTER 6 WITH THE
: SIGNAL PTER15 L ASSERTED, A PULSE WILL BE ISSUED ON THE SIGNAL WPT15 H. THE
: SIGNAL WPT15 H WILL LOAD THE DATA ON THE WRITE COMMAND INTO OR ADDRESS REGIS
: TER BITS ORAD3 TO ORAD0. ON A READ COMMAND TO CONTROL REGISTER 6 WITH THE
: SIGNAL PTER15 L ASSERTED, A PULSE WILL BE ISSUED ON THE SIGNAL RPT15 H. THE
: SIGNAL RPT15 H WILL READ THE DATA FROM THE OR ADDRESS REGISTER.
:--

6894
6895
6896
6897
6898
6899
6900
6901
6902
6903
6904
6905
6906
6907
6908
6909
6910
6911 017450
6912 017450
6913 017450 004737 005474
6914
6915 017454
6916 017454 104404
6917
6918
6919
6920
6921
6922
6923
6924 017456 004537 006376
6925 017462 000017
6926
6927
6928
6929
6930
6931
6932 017464 012737 000012 002414 18:
6933 017472 012737 177760 002416
6934 017500 004737 006250
6935 017504 001405
6936 017506
6937 017506 104455
6938 017510 000004
6939 017512 003161
6940 017514 004734
6941 017516
6942 017516 104406
6943

```
T33:: BGNTST
      JSR    PC,INITED          ;SELECT AND INITIALIZE STATE ANALYZER

      BGNSEG
      TRAP   C$BSEG

      ;CONTROL REGISTER 0 BITS (DAL 7:0) ARE CLEARED IN THE ROUTINE "INITED".
      ;CDAL7 BEING A 0 WILL ENABLE THE OUTPUTS OF THE OR ADDRESS REGISTER.

      ;SET THE SIGNAL PTER15 L IN THE POINTER REGISTER BY LOADING ALL ONES
      ;INTO PDAL BITS 3:0 IN CONTROL REGISTER 2.

      JSR    R5,ASSERT          .GO ASSERT PTER15
      .WORD  PTER15

      ;WRITE, READ AND CHECK OR ADDRESS REGISTER WITH AN ALTERNATING ONES
      ;AND ZEROES DATA PATTERN (12). THE SIGNAL WPT15 H WILL PULSE ON A
      ;WRITE COMMAND TO CONTROL REGISTER 6. THE SIGNAL RPT15 H WILL PULSE
      ;ON A READ COMMAND TO CONTROL REGISTER 6.

      MOV    #12,R6LOAD          ;SETUP ONES AND ZEROES DATA PATTERN
      MOV    #177760,R6MASK      ;SETUP TO IGNORE UNUSED BITS
      JSR    PC,LDRDR6          .LOAD, RAD AND CHECK OR ADDRESS REG
      BEQ    Z$                  ;IF LOADED OK THEN CONTINUE
      ERDF   4,ORADR,R026ER      ;OR ADDRESS REG NOT EQUAL 12
      TRAP   C$ERDF

      .WORD  4
      .WORD  ORADR
      .WORD  R026ER
      CKLOOP
      TRAP   C$CLP1
```

```

6944
6945
6946
6947
6948
6949
6950 017520 012737 000005 002414 2$: MOV #5,R6LOAD ;SETUP ZEROES AND ONES DATA PATTERN
6951 017526 004737 006250 JSR PC,LDRDR ;LOAD,READ AND CHECK OR ADDRESS REG
6952 017532 001404 BEQ 3$ ;IF LOADED OK THEN CONTINUE
6953 017534 ERRDF 4,ORADR,R026ER ;OR ADDRESS REG NOT EQUAL TO 5
6954 017534 104455 TRAP C$ERDF
6955 017536 000004 .WORD 4
6956 017540 003161 .WORD ORADR
6957 017542 004734 .WORD R026ER
6958 017544 3$: ENDSEG
6959 017544 10000$: TRAP C$ESEG
6960 017544 104405
6961
6962 017546 L10124: ENDTST
6963 017546
6964 017546 104401 TRAP C$ETST

```

```

;WRITE, READ AND CHECK OR ADDRESS REGISTER WITH AN ALTERNATING 2E JES
;AND ONES DATA PATTERN (05). THE SIGNAL WPT15 H WILL PULSE ON A WRITE
;COMMAND TO CONTROL REGISTER 6. THE SIGNAL RPT15 H WILL PULSE ON A
;READ COMMAND TO CONTROL REGISTER 6.

```

```

;SETUP ZEROES AND ONES DATA PATTERN
;LOAD,READ AND CHECK OR ADDRESS REG
;IF LOADED OK THEN CONTINUE
;OR ADDRESS REG NOT EQUAL TO 5

```

6965
6966
6967
6968
6969
6970
6971
6972
6973 017550
6974 017550
6975 017550 004737 005474
6976 017554 012737 177760 002416
6977 017562 005037 002414
6978
6979
6980
6981
6982
6983 017566
6984 017566 104404
6985
6986
6987
6988
6989 017570 004537 006376
6990 017574 000017
6991
6992
6993
6994
6995
6996
6997
6998
6999 017576 004737 006250
7000 017572 001404
7001 017604
7002 017604 104455
7003 017606 000004
7004 017610 003161
7005 017612 004734
7006 017614
7007 017614
7008 017614 104405
7009
7010 017616 005237 002414
7011 017622 032737 000020 002414
7012 017630 001756
7013 017632
7014 017632
7015 017632 104401
7016

.SBTTL TEST 34: OR ADDRESS REG TEST USING BINARY COUNT PATTERN

: THIS TEST WILL CHECK THE OR ADDRESS REGISTER BITS ORAD 3:0 USING A BINARY
: COUNT PATTERN. THE DATA PATTERN WILL START AS ZERO AND BE INCREMENTED UNTIL
: THE DATA PATTERN 17 HAS BEEN LOADED AND CHECKED.

T34:: BGNST
JSR PC,INITED ;SELECT AND INITIALIZE STATE ANALYZER
MOV #177760,R6MASK ;SETUP TO IGNORE UNUSED BITS
CLR R6LOAD ;SETUP INITIAL PATTERN TO 0

:CONTROL REGISTER 0 BITS CDAL 7:0 ARE CLEARED ON EXIT FROM ROUTINE
: "INITED". THE SIGNAL CDAL7 BEING CLEARED WILL ENABLE THE OUTPUTS
: OF THE OR ADDRESS REGISTER.

1\$: BGNSEG
TRAP C\$BSEG

:SET THE SIGNAL PTER15 L IN THE POINTER REGISTER BY SETTING PDAL 3:0
: TO ALL ONES IN CONTROL REGISTER 2.

JSR R5,ASSERT ;GO ASSERT PTER15 L
.WORD PTER15

:WRITE, READ AND CHECK THE OR ADDRESS REGISTER WITH THE DATA PATTERN
: IN LOCATION "R6LOAD". A PULSE WILL BE ISSUED ON THE SIGNAL WPT15 H
: WHEN A WRITE COMMAND IS ISSUED TO CONTROL REGISTER 6. A PULSE WILL
: BE ISSUED ON THE SIGNAL RPT15 H WHEN A READ COMMAND IS ISSUED TO
: CONTROL REGISTER 6. THE SIGNAL WPT15 H WILL WRITE THE OR ADDRESS REG-
: ISTER AND THE SIGNAL RPT15 H WILL READ THE OR ADDRESS REGISTER.

2\$: JSR PC,LDRDR6 ;GO LOAD, READ AND CHECK OR ADDRESS REG
BEQ 3\$;IF LOADED OK THEN CONTINUE
ERRDF 4,ORADR,R026ER ;OR ADDRESS REGISTER NOT EQUAL EXPECTED
TRAP C\$ERDF

.WORD 4
.WORD ORADR
.WORD R026ER

3\$: ENDSEG
10000\$: TRAP C\$ESEG

INC R6LOAD ;INCREMENT THE DATA PATTERN BY 1
BIT #BIT4,R6LOAD ;CHECK IF DONE
BEQ 1\$;IF NOT LOAD AND CHECK NEXT PATTERN

ENDTST
L10125: TRAP C\$ETST

TEST 35: OR ARRAY DATA TEST - ORO 7:0 (1'S + 0'S, 0'S + 1'S)

SEQ 0147

7017
7018
7019
7020
7021
7022
7023
7024
7025
7026
7027
7028
7029
7030
7031
7032
7033
7034
7035
7036
7037
7038
7039
7040
7041
7042
7043
7044
7045
7046
7047
7048
7049
7050
7051
7052
7053
7054
7055
7056
7057
7058
7059
7060
7061
7062
7063
7064
7065
7066
7067
7068
7069
7070
7071
7072

.SBTTL TEST 35: OR ARRAY DATA TEST - ORO 7:0 (1'S + 0'S, 0'S + 1'S)

..*
: THIS TEST WILL CHECK EACH LOCATION OF THE OR ARRAY RAM (ORO 7:0) WITH AN
: ALTERNATING ONES AND ZEROES DATA PATTERN (252) AND AN ALTERNATING ZEROES AND
: ONES DATA PATTERN (125).

: THE FOLLOWING SEQUENCE WILL BE REPEATED FOR EACH ADDRESS OF THE OR ARRAY RAM:

: THE TEST WILL CLEAR ALL THE LOW BITS IN CONTROL REGISTER 0 TO INITIALIZE
: CONTROL REGISTER 0. CDAL7 ON A ZERO WILL ENABLE THE OUTPUTS OF THE OR
: ADDRESS REGISTER. CDAL4 ON A ZERO WILL ALLOW ONLY ONE AND/OR ARRAY RAMS TO
: BE SELECTED VIA THE POINTER REGISTER. THE OR ARRAY RAMS WILL BE SELECTED IN
: THIS TEST BY SETTING PTER15 L IN THE POINTER REGISTER WHICH WILL CAUSE THE
: SIGNAL PLSL15 L TO BE ASSERTED. THE SIGNAL PLSL15 L WILL ENABLE THE OR ARRAY
: RAMS TO BE WRITTEN OR READ. THE TEST WILL LOAD THE ADDRESS TO BE TESTED INTO
: THE OR ADDRESS REGISTER. TO LOAD THE ADDRESS, THE PROGRAM WILL ISSUE A WRITE
: COMMAND TO CONTROL REGISTER 6. WHEN A WRITE COMMAND IS ISSUED TO CONTROL REG-
: ISTER 6 WITH THE SIGNAL PTER15 L ASSERTED, A PULSE WILL BE ISSUED ON THE SIGNAL
: WPT15 H WHICH WILL LOAD THE OR ADDRESS REGISTER. TO READ THE OR ADDRESS REGIS-
: TER, THE TEST WILL ISSUE A READ COMMAND TO CONTROL REGISTER 6 WHICH WILL CAUSE
: A PULSE ON THE SIGNAL RPT15 H. THE SIGNAL RPT15 H WILL READ THE DATA FROM THE
: OR ADDRESS REGISTER. THE TEST WILL NOW WRITE AND READ THE OR ARRAY RAM LOCA-
: TION WITH AN ALTERNATING ONES AND ZEROES DATA PATTERN (252). TO WRITE THE
: OR ARRAY RAM LOCATION, THE TEST WILL ISSUE A WRITE COMMAND TO CONTROL REGIS-
: TER 4. WHEN A WRITE COMMAND IS ISSUED TO CONTROL REGISTER 4 WITH THE SIGNAL
: PTER15 L ASSERTED, A PULSE WILL BE ISSUED ON THE SIGNAL WPLA15 L. THE SIGNAL
: WPLA15 L WILL WRITE THE DATA INTO THE OR ARRAY RAM LOCATION. TO READ THE OR
: ARRAY RAM LOCATION, THE TEST WILL ISSUE A READ COMMAND TO CONTROL REGISTER 4.
: THE TEST WILL NOW LOAD, READ AND CHECK THE RAM LOCATION WITH AN ALTERNATING
: ZEROS AND ONES DATA PATTERN (125). THE TEST WILL THEN SEQUENCE TO THE NEXT
: ADDRESS TO BE TESTED UNTIL ALL OR ARRAY RAM LOCATIONS HAVE BEEN CHECKED.

T35:: BGNTST
JSR PC,INITED ;SELECT AND INITIALIZE STATE ANALYZER
CLR R6LOAD ;SETUP STARTING ADDRESS TO BE 0
MOV #177760,R6MASK ;SETUP TO IGNORE UNUSED BITS

18: BGNSEG
TRAP CSBSEG
: CLEAR THE LOW BYTE OF CONTROL REGISTER 0. CDAL7 BEING A 0 WILL ENABLE
: THE OUTPUTS OF THE OR ADDRESS REGISTER. CDAL4 BEING A ZERO WILL CAUSE
: ONLY ONE AND/OR ARRAY RAM TO BE SELECTED VIA THE POINTER REGISTER. IN
: THIS TEST PTER15 L WILL SELECT THE OR ARRAY RAMS.

CLRB R0LOAD ;SETUP TO CLEAR LOW BYTE
JSR PC,LDR0 ;GO LOAD, READ AND CHECK REGISTER 0
B 0 28 ;IF LOADED OK THEN CONTINUE
ERRDF 1,ROEROR ;REGISTER 0 NOT EQUAL EXPECTED
TRAP CSERDF
.WORD 1
.WORD 0
.WORD ROEROR

017634
017634
017634 004737 005474
017640 005037 002414
017644 012737 177760 002416
017652
017652 104404
017654 105037 002370
017660 004737 006102
017664 001405
017666
017666 104455
017670 000001
017672 000000
017674 004604

```

7073 017676          CKLOOP
7074 017676 104406  TRAP   C$CLP1
7075
7076                ;SET THE SIGNAL PTER15 L IN THE POINTER REGISTER BY SETTING PDAL 3:0
7077                ;TO ALL ONES IN CONTROL REGISTER 2.
7078
7079 017700 004537 006376 28:   JSR    R5,ASSERT          ;GO ASSERT PTER15
7080 017704 000017          .WORD  PTER15
7081
7082                ;LOAD, READ AND CHECK OR ADDRESS REGISTER WITH THE CONTENTS OF LOCATION
7083                ;"R6LOAD". ON A WRITE COMMAND TO CONTROL REGISTER 6 WITH THE SIGNAL
7084                ;PTER15 L ASSERTED, A PULSE WILL BE ISSUED ON THE SIGNAL WPT15 H WHICH
7085                ;WILL LOAD THE ADDRESS INTO THE OR ADDRESS REGISTER. ON A READ COMMAND
7086                ;TO CONTROL REGISTER 6 WITH THE SIGNAL PTER15 L ASSERTED, A PULSE WILL
7087                ;BE ISSU ON THE SIGNAL RPT15 H WHICH WILL READ THE DATA FROM THE OR
7088                ;ADDRESS REGISTER.
7089
7090 017706 004737 006250 38:   JSR    PC,LDR6          ;GO LOAD AND CHECK OR ADDRESS REG
7091 017712 001405          BEQ    -8              ;IF LO * THEN CONTINUE
7092 017714          ERRDF  4,ORADR,R026ER ;OR ADD . REG NOT EQUAL EXPECTED
7093 017714 104455          TRAP   C$ERDF
7094 017716 000004          .WORD  4
7095 017720 003161          .WORD  ORADR
7096 017722 004734          .WORD  R026ER
7097 017724          CKLOOP
7098 017724 104406          TRAP   C$CLP1
7099
7100                ;LOAD, READ AND CHECK OR ARRAY RAM LOCATION ADDRESSED BY THE OR ADDRESS
7101                ;REGISTER. AN ALTERNATING ONES AND ZEROES DATA PATTERN (252) WILL BE
7102                ;WRITTEN INTO THE LOCATION. THE OR ARRAY RAMS ARE ENABLED BY THE SIGNAL
7103                ;PLSL15 L. THE SIGNAL PLSL15 L IS GENERATED BY PTER15 L BEING ASSERTED
7104                ;IN THE POINTER REGISTER AND CDAL4 BEING SET TO A 0 IN CONTROL REGISTER
7105                ;0. WHEN A WRITE COMMAND IS ISSUED TO CONTROL REGISTER 4 WITH THE SIGNAL
7106                ;PTER15 L ASSERTED, A PULSE WILL BE ISSUED ON THE SIGNAL WPLA15 L. THE
7107                ;SIGNAL WPLA15 L WILL WRITE THE DATA ON THE WRITE COMMAND INTO THE OR
7108                ;ARRAY LOCATION. ON A READ COMMAND TO CONTROL REGISTER 4 DATA WILL
7109                ;BE READ FROM THE OR ARRAY RAM.
7110
7111 017726 012737 000252 002402 48:  MOV    #25,R4LOAD      ;SETUP ONES AND ZEROES PATTERN
7112 017734 012737 177400 002406  MOV    #177400,R4MASK  ;SETUP TO IGNORE UNUSED BITS
7113 017742 004737 006202          JSR    PC,LDRDR4      ;GO LOAD, READ AND CHECK OR ARRAY RAM
7114 017746 001405          BEQ    58              ;IF LOADED OK THEN CONTINUE
7115 017750          ERRDF  3,ORDATA,R4EROR  ;OR ARRAY RAM DATA ERROR - ORO 7:0
7116 017750 104455          TRAP   C$ERDF
7117 017752 000003          .WORD  3
7118 017754 003512          .WORD  ORDATA
7119 017756 004720          .WORD  R4EROR
7120 017760          CKLOOP
7121 017760 104406          TRAP   C$CLP1
7122

```

```
7123
7124                                     :LOAD, READ AND CHECK OR ARRAY RAM LOCATION ADDRESSED BY THE OR ADDRESS
7125                                     :REGISTER WITH AN ALTERNATING ZEROES AND ONES DATA PATTERN (125).
7126
7127 017762 012737 000125 002402 5$: MOV #125,R4LOAD ;SETUP ZEROES AND ONES DATA PATTERN
7128 017770 004737 006202 JSR PC,LDRDR4 ;GO LOAD, READ AND CHECK OR ARRAY RAM
7129 017774 001404 BEQ 6$ ;IF DATA OK THEN CONTINUE
7130 017776 ERRDF 3,ORDATA,R4EROR ;OR ARRAY RAM DATA ERROR - OR0 7:0
7131 017776 104455 TRAP C$ERDF
7132 020000 000003 .WORD 3
7133 020002 003512 .WORD ORDATA
7134 020004 004720 .WORD R4EROR
7135 020006 6$: ENDSEG
7136 020006 10000$:
7137 020006 104405 TRAP C$ESEG
7138
7139 020010 005237 002414 INC R6LOAD ;UPDATE THE OR ADDRESS BY ONE
7140 020014 032737 000020 002414 BIT #BIT4,R6LOAD ;CHECK IF DONE ALL ADDRESSES
7141 020022 001713 BEQ 1$ ;IF NOT THEN LOAD NEXT ADDRESS
7142
7143 020024 ENDTST
7144 020024 10124$:
7145 020024 104401 TRAP C$ETST
7146
```

7147
7148
7149
7150
7151
7152
7153
7154
7155
7156
7157
7158
7159
7160
7161
7162
7163
7164
7165
7166
7167
7168
7169
7170
7171
7172
7173
7174
7175
7176
7177
7178
7179
7180
7181
7182
7183
7184
7185
7186
7187
7188
7189
7190
7191
7192
7193
7194
7195
7196
7197
7198
7199
7200
7201
7202

.SBTTL TEST 36: OR ARRAY RAM ADDRESS/SHORT TEST (ORO 7:0)

```

: **
: THIS TEST WILL CHECK THAT ALL ADDRESSES IN THE OR ARRAY RAM CAN BE ADDRESSED
: CORRECTLY AND THAT WRITING ONE ADDRESS WILL NOT WRITE ANOTHER ADDRESS PREVIOUSLY
: WRITTEN (ADDRESS SHORT). THE TEST WILL WRITE AND CHECK EACH LOCATION OF THE
: OR ARRAY RAMS WITH DATA EQUAL TO ITS ADDRESS. THE DATA PATTERN FOR THE TOP 4
: BITS OF THE OR ARRAY RAM WILL BE THE SAME AS THE LOW 4 BITS OF THE OR ARRAY
: RAM. AFTER WRITING ALL LOCATIONS OF THE OR ARRAY RAM, THE TEST WILL READ EACH
: LOCATION OF THE OR ARRAY RAM CHECKING THE DATA TO BE EQUAL TO ITS ADDRESS. THE
: TEST WILL THEN READ EACH LOCATION CHECKING THE DATA TO BE EQUAL TO ITS ADDRESS
: AND THEN WRITING AND CHECKING THE LOCATION WITH DATA EQUAL TO THE 1'S COMPLE-
: MENT OF ITS ADDRESS. IF A LOCATION ON THE FIRST READ DOES NOT EQUAL ITS
: ADDRESS, THEN WRITING A PREVIOUS LOCATION PROBABLY WRITE THE LOCATION IN ERROR
: ALSO. AFTER ALL LOCATIONS HAVE BEEN TESTED IN THIS MANNER, THE PROGRAM WILL
: READ THE OR ARRAY RAMS AGAIN CHECKING EACH LOCATION TO CONTAIN AS DATA THE
: ONES COMPLEMENT OF ITS ADDRESS.
: --
  
```

```

T36:: BGNTST
      JSR      PC,INITED          ;SELECT AND INITIALIZE STATE ANALYZER

*36.1: BGNSUB
      TRAP    C$BSUB

      CLR     R6LOAD              ;SETUP OR ADDRESS TO BE INITIALLY 0
      MOV     #177760,R6MASK      ;SETUP TO IGNORE UNUSED BITS IN REG 6
      MOV     #177400,R4MASK      ;SETUP TO IGNORE UNUSED BITS IN REG 4

1$:   BGNSEL
      TRAP    C$BSEG

      ;CLEAR THE LOW BYTE OF CONTROL REGISTER 0. CDAL4 ON A ZERO WILL ENABLE
      ;ONLY ONE AND/OR ARRAY RAM TO BE SELECTED VIA THE POINTER REGISTER. IN
      ;THIS TEST, THE SIGNAL PTER15 L WILL SELECT THE OR ARRAY RAMS. CDAL7 ON
      ;A ZERO WILL ENABLE THE OUTPUTS OF THE OR ADDRESS REGISTER.

      CLRB   ROLOAD              ;SETUP TO CLEAR THE LOW BYTE
      JSR    PC,LDRDR0           ;GO LOAD, READ AND CHECK REGISTER 0
      BEQ    Z$                  ;IF LOADED OK THEN CONTINUE
      ERDF   1,,ROER,          ;REGISTER 0 NOT EQUAL EXPECTED
      TRAP   C$ERDF

      .WORD  1
      .WORD  0
      .WORD  ROEROR
      CKLCOF
      TRAP   C$IP1

      ;SET THE SIGNAL PTER15 L IN THE POINTER REGISTER VIA CONTROL REGISTER 2

Z$:   JSR     R5,ASSERT           ;GO ASSERT PTER15
      .WORD  PTER15

      ;LOAD, READ AND CHECK OR ADDRESS REGISTER WITH THE CONTENTS OF LOCATION
  
```

```

020026
020026 004737 005474
020032
020032 104402
020034 005037 002414
020040 012737 177760 002416
020046 012737 177400 002406
020054
020054 104404
020056 105037 002370
020062 004737 006102
020066 001405
020070
020070 104455
020072 000001
020074 000000
020076 004604
020100
020100 104406
020102 004537 006376
020106 000017
  
```

```

7203          ;'R6LOAD'.
7204
7205 020110 004737 006250 3$: JSR PC,LDRDR6 ;GO LOAD READ AND CHECK OR ADDRESS REG
7206 020114 001405 BEQ 4$ ;IF LOADED OK THEN CONTINUE
7207 020116 ERRDF 4,ORADR,R026ER ;OR ADDRESS REGISTER NOT EQUAL EXPECTED
7208 020116 104455 TRAP C$ERDF
7209 020120 000004 .WORD 4
7210 020122 003161 .WORD ORADR
7211 020124 004734 .WORD R026ER
7212 020126 CKLOOP
7213 020126 104406 TRAP C$CLP1
7214
7215          ;LOAD, READ AND CHECK OR ARRAY RAM LOCATION WITH DATA EQUAL TO THE
7216          ;ADDRESS BEING TESTED. THE DATA FOR THE TOP 4 BITS WILL BE EQUAL TO
7217          ;THE DATA PATTERN OF THE LOW 4 BITS.
7218
7219 020130 013701 002414 4$: MOV R6LOAD,R1 ;GET THE ADDRESS BEING TESTED
7220 020134 006301 ASL R1 ;MOVE ADDRESS TO TOP 4 BITS
7221 020136 006301 ASL R1
7222 020140 006301 ASL R1
7223 020142 006301 ASL R1
7224 020144 063701 002414 ADD R6LOAD,R1 ;ADD ADDRESS BACK INTO LOW 4 BITS
7225 020150 010137 002402 MOV R1,R4LOAD ;SAVE THE DATA PATTERN
7226 020154 004737 006202 JSR PC,LDRDR4 ;GO LOAD READ AND CHECK OR ARRAY RAM
7227 020160 001404 BEQ 5$ ;IF DATA LOADED OK THEN CONTINUE
7228 020162 ERRDF 3,ORDATA,R4EROR ;OR ARRAY RAM DATA ERROR (ORO 7:0)
7229 020162 104455 TRAP C$ERDF
7230 020164 000003 .WORD 3
7231 020166 003512 .WORD ORDATA
7232 020170 004720 .WORD R4EROR
7233 020172 5$: ENDSEG
7234 020172 10000$:
7235 020172 104405 TRAP C$ESEG
7236
7237 020174 005237 002414 INC R6LOAD ;UPDATE THE OR ADDRESS TO NEXT ONE
7238 020200 032737 000020 002414 BIT #BIT4,R6LOAD ;CHECK IF ALL LOCATIONS HAVE BEEN TESTED
7239 020206 001722 BEQ 1$ ;IF NOT THEN DO NEXT LOCATION
7240 020210 ENDSUB
7241 020210 L10130:
7242 020210 104403 TRAP C$ESUB
7243
7244          ;THE FOLLOWING SECTION OF CODE WILL READ EACH LOCATION OF THE OR ARRAY
7245          ;RAMS CHECKING THE LOCATIONS TO CONTAIN ITS ADDRESS AS DATA.
7246
7247 020212 BGN$SUB
7248 020212 T36.2:
7249 020212 104402 TRAP C$B$SUB
7250
7251          ;ON ENTRANCE TO THIS SUB TEST, CDAL4 WILL BE CLEARED IN CONTROL REGISTER 0,
7252          ;AND THE SIGNAL PTER15 L WILL BE ASSERTED IN THE POINTER REGISTER VIA
7253          ;CONTROL REGISTER 2.
7254
7255 020214 005037 002414 CLR R6LOAD ;SETUP OR ADDRESS TO START AT 0
7256
7257 020220 1$: BGNSEG
7258 020220 10440: TRAP C$B$SEG
  
```



```

7259
7260 ;LOAD,READ AND CHECK OR ADDRESS REGISTER WITH THE CONTENTS OF 'R6LOAD'
7261
7262 020222 004737 006250 JSR PC,LDRDR6 ;GO LOAD, READ AND CHECK OR ADDRESS REG
7263 020226 001405 BEQ 2$ ;IF LOADED OK THEN CONTINUE
7264 020230 ERRDF 4,ORADR,R026ER ;OR ADDRESS REG NOT EQUAL EXPECTED
7265 020230 104455 TRAP C$ERDF
7266 020232 000004 .WORD 4
7267 020234 003161 .WORD ORADR
7268 020236 004734 .WORD R026ER
7269 020240 CKLOOP
7270 020240 104406 TRAP C$CLP1
7271
7272 ;READ AND CHECK OR ARRAY RAM LOCATION TO CONTAIN AS DATA ITS OWN ADDRESS.
7273 ;THE DATA FOR THE TOP 4 BITS WILL BE THE SAME AS THE DATA FOR THE LOW
7274 ;4 BITS.
7275
7276 020242 013701 002414 2$: MOV R6LOAD,R1 ;GET THE ADDRESS BEING TESTED
7277 020246 006301 ASL R1 ;PUT THE ADDRESS IN TOP 4 BITS
7278 020250 006301 ASL R1
7279 020252 006301 ASL R1
7280 020254 006301 ASL R1
7281 020256 063701 002414 ADD R6LOAD,R1 ;ADD ADDRESS BACK INTO LOW 4 BITS
7282 020262 010137 002402 MOV R1,R4LOAD ;SAVE DATA PATTERN PREVIOUSLY LOADED
7283 020266 010137 002404 MOV R1,R4GOOD ;SETUP EXPECTED DATA
7284 020272 004737 006216 JSR PC,R4ADR4 ;GO READ AND CHECK OR ARRAY DATA
7285 020276 001404 BEQ 3$ ;IF DATA OK THEN CONTINUE
7286 020300 ERRDF 3,ORDATA,R4EROR ;OR ARRAY DATA NOT EQUAL TO ADDRESS
7287 020300 104455 TRAP C$ERDF
7288 020302 000003 .WORD 3
7289 020304 003512 .WORD ORDATA
7290 020306 004720 .WORD R4EROR
7291 020310 3$: ENDSEG
7292 020310 10000$:
7293 020310 104405 TRAP C$ESEG
7294
7295 020312 004737 002414 INC R6LOAD ;UPDATE OR ADDRESS REGISTER ADDRESS
7296 020316 032737 000020 002414 BIT #BIT4,R6LOAD ;CHECK IF ALL ADDRESSES CHECKED
7297 020324 001735 BEQ 1$ ;IF NOT THEN DO NEXT ADDRESS
7298 020326 ENDSUB
7299 C 1326 L10.71:
7300 020326 104403 TRAP C$ESUB
7301
7302 ;THE FOLLOWING SECTION OF CODE WILL READ EACH LOCATION OF THE OR ARRAY
7303 ;RAM CHECKING THE DATA TO EQUAL ITS ADDRESS AND THEN WRITING AN CHECK-
7304 ;ING THE LOCATION WITH DATA EQUAL TO THE ONES COMPLEMENT OF ITS ADDRESS.
7305
7306 020330 BGNSUB
7307 020330 T36.3:
7308 020330 104402 TRAP C$BSUB
7309
7310 ;ON ENTRANCE TO THIS SUB TEST, CDAL4 WILL BE CLEARED IN CONTROL REGISTER 0.
7311 ;THE SIGNAL, PTER15 L, WILL BE ASSERTED IN THE POINTER REGISTER VIA
7312 ;CONTROL REGISTER 2.
7313
7314 020332 005037 002414 CLR R6LOAD ;SETUP OR ADDRESS REG TO BE ADDRESS C

```

```

7315
7316 020336
7317 020336 104404
7318
7319
7320
7321
7322 020340 004737 006250
7323 020344 001405
7324 020346
7325 020346 104455
7326 020350 000004
7327 020352 003161
7328 020354 004734
7329 020356
7330 020356 104406
7331
7332
7333
7334
7335
7336 020360 013701 002414
7337 020364 006301
7338 020366 006301
7339 020370 006301
7340 020372 006301
7341 020374 063701 002414
7342 020400 010137 002402
7343 020404 010137 002404
7344 020410 004737 006216
7345 020414 001405
7346 020416
7347 020416 104455
7348 020420 000003
7349 020422 003512
7350 020424 004720
7351 020426
7352 020426 104406
7353
7354
7355
7356
7357 020430 005137 002402
7358 020434 042737 177400 002402
7359 020442 004737 006202
7360 020446 001404
7361 020450
7362 020450 104455
7363 020452 000003
7364 020454 003512
7365 020456 004720
7366 020460
7367 020460
7368 020460 104405
7369
7370 020462 005237 002414
  
```

```

1$: BGNSEG
TRAP CSBSEG

;LOAD, READ AND CHECK OR ADDRESS REGISTER WITH THE CONTENTS OF LOCATION
;'R6LOAD'.

JSR PC,LDRDR6 ;GO LOAD, READ AND CHECK OR ADDRESS REG
BEQ 2$ ;IF LOADED OK THEN CONTINUE
ERRDF 4,ORADR,R026ER ;OR ADDRESS REGISTER NOT EQUAL EXPECTED
TRAP C$ERDF
.WORD 4
.WORD ORADR
.WORD R026ER
CKLOOP
TRAP C$CLP1

;READ AND CHECK OR ARRAY RAM LOCATION TO CONTAIN AS ITS DATA ITS OWN
;ADDRESS. THE DATA IN THE TOP 4 BITS WILL BE THE SAME AS IN THE LOW
;4 BITS.

2$: MOV R6LOAD,R1 ;GET THE OR ADDRESS REG ADDRESS
ASL R1 ;MOVE IT TO TOP 4 BITS
ASL R1
ASL R1
ASL R1
ADD R6LOAD,R1 ;ADD ADDRESS INTO LOW 4 BITS
MOV R1,R4LOAD ;SAVE THE DATA PREVIOUSLY LOADED
MOV R1,R4GOOD ;SETUP EXPECTED DATA
JSR PC,READR4 ;GO READ AND CHECK OR ARRAY DATA
BEQ 3$ ;IF DATA OK THEN CONTINUE
ERRDF 3,ORDATA,R4EROR ;OR ARRAY RAM DATA NOT EQUAL ADDRESS
TRAP C$ERDF
.WORD 3
.WORD ORDATA
.WORD R4EROR
CKLOOP
TRAP C$CLP1

;LOAD, READ AND CHECK OR ARRAY RAM LOCATION WITH THE ONES COMPLEMENT
;OF ITS ADDRESS. THE TOP 4 BITS WILL EQUAL THE LOW 4 BITS.

3$: COM R4LOAD ;COMPLIMENT THE DATA
BIC #177400,R4LOAD ;CLEAR THE HIGH BYTE OF DATA
JSR PC,LDRDR4 ;GO LOAD, READ AND CHECK OR ARRAY DATA
BEQ 4$ ;IF DATA OK THEN CONTINUE
ERRDF 3,ORDATA,R4EROR ;OR ARRAY RAM DATA ERROR 1'S COMP OF ADDRESS
TRAP C$ERDF
.WORD 3
.WORD ORDATA
.WORD R4EROR
ENDSEG

4$: 10000$: TRAP C$ESEG

INC R6LOAD ;UPDATE OR ADDRESS REGISTER ADDRESS
  
```

HARDWARE TESTS MACY11 30(1046)
 CVCDBA.P11 10-SEP-81 15:42

16-SEP-81 15:15 PAGE 154
 TEST 36: OR ARRAY RAM ADDRESS/SHORT TEST (ORO 7:0)

SEQ 0154

```

7371 020466 032737 000020 002414      BIT      #BIT4,R6LOAD      ;CHECK IF ALL LOCATIONS TESTED
7372 020474 001720                      BEQ      1$              ;IF NOT THEN DO NEXT ADDRESS
7373 020476                      ENDSUB
7374 020476                      L10132:
7375 020476 104403                      TRAP    C$ESUB
7376
7377                      ;THE FOLLOWING SECTION OF CODE WILL READ EACH LOCATION OF THE OR ARRAY
7378                      ;RAMS CHECKING THE DATA TO BE THE ONES COMPLEMENT OF THE ADDRESS BEING
7379                      ;TESTED.
7380
7381
7382 020500                      T36.4:  BGNSUB
7383 020500                      TRAP    C$BSUB
7384 020500 104402
7385
7386                      ;ON ENTRANCE TO THIS SUB TEST, CDAL4 WILL BE CLEARED IN CONTROL REGISTER C
7387                      ;AND THE SIGNAL PTER15 L WILL BE ASSERTED IN THE POINTER REGISTER VIA
7388                      ;CONTROL REGISTER 2.
7389
7390 020502 005037 002414      CLR      R6LOAD          ;SET OR ADDRESS TO START AT 0
7391
7392 020506                      1$:      BGNSEG
7393 020506 104404                      TRAP    C$BSEG
7394
7395                      ;LOAD,READ AND CHECK OR ADDRESS REGISTER WITH CONTENTS OF 'R6LOAD'
7396
7397 020510 004737 006250      JSR      PC,LDRDR6      ;GO LOAD, READ AND CHECK OR ADDRESS REG
7398 020514 001405                      BEQ      2$              ;IF LOADED OK THEN CONTINUE
7399 020516                      ERRDF   4,ORADR,R026ER ;OR ADDRESS REGISTER NOT EQUAL EXPECTED
7400 020516 104455                      TRAP    C$ERDF
7401 020520 000004                      .WORD   4
7402 020522 003161                      .WORD   ORADR
7403 020524 004734                      .WORD   R026ER
7404 020526                      CKLOOP
7405 020526 104406                      TRAP    C$CLP1
7406
7407                      ;READ AND CHECK OR ARRAY RAM LOCATION TO CONTAIN AS ITS DATA THE ONES
7408                      ;COMPLEMENT OF ITS ADDRESS. THE DATA IN THE TOP 4 BITS WILL BE THE
7409                      ;SAME AS THE DATA IN THE LOW 4 BITS
7410
7411 020530 013701 002414      2$:      MOV      R6LOAD,R1      ;GET THE ADDRESS BEING TESTED
7412 020534 006301                      ASL     R1                ;MOVE IT TO THE TOP 4 BITS
7413 020537 006301                      ASL     R1                ;
7414 020540 006301                      ASL     R1                ;
7415 020542 006301                      ASL     R1                ;
7416 020544 063701 002414      ADD     R6LOAD,R1        ;ADD THE ADDRESS BACK INTO LOW 4 BITS
7417 020550 005101                      COM     R1                ;MAKE THE ONES COMPLEMENT
7418 020552 042701 177400      BIC     #177400,R1       ;CLEAR UNUSED BITS
7419 020556 010137 002402      MOV     R1,R4LOAD        ;SAVE THE DATA PREVIOUSLY LOADED
7420 020562 010137 002404      MOV     R1,R4GOOD        ;SETUP EXPECTED DATA
7421 020566 004737 006216      JSR     R1,READR4        ;GO READ AND CHECK OR ARRAY DATA
7422 020572 001404                      BEQ     3$                ;IF DATA OK THEN CONTINUE
7423 020574                      ERRDF   3,ORDATA,R4EROR ;OR ARRAY DATA NOT EQUAL 1'S COMP OF ADDRESS
7424 020574 104455                      TRAP    C$ERDF
7425 020576 000003                      .WORD   3
7426 020600 003512                      .WORD   ORDATA

```

HARDWARE TESTS MACY11 30(1046) 16-SEP-81 15:15 PAGE 155
CVLDBA.P11 10-SEP-81 15:42 TEST 36: OR ARRAY RAM ADDRESS/SHORT TEST (ORO 7:0)

SEQ 0155

7427	020602	004720					
7428	020604						
7429	020604						
7430	020604	104405					
7431							
7432	020606	005237	002414				
7433	020612	032737	000020	002414			
7434	020620	001732					
7435	020622						
7436	020622						
7437	020622	104403					
7438	020624						
7439	020624						
7440	020624	104401					

	3\$:			.WORD	R4EROR		
	10000\$:			ENDSEG			
				TRAP	C\$ESEG		
				INC	R6LOAD		:UPDATE THE OR ADDRESS REGISTER ADDRESS
				BIT	#BIT4,R6LOAD		:CHECK IF DONE
				BEQ	1\$:IF NOT THEN CHECK NEXT ADDRESS
				ENDSUB			
	L10133:			TRAP	C\$ESUB		
				ENDTST			
	L10127:			TRAP	C\$ETST		

7442 .SBTTL TEST 37: AND ARRAY RAM TEST - PLSLO L (1'S + 0'S, 0'S + 1'S)

7443
 7444 :
 7445 :
 7446 : THIS TEST WILL CHECK EACH LOCATION OF THE AND ARRAY RAM WITH AN ALTERNATING
 7447 : ONES AND ZEROES DATA PATTERN (12) AND AN ALTERNATING ZEROES AND ONES DATA
 7448 : PATTERN (05). THE AND ARRAY RAM BEING TESTED IS THE ONE SELECTED BY THE
 7449 : SIGNAL PLSLO L AND ADDRESSED BY TRACE RAM DATA IN BUFFER BITS TRDI 3:0.
 7450 :--

7451 020626
 7452 020626
 7453 020626 004737 005474
 7454 020632 005037 002414
 7455 020636 012737 170377 002406
 7456
 7457 020644
 7458 020644 104404
 7459

BGNTST
 T37:: JSR PC,INITED ;SELECT AND INITIALIZE STATE ANALYZER
 CLR R6LOAD ;START TRAM DATA IN BUF DATA = 0
 MOV #170377,R4MASK ;SETUP TO IGNORE UNUSED BITS ON AND READ

7460
 7461
 7462
 7463
 7464
 7465
 7466 020646 105037 002370
 7467 020652 004737 006102
 7468 020656 001405
 7469 020660
 7470 020660 104455
 7471 020662 000001
 7472 020664 000000
 7473 020666 004604
 7474 020670
 7475 020670 104406
 7476
 7477
 7478
 7479
 7480

18: BGNSEG
 TRAP C\$BSEG
 :CLEAR THE LOW BYTE OF CONTROL REGISTER 0. CDAL4 ON A ZERO WILL
 :ALLOW ONLY ONE AND/OR ARRAY TO BE ENABLED AT A TIME VIA THE POINTER
 :REGISTER. CDAL3 AND CDAL2 ON A ZERO WILL ASSERT THE SIGNAL TRSLO L.
 :THE SIGNAL TRSLO L WILL ENABLE THE OUTPUTS OF THE TRACE RAM DATA IN
 :BUFFERS (TRDI 59:0).
 CLR B ROLOAD ;SETUP BITS TO BE LOADED
 JSR PC,LDRDR0 ;GO LOAD, READ AND CHECK REG 0
 BEQ Z\$;IF LOADED OK THEN CONTINUE
 ERRDF 1,ROEROR ;REGISTER 0 NOT EQUAL EXPECTED
 TRAP C\$ERDF
 .WORD 1
 .WORD 0
 .WORD ROEROR
 CKLOOP
 TRAP C\$CLP'

7481 020672 004537 006426
 7482 020676 000005
 7483
 7484
 7485
 7486
 7487
 7488
 7489
 7490 020700 004537 006376
 7491 020704 000000
 7492
 7493
 7494
 7495
 7496
 7497

:LOAD, READ AND CHECK TRACE RAM DATA IN BUFFER BITS TRDI 15:0 WITH
 :THE DATA STORED IN LOCATION 'R6LOAD'. THE OUTPUTS OF THE TRACE RAM
 :DATA IN BUFFERS ARE USED TO ADDRESS THE AND ARRAY RAMS.
 28: JSR R5,TRDIBF ;LOAD,READ,CHECK TRAM DATA IN BUF 15:0
 .WORD PTERS ;SELECT TRDI BITS 15:0
 :SET PTERO L IN CONTROL REGISTER 0. WHEN THE SIGNAL CDAL4 IS SET TO
 :A ZERO AND THE SIGNAL PTERO L IS ASSERTED, THE SIGNAL PLSLO L WILL BE
 :ASSERTED WHICH WILL SELECT THE AND ARRAY RAM ADDRESSED BY TRDI BITS 3:0.
 :ALL THE OTHER AND ARRAY RAMS ARE DESELECTED, THUS, THE OUTPUTS WILL
 :REMAIN HIGH.
 JSR R5,ASSERT ;GO ASSERT PTERO
 .WORD PTERO
 :LOAD, READ AND CHECK AND ARRAY RAM SELECTED BY THE SIGNAL PLSLO L.
 :WHEN A WRITE COMMAND IS ISSUED TO CONTROL REGISTER 4 WITH THE SIGNAL
 :PTERO L ASSERTED, A PULSE WILL OCCUR ON THE SIGNAL WPLAO L. THE
 :SIGNAL WPLAO L WILL WRITE THE DATA ON THE WRITE COMMAND INTO THE AND
 :ARRAY RAM. ON A READ COMMAND TO CONTROL REGISTER 4, THE DATA WILL BE

```
7498  
7499  
7500  
7501  
7502  
7503 020706 012737 00001c 002402 3$: MOV #12,R4LOAD ; SETUP DATA TO BE LOADED  
7504 020714 004737 006166 JSR PC,LDRDAR ; GO LOAD, READ AND CHECK AND ARRAY  
7505 020720 001405 BEQ 4$ ; IF DATA OK THEN CONTINUE  
7506 020722 ERRDF 3,ANDERR,R4EROR ; AND ARRAY NOT EQUAL 12  
7507 020722 104455 TRAP C$ERDF  
7508 020724 000003 .WORD 3  
7509 020726 003550 .WORD ANDERR  
7510 020730 004720 .WORD R4EROR  
7511 020732 CKLOOP  
7512 020732 104406 .TRAP C$CLP1  
7513  
7514  
7515  
7516  
7517 020734 012737 000005 002402 4$: MOV #5,R4LOAD ; SETUP DATA TO BE LOADED  
7518 020742 004737 006166 JSR PC,LDRDAR ; LOAD, READ AND CHECK AND ARRAY RAM  
7519 020746 001404 BEQ 5$ ; IF LOADED OK THEN CONTINUE  
7520 020750 ERRDF 3,ANDERR,R4EROR ; AND ARRAY NOT EQUAL 05  
7521 020750 104455 TRAP C$ERDF  
7522 020752 000003 .WORD 3  
7523 020754 003550 .WORD ANDERR  
7524 020756 004720 .WORD R4EROR  
7525 020760 5$: ENDSEG  
7526 020760 10000$:  
7527 020760 104405 TRAP C$ESEG  
7528  
7529 020762 005237 002414 INC R6LOAD ; UPDATE AND ARRAY ADDRESS BY ONE  
7530 020766 032737 000020 002414 BIT #BIT4,R6LOAD ; CHECK IF ALL 16 ADDRESSES DONE  
7531 020774 001723 BEQ 1$ ; IF NOT THEN DO NEXT ADDRESS  
7532 020776 ENDTST  
7533 020776 L10134:  
7534 020776 104401 TRAP C$ETST  
7535
```

7536
7537
7538
7539
7540
7541
7542
7543
7544
7545
7546
7547
7548
7549
7550
7551
7552
7553
7554
7555
7556
7557
7558
7559
7560
7561
7562
7563
7564
7565
7566
7567
7568
7569
7570
7571
7572
7573
7574
7575
7576
7577
7578
7579
7580
7581
7582
7583
7584
7585
7586
7587
7588
7589
7590
7591

021000
021000
021000 004737 005474
021004 005037 002414
021010 012737 170377 002406

021016
021016 . 04

021020 105037 902370
021024 004737 006102
021030 001405
021032
021032 104455
021034 000001
021036 000000
021040 004604
021042
021042 104406

021044 004537 006426
021050 000005

021052 004537 006376
021056 000001

.SBTTL TEST 38: AND ARRAY RAM TEST - PLSL1 L (1'S + 0'S, 0'S + 1'S)

;++
: THIS TEST WILL CHECK EACH LOCATION OF THE AND ARRAY RAM WITH AN ALTERNATING
: ONES AND ZEROES DATA PATTERN (12) AND AN ALTERNATING ZEROES AND ONES DATA
: PATTERN (05). THE AND ARRAY RAM BEING TESTED IS THE ONE SELECTED BY THE
: SIGNAL PLSL1 L AND ADDRESSED BY TRACE RAM DATA IN BUFFER BITS TRDI 7:4.
:--

T38:: BGNTST
JSR PC,INITED ;SELECT AND INITIALIZE STATE ANALYZER
CLR R6LOAD ;START TRAM DATA IN BUF DATA = 0
MOV #170377,R4MASK ;SETUP TO IGNORE UNUSED BITS ON AND READ

1\$: BGNSEG
TRAP CSBSEG
:CLEAR THE LOW BYTE OF CONTROL REGISTER 0. CDAL4 ON A ZERO WILL
:ALLOW ONLY ONE AND/OR ARRAY TO BE ENABLED AT A TIME VIA THE POINTER
:REGISTER. CDAL3 AND CDAL2 ON A ZERO WILL ASSERT THE SIGNAL TRSLO L.
:THE SIGNAL TRSLO L WILL ENABLE THE OUTPUTS OF THE TRACE RAM DATA IN
:BUFFERS (TRDI 59:0).

-CLRB R0LOAD ;SETUP BITS TO BE LOADED
JSR PC,LDRDRO ;GO LOAD, READ AND CHECK REG 0
BEQ 2\$;IF LOADED OK THEN CONTINUE
ERRDF 1,ROEROR ;REGISTER 0 NOT EQUAL EXPECTED
TRAP CSERDF
.WORD 1
.WORD 0
.WORD ROEROR
CKLOOP
TRAP CSCLP1

:LOAD, READ AND CHECK TRACE RAM DATA IN BUFFER BITS TRDI 15:0 WITH
:THE DATA STORED IN LOCATION 'R6LOAD'. THE OUTPUTS OF THE TRACE RAM
:DATA IN BUFFERS ARE USED TO ADDRESS THE AND ARRAY RAMS.

2\$: JSR R5,TRDIBF ;LOAD,READ,CHECK TRAM DATA IN BUF 15:0
WOPD PTERS ;SELECT TRDI BITS 15:0

:SET PTER1 L IN CONTROL REGISTER 0. WHEN THE SIGNAL CDAL4 IS SET TO
:A ZERO AND THE SIGNAL PTER1 L IS ASSERTED, THE SIGNAL PLSL1 L WILL BE
:ASSERTED WHICH WILL SELECT THE AND ARRAY RAM ADDRESSED BY TRDI BITS 7:4.
:ALL THE OTHER AND ARRAY RAMS ARE DESELECTED, THUS, THE OUTPUTS WILL
:REMAIN HIGH.

JSR R5,ASSERT ;GO ASSERT PTER1
.WORD PTER1

:LOAD, READ AND CHECK AND ARRAY RAM SELECTED BY THE SIGNAL PLSL1 L.
:WHEN A WRITE COMMAND IS ISSUED TO CONTROL REGISTER 4 WITH THE SIGNAL
:PTER1 L ASSERTED, A PULSE WILL OCCUR ON THE SIGNAL WPLA1 L. THE
:SIGNAL WPLA1 L WILL WRITE THE DATA ON THE WRITE COMMAND INTO THE AND
:ARRAY RAM. ON A READ COMMAND TO CONTROL REGISTER 4, THE DATA WILL BE

```
7592 ;READ BACK FROM THE AND ARRAY RAM SELECTED.
7593
7594 ;LOAD, READ AND CHECK AND ARRAY RAM SELECTED BY THE SIGNAL PLSL1 L WITH
7595 ;AN ALTERNATING ONES AND ZEROES DATA PATTERN (12).
7596
7597 021060 012737 000012 002402 3$: MOV #12,R4LOAD ;SETUP DATA TO BE LOADED
7598 021066 004737 006166 JSR PC,LDRDAR ;GO LOAD,READ AND CHECK AND ARRAY
7599 021072 001405 BEQ 4$ ;IF DATA OK THEN CONTINUE
7600 021074 ERRDF 3,ANDERR,R4EROR ;AND ARRAY NOT EQUAL 12
7601 021074 104455 TRAP C$ERDF
7602 021076 000003 .WORD 3
7603 021100 003550 .WORD ANDERR
7604 021102 004720 .WORD R4EROR
7605 021104 CKLJOP
7606 021104 104406 TRAP C$CLP1
7607
7608 ;WRITE, READ AND CHECK AND ARRAY SELECTED BY THE SIGNAL PLSL1 L WITH
7609 ;AN ALTERNATING ZEROES AND ONES DATA PATTERN (05).
7610
7611 021106 012737 000005 002402 4$: MOV #5,R4LOAD ;SETUP DATA TO BE LOADED
7612 021114 004737 006166 JSR PC,LDRDAR ;LOAD, READ AND CHECK AND ARRAY RAM
7613 021120 001404 BEQ 5$ ;IF LOADED OK THEN CONTINUE
7614 021122 ERRDF 3,ANDERR,R4EROR ;AND ARRAY NOT EQUAL 05
7615 021122 104455 TRAP C$ERDF
7616 021124 000003 .WORD 3
7617 021126 003550 .WORD ANDERR
7618 021130 004720 .WORD R4EROR
7619 021132 5$: FNDSEG
7620 021132 10000$:
7621 021132 104405 TRAP C$ESEG
7622
7623 021134 062737 000020 002414 ADD #BIT4,R6LOAD ;UPDATE AND ARRAY ADDRESS BY ONE
7624 021142 032737 000400 002414 BIT #BIT8,R6LOAD ;CHECK IF ALL 16 ADDRESSES DONE
7625 021150 001722 BEQ 1$ ;IF NOT THEN DO NEXT ADDRESS
7626 021152 ENDTST
7627 021152 L10135:
7628 021152 104401 TRAP C$ETST
7629
```


7630
7631
7632
7633
7634
7635
7636
7637
7638
7639 021154
7640 021154
7641 021154 004737 005474
7642 021160 005037 002414
7643 021164 012737 170377 002406
7644
7645 021172
7646 021172 104404
7647
7648
7649
7650
7651
7652
7653
7654 021174 105037 002570
7655 021200 004737 006102
7656 021204 001405
7657 021206
7658 021206 104455
7659 021210 000001
7660 021212 000000
7661 021214 004604
7662 021216
7663 021216 104406
7664
7665
7666
7667
7668
7669 021220 004537 006426
7670 021224 000005
7671
7672
7673
7674
7675
7676
7677
7678 021226 012737 000002 002376
7679 021234 004737 006134
7680 021240 001405
7681 021242
7682 021242 104455
7683 021244 000002
7684 021246 000000
7685 021250 004704

```

.SBTTL TEST 39: AND ARRAY RAM TEST - PLSL2 L (1'S + 0'S, 0'S + 1'S)
:++
: THIS TEST WILL CHECK EACH LOCATION OF THE AND ARRAY RAM WITH AN ALTERNATING
: ONES AND ZEROES DATA PATTERN (12) AND AN ALTERNATING ZEROES AND ONES DATA
: PATTERN (05). THE AND ARRAY RAM BEING TESTED IS THE ONE SELECTED BY THE
: SIGNAL PLSL2 L AND ADDRESSED BY TRACE RAM DATA IN BUFFER BITS TRDI 11:8.
:--

T39::  RGNTST
      JSR  PC,INITED      ;SELECT AND INITIALIZE STATE ANALYZER
      CLR  R6LOAD        ;START TRAM DATA IN BUF DATA = 0
      MOV  #170377,R4MASK ;SETUP TO IGNORE UNUSED BITS ON AND READ

IS:   BGNSEG
      TRAP C$BSEG

: CLEAR THE LOW BYTE OF CONTROL REGISTER 0. CDAL4 ON A ZERO WILL
: ALLOW ONLY ONE AND/OR ARRAY TO BE ENABLED AT A TIME VIA THE POINTER
: REGISTER. CDAL3 AND CDAL2 ON A ZERO WILL ASSERT THE SIGNAL TRSLO L.
: THE SIGNAL TRSLO L WILL ENABLE THE OUTPUTS OF THE TRACE RAM DATA IN
: BUFFERS (TRDI 59:0).

      CLRB R0LOAD        ;SETUP BITS TO BE LOADED
      JSR  PC,LDRDRO     ;GO LOAD, READ AND CHECK REG 0
      BEQ  Z$            ;IF LOADED OK THEN CONTINUE
      ERRDF 1,,R0EROR    ;REGISTER 0 NOT EQUAL EXPECTED
      TRAP C$ERRDF
      .WORD 1
      .WORD 0
      .WORD R0EROR
      CKLOOP
      TRAP C$CLP1

: LOAD, READ AND CHECK TRACE RAM DATA IN BUFFER BITS TRDI 15:0 WITH
: THE DATA STORED IN LOCATION 'R6LOAD'. THE OUTPUTS OF THE TRACE RAM
: DATA IN BUFFERS ARE USED TO ADDRESS THE AND ARRAY RAMS.

Z$:   JSR  R5,TRDIBF     ;LOAD,READ,CHECK TRAM DATA IN BUF 15:0
      .WORD PTER5       ;SELECT TRDI BITS 15:0

: SET PTER2 L IN CONTROL REGISTER 0. WHEN THE SIGNAL CDAL4 IS SET TO
: A ZERO AND THE SIGNAL PTER2 L IS ASSERTED, THE SIGNAL PLSL2 L WILL BE
: ASSERTED WHICH WILL SELECT THE AND ARRAY RAM ADDRESSED BY TRDI BITS 11:8.
: ALL THE OTHER AND ARRAY RAMS ARE DESELECTED, THUS, THE OUTPUTS WILL
: REMAIN HIGH.

      MOV  #PTER2,R2LOAD ;SETUP BITS TO BE LOADED
      JSR  PC,LDRDR2     ;GO LOAD, READ AND CHECK REGISTER 2
      BEQ  Z$            ;IF LOADED OK THEN CONTINUE
      ERRDF 2,,R2EROR    ;REGISTER 2 NOT EQUAL EXPECTED
      TRAP C$ERRDF
      .WORD 2
      .WORD 0
      .WORD R2EROR

```

```

7686 021252          CKLOOP
7687 021252 104406  TRAP   C$CLP1
7688
7689                ;LOAD, READ AND CHECK AND ARRAY RAM SELECTED BY THE SIGNAL PLSL2 L.
7690                ;WHEN A WRITE COMMAND IS ISSUED TO CONTROL REGISTER 4 WITH THE SIGNAL
7691                ;PTER2 L ASSERTED, A PULSE WILL OCCUR ON THE SIGNAL WPLA2 L. THE
7692                ;SIGNAL WPLA2 L WILL WRITE THE DATA ON THE WRITE COMMAND INTO THE AND
7693                ;ARRAY RAM. ON A READ COMMAND TO CONTROL REGISTER 4, THE DATA WILL BE
7694                ;READ BACK FROM THE AND ARRAY RAM SELECTED.
7695
7696                ;LOAD, READ AND CHECK AND ARRAY RAM SELECTED BY THE SIGNAL PLSL2 L WITH
7697                ;AN ALTERNATING ONES AND ZEROES DATA PATTERN (12).
7698
7699 021254 012737 000012 002402 3$:  MOV   #12,R4LOAD      ;SETUP DATA TO BE LOADED
7700 021262 004737 006166          JSR   PC,LDRDAR      ;GO LOAD,READ AND CHECK AND ARRAY
7701 021266 001405          BEQ   4$             ;IF DATA OK THEN CONTINUE
7702 021270          ERRDF 3,ANDERR,R4EROR  ;AND ARRAY NOT EQUAL 12
7703 021270 104455          TRAP  C$ERDF
7704 021272 000003          .WORD 3
7705 021274 003550          .WORD ANDERR
7706 021276 004720          .WORD R4EROR
7707 021300          CKLOOP
7708 021300 104406          TRAP  C$CLP1
7709
7710                ;WRITE, READ AND CHECK AND ARRAY SELECTED BY THE SIGNAL PLSL2 L WITH
7711                ;AN ALTERNATING ZEROES AND ONES DATA PATTERN (05).
7712
7713 021302 012737 000005 002402 4$:  MOV   #5,R4LOAD      ;SETUP DATA TO BE LOADED
7714 021310 004737 006166          JSR   PC,LDRDAR      ;LOAD, READ AND CHECK AND ARRAY RAM
7715 021314 001404          BEQ   5$             ;IF LOADED OK THEN CONTINUE
7716 021316          ERRDF 3,ANDERR,R4EROR  ;AND ARRAY NOT EQUAL 05
7717 021316 104455          TRAP  C$ERDF
7718 021320 000003          .WORD 3
7719 021322 003550          .WORD ANDERR
7720 021324 004720          .WORD R4EROR
7721 021326          5$:  ENDSEG
7722 021326          10000$:
7723 021326 104405          TRAP  $ESEG
7724
7725 021330 062737 000400 002414      ADD   #BIT8,R6LOAD    ;UPDATE AND ARRAY ADDRESS BY ONE
7726 021336 032737 010000 002414      BIT   #BIT12,R6LOAD  ;CHECK IF ALL 16 ADDRESSES DONE
7727 021344 001712          BEQ   1$             ;IF NOT THEN DO NEXT ADDRESS
7728 021346          ENDTST
7729 021346          L10136:
7730 021346 104401          TRAP  C$ETST
7731

```

7732
7733
7734
7735
7736
7737
7738
7739
7740
7741
7742
7743
7744
7745
7746
7747
7748
7749
7750
7751
7752
7753
7754
7755
7756
7757
7758
7759
7760
7761
7762
7763
7764
7765
7766
7767
7768
7769
7770
7771
7772
7773
7774
7775
7776
7777
7778
7779
7780
7781
7782
7783
7784
7785
7786
7787

021350
021350
021350 004737 005474
021354 005037 002414
021360 012737 170 002406

021366
021366 104404

021370 105037 002370
021374 004737 006102
021400 001405
021402
021402 104455
021404 000001
021406 000000
021410 004604
021412
021412 104406

021414 004537 006426
021420 000005

021422 012737 000003 002376
021430 004737 006134
021434 001405
021436
021436 104455
021440 000002
021442 000000
021444 004704

```
.SBTTL TEST 40: AND ARRAY RAM TEST - PLSL3 L (1'S + 0'S, 0'S + 1'S)
:
: **
: THIS TEST WILL CHECK EACH LOCATION OF THE AND ARRAY RAM WITH AN ALTERNATING
: ONES AND ZEROES DATA PATTERN (12) AND AN ALTERNATING ZEROES AND ONES DATA
: PATTERN (05). THE AND ARRAY RAM BEING TESTED IS THE ONE SELECTED BY THE
: SIGNAL PLSL3 L AND ADDRESSED BY TRACE RAM DATA IN BUFFER BITS TRDI 15:12.
:
: --
:
: BGNTST
T40::
: JSR PC,INITED ;SELECT AND INITIALIZE STATE ANALYZER
: CLR R6LOAD ;START TRAM DATA IN BUF DATA = 0
: MOV #170377,R4MASK ;SETUP TO IGNORE UNUSED BITS ON AND READ
:
: BGNSEG
1$: TRAP C$BSEG
:
: CLEAR THE LOW BYTE OF CONTROL REGISTER 0. CDAL4 ON A ZERO WILL
: ALLOW ONLY ONE AND/OR ARRAY TO BE ENABLED AT A TIME VIA THE POINTEP
: REGISTER. CDAL3 AND CDAL2 ON A ZERO WILL ASSERT THE SIGNAL TRSLO L.
: THE SIGNAL TRSLO L WILL ENABLE THE OUTPUTS OF THE TRACE RAM DATA IN
: BUFFERS (TRDI 59:0).
:
: CLR R0LOAD ;SETUP BITS TO BE LOADED
: JSR PC,LDRDR0 ;GO LOAD, READ AND CHECK REG 0
: BEQ 2$ ;IF LOADED OK THEN CONTINUE
: ERRDF 1,R0EROR ;REGISTER 0 NOT EQUAL EXPECTED
: TRAP C$ERRDF
: .WORD 1
: .WORD 0
: .WORD R0EROR
: CKLOOP
: TRAP C$CLP1
:
: LOAD, READ AND CHECK TRACE RAM DATA IN BUFFER BITS TRDI 15:0 WITH
: THE DATA STORED IN LOCATION 'R6LOAD'. THE OUTPUTS OF THE TRACE RAM
: DATA IN BUFFERS ARE USED TO ADDRESS THE AND ARRAY RAMS.
:
: JSR R5,TRDIBF ;LOAD,READ,CHECK TRAM DATA IN BUF 15:0
: .WORD PTER5 ;SELECT TRDI BITS 15:0
:
: SET PTER3 L IN CONTROL REGISTER 0. WHEN THE SIGNAL CDAL4 IS SET TO
: A ZERO AND THE SIGNAL PTER3 L IS ASSERTED, THE SIGNAL PLSL3 L WILL BE
: ASSERTED WHICH WILL SELECT THE AND ARRAY RAM ADDRESSED BY TRDI BITS 15:12.
: ALL THE OTHER AND ARRAY RAMS W'BE DESELECTED, THUS, THE OUTPUTS WILL
: REMAIN HIGH.
:
: MOV #PTER3,R2LOAD ;SETUP BITS TO BE LOADED
: JSR PC,LDRDR2 ;GO LOAD, READ AND CHECK REGISTER 2
: BEQ 3$ ;IF LOADED OK THEN CONTINUE
: ERRDF 2,R2EROR ;REGISTER 2 NOT EQUAL EXPECTED
: TRAP C$ERRDF
: .WORD 2
: .WORD 0
: .WORD R2EROR
```

```
7788 021446          CKLOOP
7789 021446 104406  TRAP    C$CLP1
7790
7791                ;LOAD, READ AND CHECK AND ARRAY RAM S ECTED BY THE SIGNAL PLSL3 L.
7792                ;WHEN A WRITE COMMAND IS ISSUED TO CONTROL REGISTER 4 WITH THE SIGNAL
7793                ;PULSE 3 L ASSERTED, A PULSE WILL OCCUR ON THE SIGNAL WPLA3 L. THE
7794                ;SIGNAL WPLA3 L WILL WRITE THE DATA ON THE WRITE COMMAND INTO THE AND
7795                ;ARRAY RAM. ON A READ COMMAND TO CONTROL REGISTER 4, THE DATA WILL BE
7796                ;READ BACK FROM THE AND ARRAY RAM SELECTED.
7797
7798                ;LOAD, READ AND CHECK AND ARRAY RAM SELECTED BY THE SIGNAL PLSL3 L WITH
7799                ;AN ALTERNATING ONES AND ZEROES DATA PATTERN (12).
7800
7801 021450 012737 000012 002402 3$:  MOV    #12,R4LOAD          ;SETUP DATA TO BE LOADED
7802 021456 004737 006166          JSR    PC,LDRDAR          ;GO LOAD,READ AND CHECK AND ARRAY
7803 021462 001405          BEQ    4$                ;IF DATA OK THEN CONTINUE
7804 021464          ERRDF 3,ANDERR,R4EROR      ;AND ARRAY NOT EQUAL 12
7805 021464 104455          TRAP  C$ERDF
7806 021466 000003          .WORD 3
7807 021470 003550          .WORD ANDERR
7808 021472 004720          .WORD R4FROR
7809 021474          CKLOOP
7810 021474 104406          TRAP  C$CLP1
7811
7812                ;WRITE, READ AND CHECK AND ARRAY SELECTED BY THE SIGNAL PLSL3 L WITH
7813                ;AN ALTERNATING ZEROES AND ONES DATA PATTERN (05).
7814
7815 021476 012737 000005 002402 4$:  MOV    #5,R4LOAD          ;SETUP DATA TO BE LOADED
7816 021504 004737 006166          JSR    PC,LDRDAR          ;LOAD, READ AND CHECK AND ARRAY RAM
7817 021510 001404          BEQ    5$                ;IF LOADED OK THEN CONTINUE
7818 021512          ERRDF 3,ANDERR,R4EROR      ;AND ARRAY NOT EQUAL 05
7819 021512 104455          TRAP  C$ERDF
7820 021514 000003          .WORD 3
7821 021516 003550          .WORD ANDERR
7822 021520 004720          .WORD R4EROR
7823 021522          5$:  ENDSEG
7824 021522          1000$:
7825 021522 104405          TRAP  C$ESEG
7826
7827 021524 062737 010000 002414      ADD    #BIT12,R6LOAD      ;UPDATE AND ARRAY ADDRESS BY ONE
7828 021532 001315          BNE   1$                ;IF NOT 0 THEN DO NEXT ADDRESS
7829 021534          ENDTST
7830 021534          L10137:
7831 021534 104401          TRAP  C$ETST
7832
```

7833
7834
7835
7836
7837
7838
7839
7840
7841
7842
7843
7844
7845
7846
7847
7848
7849
7850
7851
7852
7853
7854
7855
7856
7857
7858
7859
7860
7861
7862
7863
7864
7865
7866
7867
7868
7869
7870
7871
7872
7873
7874
7875
7876
7877
7878
7879
7880
7881
7882
7883
7884
7885
7886
7887
7888

021536
021536
021536 004737 005474
021542 005037 002414
021546 012737 170377 002406

021554
021554 104404

021556 105037 002370
021562 004737 006102
021566 001405
021570
021570 104455
021572 000001
021574 000000
021576 004604
021600
021600 104406

021602 004537 006426
021606 000006

021610 012737 000004 002376
021616 004737 006134
021622 001405
021624
021624 104455
021626 000002
021630 000000
021632 004737

```

.SBTTL TEST 41: AND ARRAY RAM TEST - PLSL4 L (1'S + 0'S, 0'S + 1'S)
:
: **
: THIS TEST WILL CHECK EACH LOCATION OF THE AND ARRAY RAM WITH AN ALTERNATING
: ONES AND ZEROES DATA PATTERN (12) AND AN ALTERNATING ZEROES AND ONES DATA
: PATTERN (05). THE AND ARRAY RAM BEING TESTED IS THE ONE SELECTED BY THE
: SIGNAL PLSL4 L AND ADDRESSED BY TRACE RAM DATA IN BUFFER BITS TRDI 19:16.
:
: --
T41::      BGNTEST
           JSR      PC,INITED      ;SELECT AND INITIALIZE STATE ANALYZER
           CLR      R6LOAD        ;START TRAM DATA IN BUF DATA = 0
           MOV      #170377,R4MASK ;SETUP TO IGNORE UNUSED BITS ON AND READ

18:      BGNSEG
           TRAP     C$BSEG

           ;CLEAR THE LOW BYTE OF CONTROL REGISTER 0. CDAL4 ON A ZERO WILL
           ;ALLOW ONLY ONE AND/OR ARRAY TO BE ENABLED AT A TIME VIA THE POINTER
           ;REGISTER. CDAL3 AND CDAL2 ON A ZERO WILL ASSERT THE SIGNAL TRSLO L.
           ;THE SIGNAL TRSLO L WILL ENABLE THE OUTPUTS OF THE TRACE RAM DATA IN
           ;BUFFERS (TRDI 59:0).

           CLR      R0LOAD        ;SETUP BITS TO BE LOADED
           JSR      PC,LDRDRO     ;GO LOAD, READ AND CHECK REG 0
           BEQ      2$           ;IF LOADED OK THEN CONTINUE
           ERRDF   1, R0EROR     ;REGISTER 0 NOT EQUAL EXPECTED
           TRAP     C$ERDF
           .WORD   1
           .WORD   0
           .WORD   R0EROR
           CKLOOP
           TRAP     C$CLP1

           ;LOAD, READ AND CHECK TRACE RAM DATA IN BUFFER BITS TRDI 31:16 WITH
           ;THE DATA STORED IN LOCATION 'R6LOAD'. THE OUTPUTS OF THE TRACE RAM
           ;DATA IN BUFFERS ARE USED TO ADDRESS THE AND ARRAY RAMS.

28:      JSR      R5,TRDIBF      ;LOAD,READ,CHECK TRAM DATA IN BUF 31:16
           .WORD   PTER6        ;SELECT TRDI BITS 31:16

           ;SET PTER4 L IN CONTROL REGISTER 0. WHEN THE SIGNAL CDAL4 IS SET TO
           ;A ZERO AND THE SIGNAL PTER4 L IS ASSERTED, THE SIGNAL PLSL4 L WILL BE
           ;ASSERTED WHICH WILL SELECT THE AND ARRAY RAM ADDRESSED BY TRDI BITS 19:16.
           ;ALL THE OTHER AND ARRAY RAMS ARE DESELECTED, THUS, THE OUTPUTS WILL
           ;REMAIN HIGH.

           MOV      #PTER4,R2LOAD ;SETUP BITS TO BE LOADED
           JSR      PC,LDRDR2     ;GO LOAD, READ AND CHECK REGISTER 2
           BEQ      3$           ;IF LOADED OK THEN CONTINUE
           ERRDF   2, R2EROR     ;REGISTER 2 NOT EQUAL EXPECTED
           TRAP     C$ERDF
           .WORD   2
           .WORD   R2EROR
           .WORD   R2EROR
    
```

```

7889 021634
7890 021634 104406
7891
7892
7893
7894
7895
7896
7897
7898
7899
7900
7901
7902 021636 012737 000012 002402 3$:
7903 021644 004737 006166
7904 021650 001405
7905 021652
7906 021652 104455
7907 021654 000003
7908 021656 003550
7909 021660 004720
7910 021662
7911 021662 104406
7912
7913
7914
7915
7916 021664 012737 000005 002402 4$:
7917 021672 004737 006166
7918 021676 001404
7919 021700
7920 021700 104455
7921 021702 000003
7922 021704 003550
7923 021706 004720
7924 021710
7925 021710
7926 021710 104405
7927
7928 021712 005237 002414
7929 021716 032737 000020 002414
7930 021724 001713
7931 021726
7932 021726
7933 021726 104401
7934
    
```

CKLOOP
 TRAP C\$CLP1
 :LOAD, READ AND CHECK AND ARRAY RAM SELECTED BY THE SIGNAL PLSL4 L.
 :WHEN A WRITE COMMAND IS ISSUED TO CONTROL REGISTER 4 WITH THE SIGNAL
 :PTER4 L ASSERTED, A PULSE WILL OCCUR ON THE SIGNAL WPLA4 L. THE
 :SIGNAL WPLA4 L WILL WRITE THE DATA ON THE WRITE COMMAND INTO THE AND
 :ARRAY RAM. ON A READ COMMAND TO CONTROL REGISTER 4, THE DATA WILL BE
 :READ BACK FROM THE AND ARRAY RAM SELECTED.
 :LOAD, READ AND CHECK AND ARRAY RAM SELECTED BY THE SIGNAL PLSL4 L WITH
 :AN ALTERNATING ONES AND ZEROES DATA PATTERN (12).
 MOV #12,R4LOAD ;SETUP DATA TO BE LOADED
 JSR PC,LDRDAR ;GO LOAD,READ AND CHECK AND ARRAY
 BEQ 4\$;IF DATA OK THEN CONTINUE
 ERRDF 3,ANDERR,R4EROR ;AND ARRAY NOT EQUAL 12
 TRAP C\$ERDF
 .WORD 3
 .WORD ANDERR
 .WORD R4EROR
 CKLOOP
 TRAP C\$CLP1
 :WRITE, READ AND CHECK AND ARRAY SELECTED BY THE SIGNAL PLSL4 L WITH
 :AN ALTERNATING ZEROES AND ONES DATA PATTERN (05).
 MOV #5,R4LOAD ;SETUP DATA TO BE LOADED
 JSR PC,LDRDAR ;LOAD, READ AND CHECK AND ARRAY RAM
 BEQ 5\$;IF LOADED OK THEN CONTINUE
 ERRDF 3,ANDERR,R4EROR ;AND ARRAY NOT EQUAL 05
 TRAP C\$ERDF
 .WORD 3
 .WORD ANDERR
 .WORD R4EROR
 ENDSEG
 5\$:
 10000\$:
 TRAP C\$ESEG
 INC R6LOAD ;UPDATE AND ARRAY ADDRESS BY ONE
 BIT #BIT4,R6LOAD ;CHECK IF ALL AND ARRAY ADDRESSES DONE
 BEQ 1\$;IF NOT THEN DO NEXT ADDRESS
 ENDTST
 L10140:
 TRAP C\$ETST

7935
7936
7937
7938
7939
7940
7941
7942
7943
7944 021730
7945 021730
7946 021730 004737 005474
7947 021734 005037 002414
7948 021740 012737 170377 002406
7949
7950 021746
7951 021746 104404
7952
7953
7954
7955
7956
7957
7958
7959 021750 105037 002370
7960 021754 004737 006102
7961 021760 001405
7962 021762
7963 021762 104455
7964 021764 000000
7965 021766 000000
7966 021770 004604
7967 021772
7968 021772 104406
7969
7970
7971
7972
7973
7974 021774 004537 006426
7975 022000 000006
7976
7977
7978
7979
7980
7981
7982
7983 022002 012737 000005 002376
7984 022010 004737 006134
7985 022014 001405
7986 022016
7987 022016 104455
7988 022020 000002
7989 022022 000000
7990 022024 004704

.SBTTL TEST 42: AND ARRAY RAM TEST - PLSL5 L (1'S + 0'S, 0'S + 1'S)

: THIS TEST WILL CHECK EACH LOCATION OF THE AND ARRAY RAM WITH AN ALTERNATING
: ONES AND ZEROES DATA PATTERN (12) AND AN ALTERNATING ZEROES AND ONES DATA
: PATTERN (05). THE AND ARRAY RAM BEING TESTED IS THE ONE SELECTED BY THE
: SIGNAL PLSL5 L AND ADDRESSED BY TRACE RAM DATA IN BUFFER BITS TRDI 23:20.
:--

T42:: BGNSTST
JSR PC,INITED ;SELECT AND INITIALIZE STATE ANALYZER
CLR R6LOAD ;START TRAM DATA IN BUF DATA = 0
MOV #170377,R4MAK ;SETUP TO IGNORE UNUSED BITS ON AND READ

1\$: BGNSEG
TRAP C\$BSEG
;CLEAR THE LOW BYTE OF CONTROL REGISTER 0. CDAL4 ON A ZERO WILL
;ALLOW ONLY ONE AND/OR ARRAY TO BE ENABLED AT A TIME VIA THE POINTER
;REGISTER. CDAL3 AND CDAL2 ON A ZERO WILL ASSERT THE SIGNAL TRSLO L.
;THE SIGNAL TRSLO L WILL ENABLE THE OUTPUTS OF THE TRACE RAM DATA IN
;BUFFERS (TRDI 59:0).

CLRB R0LOAD ;SETUP BITS TO BE LOADED
JSR PC,LDRDRO ;GO LOAD, READ AND CHECK REG 0
BEQ 2\$;IF LOADED OK THEN CONTINUE
ERRDF 1,R0EROR ;REGISTER 0 NOT EQUAL EXPECTED
TRAP C\$ERDF
.WORD
.WORD 0
.WORD R0EROR
CKLOOP
TRAP C\$CLP1

;LOAD, READ AND CHECK TRACE RAM DATA IN BUFFER BITS TRDI 31:16 WITH
;THE DATA STORED IN LOCATION 'R4LOAD'. THE OUTPUTS OF THE TRACE RAM
;DATA IN BUFFERS ARE USED TO ADDRESS THE AND ARRAY RAMS.

2\$: JSR R5,TRDIBF ;LOAD,READ,CHECK TRAM DATA IN BUF 31:16
.WORD PTER6 ;SELECT TRDI BITS 31:16

;SET PTF 5 L IN CONTROL REGISTER 0. WHEN THE SIGNAL CDAL4 IS SET TO
;A ZERO AND THE SIGNAL PTER5 L IS ASSERTED, THE SIGNAL PLSL5 L WILL BE
;ASSERTED WHICH WILL SELECT THE AND ARRAY RAM ADDRESSED BY TRDI BITS 23:20.
;ALL THE OTHER AND ARRAY RAMS ARE DESELECTED, THUS, THE OUTPUTS WILL
;REMAIN HIGH.

MOV #PTER5,R2LOAD ;SETUP BITS TO BE LOADED
JSR PC,LDRDR2 ;GO LOAD, READ AND CHECK REGISTER 2
BEQ 3\$;IF LOADED OK THEN CONTINUE
ERRDF 2,R2EROR ;REGISTER 2 NOT EQUAL EXPECTED
TRAP C\$ERDF
.WORD 2
.WORD 0
.WORD R2EROR

```
7991 022026                                CKLOOP
7992 022026 104406                        TRAP    C$CLP1
7993
7994                                        ;LOAD, READ AND CHECK AND ARRAY RAM SELECTED BY THE SIGNAL PLSL5 L.
7995                                        ;WHEN A WRITE COMMAND IS ISSUED TO CONTROL REGISTER 4 WITH THE SIGNAL
7996                                        ;PTERS L ASSERTED, A PULSE WILL OCCUR ON THE SIGNAL WPLAS L. THE
7997                                        ;SIGNAL WPLAS L WILL WRITE THE DATA ON THE WRITE COMMAND INTO THE AND
7998                                        ;ARRAY RAM. ON A READ COMMAND TO CONTROL REGISTER 4, THE DATA WILL BE
7999                                        ;READ BACK FROM THE AND ARRAY RAM SELECTED.
8000
8001                                        ;LOAD, READ AND CHECK AND ARRAY RAM SELECTED BY THE SIGNAL PLSL5 L WITH
8002                                        ;AN ALTERNATING ONES AND ZEROES DATA PATTERN (12).
8003
8004 J22030 012757 000012 002402 3$:      MOV     #12,R4LOAD          ;SETUP DATA TO BE LOADED
8005 022036 004737 006166                JSR     PC,LDRDAR          ;GO LOAD,READ AND CHECK AND ARRAY
8006 022042 001405                        BEQ     4$                 ;IF DATA OK THEN CONTINUE
8007 022044                                ERRDF   3,ANDERR,R4EROR    ;AND ARRAY NOT EQUAL 12
8008 022044 104455                        TRAP    C$ERDF
8009 022046 000003                        .WORD   3
8010 022050 003550                        .WORD   ANDERR
8011 022052 004720                        .WORD   R4EROR
8012 022054                                CKLOOP
8013 022054 104406                        TRAP    C$CLP1
8014
8015                                        ;WRITE, READ AND CHECK AND ARRAY SELECTED BY THE SIGNAL PLSL5 L WITH
8016                                        ;AN ALTERNATING ZEROFS AND ONES DATA PATTERN (05).
8017
8018 022056 012737 000005 002402 4$:      MOV     #5,R4LOAD          ;SETUP DATA TO BE LOADED
8019 022064 004737 006166                JSR     PC,LDRDAR          ;LOAD, READ AND CHECK AND ARRAY RAM
8020 022070 001404                        BEQ     5$                 ;IF LOADED OK THEN CONTINUE
8021 022072                                ERRDF   3,ANDERR,R4EROR    ;AND ARRAY NOT EQUAL 05
8022 022072 104455                        TRAP    C$ERDF
8023 022074 000003                        .WORD   3
8024 022076 003550                        .WORD   ANDERR
8025 022100 004720                        .WORD   R4EROR
8026 022102                                5$:
8027 022102                                10000$:
8028 022102 104405                        TRAP    C$ESEG
8029
8030 022104 062737 000020 002414          ADD     #BIT4,R6LOAD        ;UPDATE AND ARRAY ADDRESS BY ONE
8031 022112 032737 000400 002414          BIT     #BIT8,R6LOAD        ;CHECK IF ALL AND ARRAY ADDRESSES DONE
8032 022120 001712                        BEQ     1$                 ;IF NOT THEN DO NEXT ADDRESS
8033 022122                                ENDTST
8034 022122                                L10141:
8035 022122 104401                        TRAP    C$ETST
8036
```


TEST 43: AND ARRAY RAM TEST - PLSL6 L (1'S + 0'S, 0'S + 1'S)

.SBTTL TEST 43: AND ARRAY RAM TEST - PLSL6 L (1'S + 0'S, 0'S + 1'S)

 : THIS TEST WILL CHECK EACH LOCATION OF THE AND ARRAY RAM WITH AN ALTERNATING
 : ONES AND ZEROES DATA PATTERN (12) AND AN ALTERNATING ZEROES AND ONES DATA
 : PATTERN (5). THE AND ARRAY RAM BEING TESTED IS THE ONE SELECTED BY THE
 : SIGNAL PLSL6 L AND ADDRESSED BY TRACE RAM DATA IN BUFFER BITS TRDI 27:24.
 :--

8037							
8038							
8039							
8040							
8041							
8042							
8043							
8044							
8045							
8046	022124					BGNTST	
8047	022124					T43::	
8048	022124	004737	005474			JSR	PC,INITE1 ;SELECT AND INITIALIZE STATE ANALYZER
8049	022130	005037	002414			CLR	R6LOAD ;START TRAM DATA IN BUF DATA = 0
8050	022134	012737	170377	002406		MOV	#170377,R4MASK ;SETUP TO IGNORE UNUSED BITS ON AND .EAD
8051							
8052	022142					1\$:	BGNSEG
8053	022142	104404				TRAP	C\$BSEG
8054							
8055							:CLEAR THE LOW BYTE OF CONTROL REGISTER 0. CDAL4 ON A ZERO WILL
8056							:ALLOW ONLY ONE AND/OR ARRAY TO BE ENABLED AT A TIME VIA THE POINTER
8057							:REGISTER. CDAL3 AND CDAL2 ON A ZERO WILL ASSERT THE SIGNAL TRSLO L.
8058							:THE SIGNAL TRSLO L WILL ENABLE THE OUTPUTS OF THE TRACE RAM DATA IN
8059							:BUFFERS (TRDI 59:0).
8060							
8061	022144	105037	002370			CLRB	ROLOAD ;SETUP BITS TO BE LOADED
8062	022150	004737	006102			JSR	PC,LDRDRO ;GO LOAD, READ AND CHECK REG 0
8063	022154	001405				BEQ	2\$;IF LOADED OK THEN CONTINUE
8064	022156					ERRDF	1,ROEROR ;REGISTER 0 NOT EQUAL EXPECTED
8065	022156	104455				TRAP	C\$ERDF
8066	022160	000001				.WORD	1
8067	022162	000000				.WORD	0
8068	022164	004604				.WORD	ROEROR
8069	022166					CKLOOP	
8070	022166	104406				TRAP	C\$CLP1
8071							
8072							:LOAD, READ AND CHECK TRACE RAM DATA IN BUFFER BITS TRDI 31:16 WITH
8073							:THE DATA STORED IN LOCATION 'R6LOAD'. THE OUTPUTS OF THE TRACE RAM
8074							:DATA IN BUFFERS ARE USED TO ADDRESS THE AND ARRAY RAMS.
8075							
8076	022170	004537	006426			2\$:	JSR R5,TRDIBF ;LOAD,READ,CHECK TRAM DATA IN BUF 31:16
8077	022174	000006				.WORD	PTER6 ;SELECT TRDI BITS 31:16
8078							
8079							:SET PTER6 L IN CONTROL REGISTER 0. WHEN THE SIGNAL CDAL4 IS SET TO
8080							:A ZERO AND THE SIGNAL PTER6 L IS ASSERTED, THE SIGNAL PLSL6 L WILL BE
8081							:ASSERTED WHICH WILL SELECT THE AND ARRAY RAM ADDRESSED BY TRDI BITS 27:24.
8082							:ALL THE OTHER AND ARRAY RAMS ARE DESELECTED, THUS, THE OUTPUTS WILL
8083							:REMAIN HIGH
8084							
8085	022170	012737	000006	002376		MOV	#PTER6,R2LOAD ;SETUP BITS TO BE LOADED
8086	022204	004737	006134			JSR	PC,LDRDR2 ;GO LOAD, READ AND CHECK REGISTER 2
8087	022210	001405				BEQ	3\$;IF LOADED OK THEN CONTINUE
8088	022212					ERRDF	2,R2EROR ;REGISTER 2 NOT EQUAL EXPECTED
8089	022212	104455				TRAP	C\$ERDF
8090	022214	000002				.WORD	2
8091	022216	000000				.WORD	0
8092	022220	004704				.WORD	R2EROR

```

8093 022222                CKLOOP
8094 022222 104406        TRAP    (CSCLP1
8095
8096                        :LOAD, READ AND CHECK AND ARRAY RAM SELECTED BY THE SIGNAL PLSL6 L.
8097                        :WHEN A WRITE COMMAND IS ISSUED TO CONTROL REGISTER 4 WITH THE SIGNAL
8098                        :PTER6 L ASSERTED, A PULSE WILL OCCUR ON THE SIGNAL WPLA6 L. THE
8099                        :SIGNAL WPLA6 L WILL WRITE THE DATA ON THE WRITE COMMAND INTO THE AND
8100                        :ARRAY RAM. ON A READ COMMAND TO CONTROL REGISTER 4, THE DATA WILL BE
8101                        :READ BACK FROM THE AND ARRAY RAM SELECTED.
8102
8103                        :LOAD, READ AND CHECK AND ARRAY RAM SELECTED BY THE SIGNAL PLSL6 L WITH
8104                        :AN ALTERNATING ONES AND ZEROES DATA PATTERN (12).
8105
8106 022227 012737 000012 002402 3$:  MOV    #12,R4LOAD          :SETUP DATA TO BE LOADED
8107 022232 004737 006166             JSR    PC,LDRDAR          :GO LOAD,READ AND CHECK AND ARRAY
8108 022236 001405             BEQ    4$                :IF DATA OK THEN CONTINUE
8109 022240             ERRDF  3,ANDERR,R4ERROR      :AND ARRAY NOT EQUAL 12
8110 022240 104455             TRAP    (SERDF
8111 022242 000003             .WORD  3
8112 022244 003550             .WORD  ANDERR
8113 022246 004720             .WORD  R4ERROR
8114 022250             CKLOOP
8115 022250 104406        TRAP    (CSCLP1
8116
8117                        :WRITE, READ AND CHECK AND ARRAY SELECTED BY THE SIGNAL PLSL6 L WITH
8118                        :AN ALTERNATING ZEROES AND ONES DATA PATTERN (05).
8119
8120 022252 012737 000005 002402 4$:  MOV    #5,R4LOAD          :SETUP DATA TO BE LOADED
8121 022260 004737 006166             JSR    PC,LDRDAR          :LOAD, READ AND CHECK AND ARRAY RAM
8122 022264 001404             BEQ    5$                :IF LOADED OK THEN CONTINUE
8123 022266             ERRDF  3,ANDERR,R4ERROR      :AND ARRAY NOT EQUAL 05
8124 022266 104455             TRAP    (SERDF
8125 022270 000003             .WORD  3
8126 022272 003550             .WORD  ANDERR
8127 022274 004720             .WORD  R4ERROR
8128 022276             5$:  ENDSEG
8129 022276             10000$:
8130 022276 104405        TRAP    (SESEG
8131
8132 022300 062737 000400 002414        ADD    #BIT8,R6LOAD       :UPDATE AND ARRAY ADDRESS BY ONE
8133 022306 032737 010000 002414        BIT    #BIT12,R6LOAD     :CHECK IF ALL AND ARRAY ADDRESSES DONE
8134 022314 001712             BEQ    1$                :IF NOT THEN DO NEXT ADDRESS
8135 022316             ENDTST
8136 022316             L10142:
8137 022316 104401        TRAP    (SETST
8138

```

.SBTTL TEST 44: AND ARRAY RAM TEST - PLSL7 L (1'S + 0'S, 0'S + 1'S)

```

:++
: THIS TEST WILL CHECK EACH LOCATION OF THE AND ARRAY RAM WITH AN ALTERNATING
: ONES AND ZEROES DATA PATTERN (12) AND AN ALTERNATING ZEROES AND ONES DATA
: PATTERN (05). THE AND ARRAY RAM BEING TESTED IS THE ONE SELECTED BY THE
: SIGNAL PLSL7 L AND ADDRESSED BY TRACE RAM DATA IN BUFFER BITS TRDI 31:28.
:--
    
```

```

8139
8140
8141
8142
8143
8144
8145
8146
8147
8148 022320
8149 022320
8150 022320 004737 005474
8151 022324 005037 002414
8152 022330 012737 170377 002406
8153
8154 022336
8155 022336 104404
8156
8157
8158
8159
8160
8161
8162
8163 022340 105037 002370
8164 022344 004737 006102
8165 022350 001405
8166 022352
8167 022352 104455
8168 022354 000001
8169 022356 000000
8170 022360 004604
8171 022362
8172 022362 104406
8173
8174
8175
8176
8177
8178 022364 004537 006426
8179 022370 000006
8180
8181
8182
8183
8184
8185
8186
8187 022372 012737 000007 002376
8188 022400 004737 006134
8189 022404 001405
8190 022406
8191 022406 104455
8192 022410 000002
8193 022412 000000
8194 022414 004704
    
```

```

T44:: BGNTST
      JSR    PC,INITED      ;SELECT AND INITIALIZE STATE ANALYZER
      CLR    R6LOAD        ;START TRAM DATA IN BUF DATA = 0
      MOV    #170377,R4MASK ;SETUP TO IGNORE UNUSED BITS ON AND READ
    
```

```

1S:   BGNSEG
      TRAP   C$BSEG
      ;CLEAR THE LOW BYTE OF CONTROL REGISTER 0. CDAL4 ON A ZERO WILL
      ;ALLOW ONLY ONE AND/OR ARRAY TO BE ENABLED AT A TIME VIA THE POINTER
      ;REGISTER. CDAL3 AND CDAL2 ON A ZERO WILL ASSERT THE SIGNAL TRSLO L.
      ;THE SIGNAL TRSLO L WILL ENABLE THE OUTPUTS OF THE TRACE RAM DATA IN
      ;BUFFERS (TRDI 59:0).
    
```

```

      CLRB   R0LOAD        ;SETUP BITS TO BE LOADED
      JSR    PC,LDRDR0     ;GO LOAD, READ AND CHECK REG 0
      BEQ    2$            ;IF LOADED OK THEN CONTINUE
      ERDF   1,R0EROR      ;REGISTER 0 NOT EQUAL EXPECTED
      TRAP   C$ERDF
      .WORD  1
      .WORD  0
      .WORD  R0EROR
      CKLOOP
      TRAP   C$CLP1
    
```

```

      ;LOAD, READ AND CHECK TRACE RAM DATA IN BUFFER BITS TRDI 31:16 WITH
      ;THE DATA STORED IN LOCATION 'R6LOAD'. THE OUTPUTS OF THE TRACE RAM
      ;DATA IN BUFFERS ARE USED TO ADDRESS THE AND ARRAY RAMS.
    
```

```

2S:   JSR    R5,TRDIBF     ;LOAD,READ,CHECK TRAM DATA IN BUF 31:16
      .WORD  PTER6        ;SELECT TRDI BITS 31:16
    
```

```

      ;SET PTER7 L IN CONTROL REGISTER 0. WHEN THE SIGNAL CDAL4 IS SET TO
      ;A ZERO AND THE SIGNAL PTER7 L IS ASSERTED, THE SIGNAL PLSL7 L WILL BE
      ;ASSERTED WHICH WILL SELECT THE AND ARRAY RAM ADDRESSED BY TRDI BITS 31:28.
      ;ALL THE OTHER AND ARRAY RAMS ARE DESELECTED. THUS, THE OUTPUTS WILL
      ;REMAIN HIGH.
    
```

```

      MOV    #PTER7,R2LOAD ;SETUP BITS TO BE LOADED
      JSR    PC,LDRDR2     ;GO LOAD, READ AND CHECK REGISTER 2
      BEQ    3$            ;IF LOADED OK THEN CONTINUE
      ERDF   2,R2EROR      ;REGISTER 2 NOT EQUAL EXPECTED
      TRAP   C$ERDF
      .WORD  2
      .WORD  0
      .WORD  R2EROR
    
```

8195 022416
8196 022416 104405
8197
8198
8199
8200
8201
8202
8203
8204
8205
8206
8207
8208 022420 012737 000012 002402 3\$
8209 022426 004737 006166
8210 022432 001405
8211 022434
8212 022434 104455
8213 022436 000003
8214 022440 003550
8215 022442 004720
8216 022444
8217 022444 104406
8218
8219
8220
8221
8222 022446 012737 000005 002402 4\$
8223 022454 004737 006166
8224 022460 001404
8225 022462
8226 022462 104455
8227 022464 000003
8228 022466 003550
8229 022470 004720
8230 022472 5\$:
8231 022472 10000\$:
8232 022472 104405
8233
8234 022474 062737 010000 002414
8235 022502 001315
8236 022504
8237 022504 L10143:
8238 022504 104401
8239

```
CKLOOP  
TRAP C$CLP1  
:LOAD, READ AND CHECK AND ARRAY RAM SELECTED BY THE SIGNAL PLSL7 L.  
:WHEN A WRITE COMMAND IS ISSUED TO CONTROL REGISTER 4 WITH THE SIGNAL  
:PTER7 L ASSERTED, A PULSE WILL OCCUR ON THE SIGNAL WPLA7 L. THE  
:SIGNAL WPLA7 L WILL WRITE THE DATA ON THE WRITE COMMAND INTO THE AND  
:ARRAY RAM. ON A READ COMMAND TO CONTROL REGISTER 4, THE DATA WILL BE  
:READ BACK FROM THE AND ARRAY RAM SELECTED.  
:LOAD, READ AND CHECK AND ARRAY RAM SELECTED BY THE SIGNAL PLSL7 L WITH  
:AN ALTERNATING ONES AND ZEROES DATA PATTERN (12).  
MOV #12,R4LOAD ;SETUP DATA TO BE LOADED  
JSP PC,LDRDAR ;GO LOAD,READ AND CHECK AND ARRAY  
BEQ 4$ ;IF DATA OK THEN CONTINUE  
ERRDF 3,ANDERR,R4EROR ;AND ARRAY NOT EQUAL 12  
TRAP C$ERDF  
.WORD 3  
.WORD ANDERR  
.WORD R4EROR  
CKLOOP  
TRAP C$CLP1  
:WRITE, READ AND CHECK AND ARRAY SELECTED BY THE SIGNAL PLSL7 L WITH  
:AN ALTERNATING ZEROES AND ONES DATA PATTERN (05).  
MOV #5,R4LOAD ;SETUP DATA TO BE LOADED  
JSR PC,LDRDAR ;LOAD, READ AND CHECK AND ARRAY RAM  
BEQ 5$ ;IF LOADED OK THEN CONTINUE  
ERRDF 3,ANDERR,R4EROR ;AND ARRAY NOT EQUAL 05  
TRAP C$ERDF  
.WORD 3  
.WORD ANDERR  
.WORD R4EROR  
ENDSEG  
TRAP C$ESEG  
ADD #BIT12,R6LOAD ;UPDATE AND ARRAY ADDRESS BY ONE  
BNE 1$ ;IF NOT 0 THEN DO NEXT ADDRESS  
ENDTST  
TRAP C$ETST
```

i

8240
 8241
 8242
 8243
 8244
 8245
 8246
 8247
 8248
 8249 022506
 8250 022506
 8251 022506 004737 005474
 8252 022512 005037 002414
 8253 022516 012737 170377 002406
 8254
 8255 022524
 8256 022524 104404
 8257
 8258
 8259
 8260
 8261
 8262
 8263
 8264 022526 105037 002370
 8265 022532 004737 006102
 8266 022536 001405
 8267 022540
 8268 022540 104455
 8269 022542 000001
 8270 022544 000000
 8271 022546 004604
 8272 022550
 8273 022550 104406
 8274
 8275
 8276
 8277
 8278
 8279 022552 004537 006426
 8280 022556 000007
 8281
 8282
 8283
 8284
 8285
 8286
 8287
 8288 022560 012737 000010 002376
 8289 022566 004737 006134
 8290 022572 001405
 8291 022574
 8292 022574 104455
 8293 022576 000002
 8294 022600 000000
 8295 022602 004704

.SBTTL TEST 45: AND ARRAY RAM TEST - PLSL8 L (1'S + 0'S, 0'S + 1'S)

..*
 : THIS TEST WILL CHECK EACH LOCATION OF THE AND ARRAY RAM WITH AN ALTERNATING
 : ONES AND ZEROES DATA PATTERN (12) AND AN ALTERNATING ZEROES AND ONES DATA
 : PATTERN (05). THE AND ARRAY RAM BEING TESTED IS THE ONE SELECTED BY THE
 : SIGNAL PLSL8 L AND ADDRESSED BY TRACE RAM DATA IN BUFFER BITS TRDI 35:32.
 :--

T45:: BGNSTST
 JSR PC,INITED ;SELECT AND INITIALIZE STATE ANALYZER
 CLR R6LOAD ;START TRAM DATA IN BUF DATA = 0
 MOV #170377,R4MASK ;SETUP TO IGNORE UNUSED BITS ON AND READ

1\$: BGNSEG
 TRAP C\$BSEG
 ;CLEAR THE LOW BYTE OF CONTROL REGISTER 0. CDAL4 ON A ZERO WILL
 ;ALLOW ONLY ONE AND/OR ARRAY TO BE ENABLED AT A TIME VIA THE POINTER
 ;REGISTER. CDAL3 AND CDAL2 ON A ZERO WILL ASSERT THE SIGNAL TRSLO L.
 ;THE SIGNAL TRSLO L WILL ENABLE THE OUTPUTS OF THE TRACE RAM DATA IN
 ;BUFFERS (TRDI 59:0).

CLRB R0LOAD ;SETUP BITS TO BE LOADED
 JSR PC,LDRDRO ;GO LOAD, READ AND CHECK REG 0
 BEQ 2\$;IF LOADED OK THEN CONTINUE
 ERRDF 1,R0EROR ;REGISTER 0 NOT EQUAL EXPECTED
 TRAP C\$ERDF
 .WORD 1
 .WORD 0
 .WORD R0EROR
 CKLOOP
 TRAP C\$CLP1

;LOAD, READ AND CHECK TRACE RAM DATA IN BUFFER BITS TRDI 4:32 WITH
 ;THE DATA STORED IN LOCATION 'R6LOAD'. THE OUTPUTS OF THE TRACE RAM
 ;DATA IN BUFFERS ARE USED TO ADDRESS THE AND ARRAY RAMS.

2\$: JSR R5,TRDI8F ;LOAD,READ,CHECK TRAM DATA IN BUF 47:32
 .WORD PTER7 ;SELECT TRDI BITS 47:32

;SET PTER8 L IN CONTROL REGISTER 0. WHEN THE SIGNAL CDAL4 IS SET TO
 ;A ZERO AND THE SIGNAL PTER8 L IS ASSERTED, THE SIGNAL PLSL8 L WILL BE
 ;ASSERTED WHICH WILL SELECT THE AND ARRAY RAM ADDRESSED BY TRDI BITS 35:32.
 ;ALL THE OTHER AND ARRAY RAMS ARE DESELECTED, THUS, THE OUTPUTS WILL
 ;REMAIN HIGH.

MOV #PTER8,R2LOAD ;SETUP BITS TO BE LOADED
 JSR PC,LDRDR2 ;GO LOAD, READ AND CHECK REGISTER 2
 BEQ 3\$;IF LOADED OK THEN CONTINUE
 ERRDF 2,R2EROR ;REGISTER 2 NOT EQUAL EXPECTED
 TRAP C\$ERDF
 .WORD 2
 .WORD 0
 .WORD R2EROR

```

8296 022604
8297 022604 104406
8298
8299
8300
8301
8302
8303
8304
8305
8306
8307
8308
8309 022606 012737 000012 002402 3$:
8310 022614 004737 006166
8311 022620 001405
8312 022622
8313 022622 104455
8314 022624 000003
8315 022626 003550
8316 022630 004720
8317 022632
8318 022632 104406
8319
8320
8321
8322
8323 022634 012737 000005 002402 4$:
8324 022642 004737 006166
8325 022646 001404
8326 022650
8327 022650 104455
8328 022652 000003
8329 022654 003550
8330 022656 004720
8331 022660
8332 022660
8333 022660 104405
8334
8335 022662 005237 002414
8336 022666 032737 000020 002414
8337 022674 001713
8338 022676
8339 022676
8340 022676 104401
8341
    
```

CKLOOP
 TRAP C\$CLP1
 ;LOAD, READ AND CHECK AND ARRAY RAM SELECTED BY THE SIGNAL PLSL8 L.
 ;WHEN A WRITE COMMAND IS ISSUED TO CONTROL REGISTER 4 WITH THE SIGNAL
 ;PTER8 L ASSERTED, A PULSE WILL OCCUR ON THE SIGNAL WPLA8 L. THE
 ;SIGNAL WPLA8 L WILL WRITE THE DATA ON THE WRITE COMMAND INTO THE AND
 ;ARRAY RAM. ON A READ COMMAND TO CONTROL REGISTER 4, THE DATA WILL BE
 ;READ BACK FROM THE AND ARRAY RAM SELECTED.
 ;LOAD, READ AND CHECK AND ARRAY RAM SELECTED BY THE SIGNAL PLSL8 L WITH
 ;AN ALTERNATING ONES AND ZEROES DATA PATTERN (i?).
 MOV #12,R4LOAD ;SETUP DATA TO BE LOADED
 JSR PC,LDRDAR ;GO LOAD,READ AND CHECK AND ARRAY
 BEQ 4\$;IF DATA OK THEN CONTINUE
 ERRDF 3,ANDERR,R4EROR ;AND ARRAY NOT EQUAL 12
 TRAP C\$ERRDF
 .WORD 3
 .WORD ANDERR
 .WORD R4EROR
 CKLOOP
 TRAP C\$CLP1
 ;LOAD, READ AND CHECK AND ARRAY SELECTED BY THE SIGNAL PLSL8 L WITH
 ;AN ALTERNATING ZEROES AND ONES DATA PATTERN (05).
 MOV #5,R4LOAD ;SETUP DATA TO BE LOADED
 JSR PC,LDRDAR ;LOAD, READ AND CHECK AND ARRAY RAM
 BEQ 5\$;IF LOADED OK THEN CONTINUE
 ERRDF 3,ANDERR,R4EROR ;AND ARRAY NOT EQUAL 05
 TRAP C\$ERRDF
 .WORD 3
 .WORD ANDERR
 .WORD R4EROR
 5\$:
 ENDSEG
 10000\$:
 TRAP C\$ESEG
 INC R6LOAD ;UPDATE AND ARRAY ADDRESS BY ONE
 BIT #BIT4,R6LOAD ;CHECK IF ALL AND ARRAY ADDRESSES DONE
 BEQ 1\$;IF NOT THEN DO NEXT ADDRESS
 ENDTST
 L10144:
 TRAP C\$ETST

8342
 8343
 8344
 8345
 8346
 8347
 8348
 8349
 8350
 8351
 8352
 8353
 8354
 8355
 8356
 8357
 8358
 8359
 8360
 8361
 8362
 8363
 8364
 8365
 8366
 8367
 8368
 8369
 8370
 8371
 8372
 8373
 8374
 8375
 8376
 8377
 8378
 8379
 8380
 8381
 8382
 8383
 8384
 8385
 8386
 8387
 8388
 8389
 8390
 8391
 8392
 8393
 8394
 8395
 8396
 8397

022700
 022700
 022700 004737 005474
 022704 005037 002414
 022710 012737 170377 002406
 022716
 022716 104404
 022720 105037 002370
 022724 004737 006102
 022730 001405
 022732
 022732 104455
 022734 000001
 022736 000000
 022740 004604
 022742
 022742 104406
 022744 004537 006426
 022750 000007
 022752 012737 000011 002376
 022760 004737 006134
 022764 001405
 022766
 022766 104455
 022770 000002
 022772 000000
 022774 104704

```
.SBTTL TEST 46: AND ARRAY RAM TEST - PLSL9 L (1'S + 0'S, 0'S + 1'S)
:++
: THIS TEST WILL CHECK EACH LOCATION OF THE AND ARRAY RAM WITH AN ALTERNATING
: ONES AND ZEROES DATA PATTERN (12) AND AN ALTERNATING ZEROES AND ONES DATA
: PATTERN (05). THE AND ARRAY RAM BEING TESTED IS THE ONE SELECTED BY THE
: SIGNAL PLSL9 L AND ADDRESSED BY TRACE RAM DATA IN BUFFER BITS TRDI 39:36.
:--

T46:: BGNTST
      JSR    PC,INITED          ;SELECT AND INITIALIZE STATE ANALYZER
      CLR    R6LOAD            ;START TRAM DATA IN BUF DATA = 0
      MOV    #170377,R4MASK    ;SETUP TO IGNORE UNUSED BITS ON AND READ

18:   BGNSEG
      TRAP   C$BSEG

      ;CLEAR THE LOW BYTE OF CONTROL REGISTER 0. CDAL4 ON A ZERO WILL
      ;ALLOW ONLY ONE AND/OR ARRAY TO BE ENABLED AT A TIME VIA THE POINTER
      ;REGISTER. CDAL3 AND CDAL2 ON A ZERO WILL ASSERT THE SIGNAL TRSLO L.
      ;THE SIGNAL TRSLO L WILL ENABLE THE OUTPUTS OF THE TRACE RAM DATA IN
      ;BUFFERS (TRDI 59:0).

      CLRB   R0LOAD            ;SETUP BITS TO BE LOADED
      JSR    PC,LDRDR0        ;GO LOAD, READ AND CHECK REG 0
      BEQ    Z$                ;IF LOADED OK THEN CONTINUE
      ERRDF  1,R0EROR         ;REGISTER 0 NOT EQUAL EXPECTED
      TRAP   C$ERDF

      .WORD  1
      .WORD  0
      .WORD  R0EROR
      CKLOOP
      TRAP   C$CLP1

      ;LOAD, READ AND CHECK TRACE RAM DATA IN BUFFER BITS TRDI 47:32 WITH
      ;THE DATA STORED IN LOCATION 'R6LOAD'. THE OUTPUTS OF THE TRACE RAM
      ;DATA IN BUFFERS ARE USED TO ADDRESS THE AND ARRAY RAMS.

28:   JSR    R5,TRDIBF        ;LOAD,READ,CHECK TRAM DATA IN BUF 47:32
      .WORD  PTER7            ;SELECT TRDI BITS 47:32

      ;SET PTER9 L IN CONTROL REGISTER 0. WHEN THE SIGNAL CDAL4 IS SET TO
      ;A ZERO AND THE SIGNAL PTER9 L IS ASSERTED, THE SIGNAL PLSL9 L WILL BE
      ;ASSERTED WHICH WILL SELECT THE AND ARRAY RAM ADDRESSED BY TRDI BITS 39:36.
      ;ALL THE OTHER AND ARRAY RAMS ARE DESELECTED, THUS, THE OUTPUTS WILL
      ;REMAIN HIGH.

      MOV    #PTER9,R2LOAD    ;SETUP BITS TO BE LOADED
      JSR    PC,LDRDR2        ;GO LOAD, READ AND CHECK REGISTER 2
      BEQ    Z$                ;IF LOADED OK THEN CONTINUE
      ERRDF  2,R2EROR         ;REGISTER 2 NOT EQUAL EXPECTED
      TRAP   C$ERDF

      .WORD  2
      .WORD  0
      .WORD  R2EROR
```

```

8398 022776                                CKLOOP
8399 022776 104406                        TRAP    C$CLP1
8400
8401                                        ;LOAD, READ AND CHECK AND ARRAY RAM SELECTED BY THE SIGNAL PLSL9 L.
8402                                        ;WHEN A WRITE COMMAND IS ISSUED TO CONTROL REGISTER 4 WITH THE SIGNAL
8403                                        ;PTER9 L ASSERTED, A PULSE WILL OCCUR ON THE SIGNAL WPLA9 L. THE
8404                                        ;SIGNAL WPLA9 L WILL WRITE THE DATA ON THE WRITE COMMAND INTO THE AND
8405                                        ;ARRAY RAM. ON A READ COMMAND TO CONTROL REGISTER 4, THE DATA WILL BE
8406                                        ;READ BACK FROM THE AND ARRAY RAM SELECTED.
8407
8408                                        ;LOAD, READ AND CHECK AND ARRAY RAM SELECTED BY THE SIGNAL PLSL9 L WITH
8409                                        ;AN ALTERNATING ONES AND ZEROES DATA PATTERN (12).
8410
8411 023000 012737 000012 002402 3$:      MOV    #12,R4LOAD      ;SETUP DATA TO BE LOADED
8412 023006 004737 006166                JSR    PC,LDRDAR      ;GO LOAD,READ AND CHECK AND ARRAY
8413 023012 001405                        BEQ    4$              ;IF DATA OK THEN CONTINUE
8414 023014                                ERRDF  3,ANDERR,R4EROR ;AND ARRAY NOT EQUAL 12
8415 023014 104455                        TRAP   C$ERDF
8416 023016 000003                        .WORD  3
8417 023020 003550                        .WORD  ANDERR
8418 023022 004720                        .WORD  R4EROR
8419 023024                                CKLOOP
8420 023024 104406                        TRAP   C$CLP1
8421
8422                                        ;WRITE, READ AND CHECK AND ARRAY SELECTED BY THE SIGNAL PLSL9 L WITH
8423                                        ;AN ALTERNATING ZEROES AND ONES DATA PATTERN (05).
8424
8425 023026 012737 000005 002402 4$:      MOV    #5,R4LOAD      ;SETUP DATA TO BE LOADED
8426 023034 004737 006166                JSR    PC,LDRDAR      ;LOAD, READ AND CHECK AND ARRAY RAM
8427 023040 001404                        BEQ    5$              ;IF LOADED OK THEN CONTINUE
8428 023042                                ERRDF  3,ANDERR,R4EROR ;AND ARRAY NOT EQUAL 05
8429 023042 104455                        TRAP   C$ERDF
8430 023044 000003                        .WORD  3
8431 023046 003550                        .WORD  ANDERR
8432 023050 004720                        .WORD  R4EROR
8433 023052                                5$:
8434 023052                                10000$:
8435 023052 104405                        TRAP   C$ESEG
8436
8437 023054 062737 000020 002414          ADD    #BIT4,R6LOAD   ;UPDATE AND ARRAY ADDRESS BY ONE
8438 023062 032737 000400 002414          BIT    #BIT8,R6LOAD   ;CHECK IF ALL AND ARRAY ADDRESSES DONE
8439 023070 001712                        BEQ    1$              ;IF NOT THEN DO NEXT ADDRESS
8440 023072                                ENDTST
8441 023072                                L10:
8442 023072 104401                        TRAP   C$E1ST
8443
    
```


8444
8445
8446
8447
8448
8449
8450
8451
8452
8453 023074
8454 023074
8455 023074 004737 005474
8456 023100 005037 002414
8457 023104 012737 170377 002406
8458
8459 023112
8460 023112 104404
8461
8462
8463
8464
8465
8466
8467
8468 023114 105037 002370
8469 023120 004737 006102
8470 023124 001405
8471 023126
8472 023126 104455
8473 023130 000001
8474 023132 000000
8475 023134 004604
8476 023136
8477 023136 104406
8478
8479
8480
8481
8482
8483 023140 004537 006426
8484 023144 000007
8485
8486
8487
8488
8489
8490
8491
8492 023146 012737 000012 002376
8493 023154 004737 006134
8494 023160 001405
8495 023162
8496 023162 104455
8497 023164 000002
8498 023166 000000
8499 023170 004704

.SBTTL TEST 47: AND ARRAY RAM TEST - PLSL10 L (1'S + 0'S, 0'S + 1'S)

: THIS TEST WILL CHECK EACH LOCATION OF THE AND ARRAY RAM WITH AN ALTERNATING
: ONES AND ZEROES DATA PATTERN (12) AND AN ALTERNATING ZEROES AND ONES DATA
: PATTERN (05). THE AND ARRAY RAM BEING TESTED IS THE ONE SELECTED BY THE
: SIGNAL PLSL10 L AND ADDRESSED BY TRACE RAM DATA IN BUFFER BITS TRDI 43:40.
:--

147:: BGNTEST
JSR PC,INITED ;SELECT AND INITIALIZE STATE ANALYZER
CLR R6LOAD ;START TRAM DATA IN BUF DATA = 0
MOV #170377,R4MASK ;SETUP TO IGNORE UNUSED BITS ON AND READ

18: BGNSEG
TRAP C3BSEG
:CLEAR THE LOW BYTE OF CONTROL REGISTER 0. CDAL4 ON A ZERO WILL
:ALLOW ONLY ONE AND/OR ARRAY TO BE ENABLED AT A TIME VIA THE POINTER
:REGISTER. CDAL3 AND CDAL2 ON A ZERO WILL ASSERT THE SIGNAL TRSLO L.
:THE SIGNAL TRSLO L WILL ENABLE THE OUTPUTS OF THE TRACE RAM DATA IN
:BUFFERS (TRDI 59:0).

CLRB R0LOAD ;SETUP BITS TO BE LOADED
JSR PC,LDRDR0 ;GO LOAD, READ AND CHECK REG 0
BEQ 2\$;IF LOADED OK THEN CONTINUE
ERRDF 1,R0EROR ;REGISTER 0 NOT EQUAL EXPECTED
TRAP C\$ERDF
.WORD 1
.WORD 0
.WORD R0EROR
CKLOOP
TRAP C\$CLP1

:LOAD, READ AND CHECK TRACE RAM DATA IN BUFFER BITS TRDI 47:32 WITH
:THE DATA STORED IN LOCATION 'R6LOAD'. THE OUTPUTS OF THE TRACE RAM
:DATA IN BUFFERS ARE USED TO ADDRESS THE AND ARRAY RAMS.

28: JSR R5,TRDIRF ;LOAD,READ,CHECK TRAM DATA IN BUF 47:32
.WORD PTER7 ;SELECT TRDI BITS 47:32

:SET PTER10 L IN CONTROL REGISTER C. WHEN THE SIGNAL CDAL4 IS SET TO
:A ZERO AND THE SIGNAL PTER10 L IS ASSERTED, THE SIGNAL PLSL10 L WILL BE
:ASSERTED WHICH WILL SELECT THE AND ARRAY RAM ADDRESSED BY TRDI BITS 43:40.
:ALL THE OTHER AND ARRAY RAMS ARE DESELECTED, THUS, THE OUTPUTS WILL
:REMAIN HIGH.

MOV #PTER10,R2LOAD ;SETUP BITS TO BE LOADED
JSR PC,LDRDR2 ;GO LOAD, READ AND CHECK REGISTER 2
BEQ 3\$;IF LOADED OK THEN CONTINUE
ERRDF 2,R2EROR ;REGISTER 2 NOT EQUAL EXPECTED
TRAP C\$ERDF
.WORD 2
.WORD 0
.WORD R2EROR

```
8500 023172 CKLOOP
8501 023172 104406 TRAP C$CLP1
8502
8503 :LOAD, READ AND CHECK AND ARRAY RAM SELECTED BY THE SIGNAL PLSL10 L.
8504 :WHEN A WRITE COMMAND IS ISSUED TO CONTROL REGISTER 4 WITH THE SIGNAL
8505 :PTER10 L ASSERTED, A PULSE WILL OCCUR ON THE SIGNAL WPLA10 L. THE
8506 :SIGNAL WPLA10 L WILL WRITE THE DATA ON THE WRITE COMMAND INTO THE AND
8507 :ARRAY RAM ON A READ COMMAND TO CONTROL REGISTER 4, THE DATA WILL BE
8508 :READ BACK FROM THE AND ARRAY RAM SELECTED.
8509
8510 :LOAD, READ AND CHECK AND ARRAY RAM SELECTED BY THE SIGNAL PLSL10 L WITH
8511 :AN ALTERNATING ONES AND ZEROES DATA PATTERN (12).
8512
8513 023174 012737 000012 002402 3$: MOV #12,R4LOAD ;SETUP DATA TO BE LOADED
8514 023202 004737 006166 JSR PC,LDRDAR ;GO LOAD,READ AND CHECK AND ARPAV
8515 023206 001405 BEQ 4$ ;IF DATA OK THEN CONTINUE
8516 023210 ERRDF 3,ANDERR,R4EROR ;AND ARRAY NOT EQUAL 12
8517 023210 104455 TRAP C$ERDF
8518 023212 000003 .WORD 3
8519 023214 003550 .WORD ANDERR
8520 023216 004720 .WORD R4EROR
8521 023220 CKLOOP
8522 023220 104406 TRAP C$CLP1
8523
8524 :WRITE, READ AND CHECK AND ARRAY SELECTED BY THE SIGNAL PLSL10 L WITH
8525 :AN ALTERNATING ZEROES AND ONES DATA PATTERN (05).
8526
8527 023222 012737 000005 002402 4$: MOV #5,R4LOAD ;SETUP DATA TO BE LOADED
8528 023230 004737 006166 JSR PC,LDRDAR ;LOAD, READ AND CHECK AND ARRAY RAM
8529 023234 001404 BEQ 5$ ;IF LOADED OK THEN CONTINUE
8530 023236 ERRDF 3,ANDERR,R4EROR ;AND ARRAY NOT EQUAL 05
8531 023236 104455 TRAP C$ERDF
8532 023240 000003 .WORD 3
8533 023242 003550 .WORD ANDERR
8534 023244 004720 .WORD R4EROR
8535 023246 5$: ENDSEG
8536 023246 10000$:
8537 023246 104405 TRAP C$ESEG
8538
8539 023250 062737 000400 002414 ADD #BIT8,R6LOAD ;UPDATE AND ARRAY ADDRESS BY ONE
8540 023256 032737 010000 002414 BIT #BIT12,R6LOAD ;CHECK IF ALL AND ARRAY ADDRESSES DONE
8541 023264 001712 BEQ 1$ ;IF NOT THEN DO NEXT ADDRESS
8542 023266 EP.DTST
8543 023266 L10146:
8544 023266 104401 TRAP C$ETST
8545
```

TEST 48: AND ARRAY RAM TEST - PLSL11 L (1'S + 0'S, 0'S + 1'S)

.SBTTL TEST 48: AND ARRAY RAM TEST - PLSL11 L (1'S + 0'S, 0'S + 1'S)

: THIS TEST WILL CHECK EACH LOCATION OF THE AND ARRAY RAM WITH AN ALTERNATING
: ONES AND ZEROES DATA PATTERN (12) AND AN ALTERNATING ZEROES AND ONES DATA
: PATTERN (05). THE AND ARRAY RAM BEING TESTED IS THE ONE SELECTED BY THE
: SIGNAL PLSL11 L AND ADDRESSED BY TRACE RAM DATA IN BUFFER BITS TRDI 47:44.
:--

8546
8547
8548
8549
8550
8551
8552
8553
8554
8555 023270
8556 023270
8557 023270 004737 005474
8558 023274 005037 002414
8559 023300 012737 170377 002406
8560
8561 023306
8562 023306 104404
8563
8564
8565
8566
8567
8568
8569
8570 023310 105037 002370
8571 023314 004737 006102
8572 023320 001405
8573 023322
8574 023322 104455
8575 023324 000001
8576 023326 000000
8577 023330 004604
8578 023332
8579 023332 104406
8580
8581
8582
8583
8584
8585 023334 004537 006426
8586 023340 000007
8587
8588
8589
8590
8591
8592
8593
8594 023342 012737 00013 002376
8595 023350 004737 006134
8596 023354 001405
8597 023356
8598 023356 104455
8599 023360 000002
8600 023362 000000
8601 023364 004704

T48:: BGNTEST
JSR PC,INITED ;SELECT AND INITIALIZE STATE ANALYZER
CLR R6LOAD ;START TRAM DATA IN BUF DATA = 0
MOV #170377,R4MASK ;SETUP TO IGNORE UNUSED BITS ON AND READ

16: BGNSEG
TRAP CSBSEG
:CLEAR THE LOW BYTE OF CONTROL REGISTER 0. CDAL4 ON A ZERO WILL
:ALLOW ONLY ONE AND/OR ARRAY TO BE ENABLED AT A TIME VIA THE POINTER
:REGISTER. CDAL3 AND CDAL2 ON A ZERO WILL ASSERT THE SIGNAL TRSLO L.
:THE SIGNAL TRSLO L WILL ENABLE THE OUTPUTS OF THE TRACE RAM DATA IN
:BUFFERS (TRDI 59:0).

CLRB R0LOAD ;SETUP BITS TO BE LOADED
JSR PC,LDRDRO ;GO LOAD, READ AND CHECK REG 0
BEQ 2\$;IF LOADED OK THEN CONTINUE
ERRDF 1,R0EROR ;REGISTER 0 NOT EQUAL EXPECTED
TRAP CSERDF
.WORD 1
.WORD 0
.WORD R0EROR
CKLOOP
TRAP CSCLP1

:LOAD, READ AND CHECK TRACE RAM DATA IN BUFFER BITS TRDI 47:32 WITH
:THE DATA STORED IN LOCATION 'R6LOAD'. THE OUTPUTS OF THE TRACE RAM
:DATA IN BUFFERS ARE USED TO ADDRESS THE AND ARRAY RAMS.

2\$: JSR R5,TRDIBF ;LOAD,READ,CHECK TRAM DATA IN BUF 47:32
.WORD PTER7 ;SELECT TRDI BITS 47:32

:SET PTER11 L IN CONTROL REGISTER 0. WHEN THE SIGNAL PL4 IS SET TO
:A ZERO AND THE SIGNAL PTER11 L IS ASSERTED, THE SIGNAL PLSL11 L WILL BE
:ASSERTED WHICH WILL SELECT THE AND ARRAY RAM ADDRESSED BY TRDI BITS 47:44.
:ALL THE OTHER AND ARRAY RAMS ARE DESELECTED, THUS, THE OUTPUTS WILL
:REMAIN HIGH.

MOV #PTER11,R2LOAD ;SETUP BITS TO BE LOADED
JSR PC,LDRDR2 ;GO LOAD, READ AND CHECK REGISTER 2
BEQ 3\$;IF LOADED OK THEN CONTINUE
ERRDF 2,R2EROR ;REGISTER 2 NOT EQUAL EXPECTED
TRAP CSERDF
.WORD 2
.WORD 0
.WORD R2EROR

```
8602 023366          CKLOOP
8603 023366 104406   TRAP    C$CLP1
8604
8605                :LOAD, READ AND CHECK AND ARRAY RAM SELECTED BY THE SIGNAL PLSL11 L.
8606                :WHEN A WRITE COMMAND IS ISS'ED TO CONTROL REGISTER 4 WITH THE SIGNAL
8607                :PTER11 L ASSERTED, A PULSE WILL OCCUR ON THE SIGNAL WPLA11 L. THE
8608                :SIGNAL WPLA11 L WILL WRITE THE DATA ON THE WRITE COMMAND I TO THE AND
8609                :ARRAY RAM. ON A READ COMMAND TO CONTROL REGISTER 4, THE DATA WILL BE
8610                :READ BACK FROM THE AND ARRAY RAM SELECTED.
8611
8612                :LOAD, READ AND CHECK AND ARRAY RAM SELECTED BY THE SIGNAL PLSL11 L WITH
8613                :AN ALTERNATING ONES AND ZEROES DATA PATTERN (12).
8614
8615 023370 012737 000012 002402 3$:  MOV    #12,R4LOAD      ;SETUP DATA TO BE LOADED
8616 023376 004737 006166          JSR    PC,LDRDAR      ;GO LOAD,READ AND CHECK AND ARRAY
8617 023402 001405          BEQ    4$             ;IF DATA OK THEN CONTINUE
8618 023404          ERRDF 3,ANDERR,R4EROR ;AND ARRAY NOT EQUAL 12
8619 023404 104455          TRAP  C$ERDF
8620 023406 000003          .WORD 3
8621 023410 003550          .WORD ANDERR
8622 023412 004720          .WORD R4EROR
8623 023414          CKLOOP
8624 023414 104406   TRAP    C$CLP1
8625
8626                :WRITE, READ AND CHECK AND ARRAY SELECTED BY THE SIGNAL PLSL11 L WITH
8627                :AN ALTERNATING ZEROES AND ONES DATA PATTERN (05).
8628
8629 023416 012737 000005 002402 4$:  MOV    #5,R4LOAD      ;SETUP DATA TO BE LOADED
8630 023424 004737 006166          JSR    PC,LDRDAR      ;LOAD, READ AND CHECK AND ARRAY RAM
8631 023430 001404          BEQ    5$             ;IF LOADED OK THEN CONTINUE
8632 023432          ERRDF 3,ANDERR,R4EROR ;AND ARRAY NOT EQUAL 05
8633 023432 104455          TRAP  C$ERDF
8634 023434 000003          .WORD 3
8635 023436 003550          .WORD ANDERR
8636 023440 004720          .WORD R4EROR
8637 023442          5$:  ENDSEG
8638 023442          10000$:
8639 023442 104405          TRAP  C$ESEG
8640
8641 023444 062737 010000 002414          ADD    #BIT12,R6LOAD  ;UPDATE AND ARRAY ADDRESS BY ONE
8642 023452 001315          BNE   1$             ;IF NOT 0 THEN DO NEXT ADDRESS
8643 023454          ENDTST
8644 023454          L10147:
8645 023454 104401          TRAP  C$ETST
8646
```

.SBTTL TEST 49: AND ARRAY RAM TEST - PLSL12 L (1'S + 0'S, 0'S + 1'S)

: THIS TEST WILL CHECK EACH LOCATION OF THE AND ARRAY RAM WITH AN ALTERNATING
: ONES AND ZEROES DATA PATTERN (12) AND AN ALTERNATING ZEROES AND ONES DATA
: PATTERN (05). THE AND ARRAY RAM BEING TESTED IS THE ONE SELECTED BY THE
: SIGNAL PLS.12 L AND ADDRESSED BY TRACE RAM DATA IN BUFFER BITS TRDI 51:48.
:--

8647
8648
8649
8650
8651
8652
8653
8654
8655
8656 023456
8657 023456
8658 023456 004737 005474
8659 023462 005037 002414
8660 023466 012737 170377 002406
8661
8662 023474
8663 023474 104404
8664
8665
8666
8667
8668
8669
8670
8671 023476 105037 002370
8672 023502 004737 006102
8673 023506 001405
8674 023510
8675 023510 104455
8676 023512 000001
8677 023514 000000
8678 023516 004604
8679 023520
8680 023520 104406
8681
8682
8683
8684
8685
8686 023522 004537 006426
8687 023526 000010
8688
8689
8690
8691
8692
8693
8694
8695 023530 012737 000014 002376
8696 023536 004737 006134
8697 023542 001405
8698 023544
8699 023544 104455
8700 023546 000002
8701 023550 000000
8702 023552 004704

T49:: BGNSTST
JSR PC,INITED ;SELECT AND INITIALIZE STATE ANALYZER
CLR R6LOAD ;START TRAM DATA IN BUF DATA = 0
MOV #170377,R.MASK ;SETUP TO IGNORE UNUSED BITS ON AND READ

1\$: BGNSEG
TRAP C\$BSEG
:CLEAR THE LOW BYTE OF CONTROL REGISTER 0. CDAL4 ON A ZERO WILL
:ALLOW ONLY ONE AND/OR ARRAY TO BE ENABLED AT A TIME VIA THE POINTER
:REGISTER. CDAL3 AND CDAL2 ON A ZERO WILL ASSERT THE SIGNAL TRSLO L.
:THE SIGNAL TRSLO L WILL ENABLE THE OUTPUTS OF THE TRACE RAM DATA IN
:BUFFERS (TRDI 59:0).

CLR B R0LOAD ;SETUP BITS TO BE LOADED
JSR PC,LDRDR0 ;GO LOAD, READ AND CHECK REG 0
BEQ 2\$;IF LOADED OK THEN CONTINUE
ERRDF 1,R0EROR ;REGISTER 0 NOT EQUAL EXPECTED
TRAP C\$ERDF
.WORD 1
.WORD 0
.WORD R0EROR
CKLOOP
TRAP C\$CLP1

:LOAD, READ AND CHECK TRACE RAM DATA IN BUFFER BITS TRDI 59:48 WITH
:THE DATA STORED IN LOCATION 'R6LOAD'. THE OUTPUTS OF THE TRACE RAM
:DATA IN BUFFERS ARE USED TO ADDRESS THE AND ARRAY RAMS.
2\$: JSR R5,TRDIBF ;LOAD,READ,CHECK TRAM DATA IN BUF 59:48
.WORD PTER8 ;SELECT TRDI BITS 59:48

:SET PTER12 L IN CONTROL REGISTER 0. WHEN THE SIGNAL CDAL4 IS SET TO
:A ZERO AND THE SIGNAL PTER12 L IS ASSERTED, THE SIGNAL PLSL12 L WILL BE
:ASSERTED WHICH WILL SELECT THE AND ARRAY RAM ADDRESSED BY TRDI BITS 51:48.
:ALL THE OTHER AND ARRAY RAMS ARE DESELECTED, THUS, THE OUTPUTS WILL
:REMAIN HIGH.

MOV #PTER12,R2LOAD ;SETUP BITS TO BE LOADED
JSR PC,LDRDR2 ;GO LOAD, READ AND CHECK REGISTER 2
BEQ 3\$;IF LOADED OK THEN CONTINUE
ERRDF 2,R2EROR ;REGISTER 2 NOT EQUAL EXPECTED
TRAP C\$ERDF
.WORD 2
.WORD 0
.WORD R2EROR

```

8703 023554          CKLOOP
8704 023554 104406  TRAP   C$CLP1
8705
8706                ;LOAD, READ AND CHECK AND ARRAY RAM SELECTED BY THE SIGNAL PLSL12 L.
8707                ;WHEN A WRITE COMMAND IS ISSUED TO CONTROL REGISTER 4 WITH THE SIGNAL
8708                ;PTER12 L ASSERTED, A PULSE WILL OCCUR ON THE SIGNAL WPLA12 L. THE
8709                ;SIGNAL WPLA12 L WILL WRITE THE DATA ON THE WRITE COMMAND INTO THE AND
8710                ;ARRAY RAM. ON A READ COMMAND TO CONTROL REGISTER 4, THE DATA WILL BE
8711                ;READ BACK FROM THE AND ARRAY RAM SELECTED.
8712
8713                ;LOAD, READ AND CHECK AND ARRAY RAM SELECTED BY THE SIGNAL PLSL12 L WITH
8714                ;AN ALTERNATING ONE'S AND ZEROES DATA PATTERN (12).
8715
8716 023556 012737 000012 002402 3$:  MOV   #12,R4LOAD      ;SETUP DATA TO BE LOADED
8717 023564 004737 C06166          JSR   PC,LDRDAR      ;GO LOAD,READ AND CHECK AND ARRAY
8718 023570 001405          BEQ   4$             ;IF DATA OK THEN CONTINUE
8719 023572          ERRDF 3,ANDERR,R4EROR  ;AND ARRAY NOT EQUAL 12
8720 023572 104455          TRAP  C$ERDF
8721 023574 000003          .WORD 3
8722 023576 003550          .WORD ANDERR
8723 023600 004720          .WORD R4EROR
8724 023602          CKLOOP
8725 023602 104406          TRAP  C$CLP1
8726
8727                ;WRITE, READ AND CHECK AND ARRAY SELECTED BY THE SIGNAL PLSL12 L WITH
8728                ;AN ALTERNATING ZEROES AND ONES DATA PATTERN (0).
8729
8730 023604 012737 000005 002402 4$:  MOV   #5,R4LOAD      ;SETUP DATA TO BE LOADED
8731 023612 004737 006166          JSR   PC,LDRDAR      ;LOAD, READ AND CHECK AND ARRAY RAM
8732 023616 001404          BEQ   5$             ;IF LOADED OK THEN CONTINUE
8733 023620          ERRDF 3,ANDERR,R4EROR  ;AND ARRAY NOT EQUAL 05
8734 023620 104455          TRAP  C$ERDF
8735 023622 000003          .WORD 3
8736 023624 003550          .WORD ANDERR
8737 023626 004720          .WORD R4EROR
8738 023630          5$:  ENDSEG
8739 023630          10000$:
8740 023630 104405          TRAP  C$ESEG
8741
8742 023632 005237 002414          INC   R6LOAD        ;UPDATE AND ARRAY ADDRESS BY ONE
8743 023636 032737 000020 002414  BIT   #BIT4,R6LOAD  ;CHECK IF ALL AND ARRAY ADDRESSES DONE
8744 023644 001713          BEQ   1$            ;IF NOT THEN DO NEXT ADDRESS
8745 023646          ENDTST
8746 023646          L10150:
8747 023646 104401          TRAP  C$ETST
8748
  
```

.SBTTL TEST 50: AND ARRAY RAM TEST - PLSL13 L (1'S + 0'S, 0'S + 1'S)

: THIS TEST WILL CHECK EACH LOCATION OF THE AND ARRAY RAM WITH AN ALTERNATING
: ONES AND ZEROES DATA PATTERN (12) AND AN ALTERNATING ZEROES AND ONES DATA
: PATTERN (05). THE AND ARRAY RAM BEING TESTED IS THE ONE SELECTED BY THE
: SIGNAL PLSL13 L AND ADDRESSED BY TRACE RAM DATA IN BUFFER BITS TRDI 55:52.
:--

8749
8750
8751
8752
8753
8754
8755
8756
8757
8758 023650
8759 023650
8760 023650 004737 005474
8761 023654 005037 002414
8762 023660 012737 170377 002406
8763
8764 023666
8765 023666 104404
8766
8767
8768
8769
8770
8771
8772
8773 023670 105037 002370
8774 023674 004737 006102
8775 023700 001405
8776 023702
8777 023702 104455
8778 023704 000001
8779 023706 000000
8780 023710 004604
8781 023712
8782 023712 104406
8783
8784
8785
8786
8787
8788 023714 004537 006426
8789 023720 000010
8790
8791
8792
8793
8794
8795
8796
8797 023722 012737 000015 002376
8798 023730 004737 006134
8799 023734 001405
8800 023736
8801 023736 104455
8802 023740 000002
8803 023742 005000
8804 023744 004704

T50:: BGNTEST
JSR PC,INITED ;SELECT AND INITIALIZE STATE ANALYZER
CLR R6LOAD ;START TRAM DATA IN BUF DATA = 0
MOV #170377,R4MASK ;SETUP TO IGNORE UNUSED BITS ON AND READ

T8: BGNSEG
TRAP C\$BSEG
;CLEAR THE LOW BYTE OF CONTROL REGISTER 0. CDAL4 ON A ZERO WILL
;ALLOW ONLY ONE AND/OR ARRAY "OE" ENABLED AT A TIME VIA THE POINTER
;REGISTER. CDAL3 AND CDAL2 ON A ZERO WILL ASSERT THE SIGNAL TRSLO L
;THE SIGNAL TRSLO L WILL ENABLE THE OUTPUTS OF THE TRACE RAM DATA IN
;BUFFERS (TRDI 59:0).

CLRB R'LOAD ;SETUP BITS TO BE LOADED
JSR PC,LDRDR0 ;GO LOAD, READ AND CHECK REG 0
BEQ Z\$;IF LOADED OK THEN CONTINUE
ERRDF 1,ROEROR ;REGISTER 0 NOT EQUAL EXPECTED
TRAP C\$ERDF
.WORD 1
.WORD 0
.WORD ROEROR
CKLOOP
TRAP C\$CLP1

;LOAD, READ AND CHECK TRACE RAM DATA IN BUFFER BITS TRDI 59:48 WITH
;THE DATA STORED IN LOCATION 'R6LOAD'. THE OUTPUTS OF THE TRACE RAM
;DATA IN BUFFERS ARE USED TO ADDRESS THE AND ARRAY RAMS.

T8: JSR R5,TRDI8F ;LOAD,READ,CHECK TRAM DATA IN BUF 59:48
.WORD PTER8 ;SELECT TRDI BITS 59:48

;SET PTER13 L IN CONTROL REGISTER 0. WHEN THE SIGNAL CDAL4 IS SET TO
;A ZERO AND THE SIGNAL PTER13 L IS ASSERTED, THE SIGNAL PLSL13 L WILL BE
;ASSERTED WHICH WILL SELECT THE AND ARRAY RAM ADDRESSED BY TRDI BITS 55:52.
;ALL THE OTHER AND ARRAY RAMS ARE DESELECTED, THUS, THE OUTPUTS WILL
;REMAIN HIGH.

MOV #PTER13,R2LOAD ;SETUP BITS TO BE LOADED
JSR PC,LDRDR2 ;GO LOAD, READ AND CHECK REGISTER 2
BEQ Z\$;IF LOADED OK THEN CONTINUE
ERRDF 2,R2EROR ;REGISTER 2 NOT EQUAL EXPECTED
TRAP C\$ERDF
.WORD 2
.WORD 0
.WORD R2EROR

```

8805 023746
8806 023746 104406
8807
8808
8809
8810
8811
8812
8813
8814
8815
8816
8817
8818 023750 012737 000012 002402 3S:
8819 023756 004737 006166
8820 023762 001405
8821 023764
8822 023764 104455
8823 023766 000003
8824 023770 003550
8825 023772 004720
8826 023774
8827 023774 104406
8828
8829
8830
8831
8832 023776 012737 000005 002402 4S:
8833 024004 004737 006166
8834 024010 001404
8835 024012
8836 024012 104455
8837 024014 000003
8838 024016 003550
8839 024020 004720
8840 024022
8841 024022
8842 024022 104405
8843
8844 024024 062737 000020 002414
8845 024032 032737 000400 002414
8846 024040 001712
8847 024042
8848 024042
8849 024042 104401
8850

```

```

CKLOOP
TRAP C$CLP1

:LOAD, READ AND CHECK AND ARRAY RAM SELECTED BY THE SIGNAL PLSL13 L.
:WHEN A WRITE COMMAND IS ISSUED TO CONTROL REGISTER 4 WITH THE SIGNAL
:PTER13 L ASSERTED, A PULSE WILL OCCUR ON THE SIGNAL WPLA13 L. THE
:SIGNAL WPLA13 L WILL WRITE THE DATA ON THE WRITE COMMAND INTO THE AND
:ARRAY RAM. ON A READ COMMAND TO CONTROL REGISTER 4, THE DATA WILL BE
:READ BACK FROM THE AND ARRAY RAM SELECTED.

:LOAD, READ AND CHECK AND ARRAY RAM SELECTED BY THE SIGNAL PLSL13 L WITH
:AN ALTERNATING ONES AND ZEROES DATA PATTERN (12).

MOV #12,R4LOAD ;SETUP DATA 0 BE LOADED
JSR PC,LDRDAR ;GO LOAD,READ AND CHECK AND ARRAY
BEQ 4S ;IF DATA OK THEN CONTINUE
ERRDF 3,ANDERR,R4EROR ;AND ARRAY NOT EQUAL 12
TRAP C$ERDF
.WORD 3
.WORD ANDERR
.WORD R4EROR
CKLOOP
TRAP C$CLP1

:WRITE, READ AND CHECK AND ARRAY SELE ED BY THE SIGNAL PLSL13 L WITH
:AN ALTERNATING ZEROES AND ONES DATA PATTERN (05).

MOV #5,R4LOAD ;SETUP DATA TO BE LOADED
JSR PC,LDRDAR ;LOAD, READ AND CHECK AND ARRAY RAM
BEQ 5S ;IF LOADED OK THEN CONTINUE
ERRDF 3,ANDERR,R4EROR ;AND ARRAY NOT EQUAL 05
TRAP C$ERDF
.WORD 3
.WORD ANDERR
.WORD R4EROR
5S:
00000S.
TRAP C$ESEG

ADD #BIT4,R6LOAD ;UPDATE AND ARRAY ADDRESS BY ONE
BIT #BIT8,R6LOAD ;CHECK IF ALL AND ARRAY ADDRESS'S DONE
BEQ 1S ;IF NOT THEN DO NEXT ADDRESS
ENDTST
TRAP C$EYST

```


8851
8852
8853
8854
8855
8856
8857
8858
8859
8860 024044
8861 024044
8862 024044 004737 005474
8863 024050 005037 002414
8864 024054 012737 170377 002406
8865
8866 024062
8867 024062 104404
8868
8869
8870
8871
8872
8873
8874
8875 024064 105037 002370
8876 024070 004737 006102
8877 024074 001405
8878 024076
8879 024076 104455
8880 024100 000001
8881 024102 000000
8882 024104 004604
8883 024106
8884 024106 104406
8885
8886
8887
8888
8889
8890 024110 004537 006426
8891 024114 000010
8892
8893
8894
8895
8896
8897
8898
8899 024116 012737 000016 002376
8900 024124 004737 006134
8901 024130 001405
8902 024132
8903 024132 104455
8904 024134 000002
8905 024136 000000
8906 024140 004704

SBTTL TEST 51: AND ARRAY RAM TEST - PLSL14 L (1'S + 0'S, 0'S + 1'S)

..**
: THIS TEST WILL CHECK EACH LOCATION OF THE AND ARRAY RAM WITH AN ALTERNATING
: ONES AND ZEROES DATA PATTERN (12) AND AN ALTERNATING ZEROES AND ONES DATA
: PATTERN (05). THE AND ARRAY RAM BEING TESTED IS THE ONE SELECTED BY THE
: SIGNAL PLSL14 L AND ADDRESSED BY TRACE RAM DATA IN BUFFER BITS TRDI 59:56.
:--

T51:: BGNST
JSR PC,INITED ;SELECT AND INITIALIZE STATE ANALYZER
CLR R6LOAD ;START TRAM DATA IN BUF DATA = 0
MOV #170377,R4MASK ;SETUP TO IGNORE UNUSED BITS ON AND READ

18. BGNSEG
TRAP CSBSEG
:CLEAR THE LOW BYTE OF CONTROL REGISTER 0. CDAL4 ON A ZERO WILL
:ALLOW ONLY ONE AND/OR ARRAY TO BE ENABLED AT A TIME VIA THE POINTER
:REGISTER. CDAL3 AND CDAL2 ON A ZERO WILL ASSERT THE SIGNAL TRSLO L.
:THE SIGNAL TRSLO L WILL ENABLE THE OUTPUTS OF THE TRACE RAM DATA IN
:BUFFERS (TRDI 59:0).

CLRB R0LOAD ;SETUP BITS TO BE LOADED
JSR PC,LDRDR0 ;GO LOAD, READ AND CHECK REG 0
BEQ 2\$;IF LOADED OK THEN CONTINUE
ERRDF 1,R0EROR ;REGISTER 0 NOT EQUAL EXPECTED
TRAP CSERDF
.WORD 1
.WORD 0
.WORD R0EROR
CKLOOP
TRAP CSCLP1

:LOAD, READ AND CHECK TRACE RAM DATA IN BUFFER BITS TRDI 59:48 WITH
:THE DATA STORED IN LOCATION 'R6LOAD'. THE OUTPUTS OF THE TRACE RAM
:DATA IN BUFFERS ARE USED TO ADDRESS THE AND ARRAY RAMS.

28: JSR R5,TRDIBF ;LOAD,READ,CHECK TRAM DATA IN BUF 59:48
.WORD PTER8 ;SELECT TRDI BITS 59:48

:SET PTER14 L IN CONTROL REGISTER 0. WHEN THE SIGNAL CDAL4 IS SET TO
:A ZERO AND THE SIGNAL PTER14 L IS ASSERTED, THE SIGNAL PLSL14 L WILL BE
:ASSERTED WHICH WILL SELECT THE AND ARRAY RAM ADDRESSED BY TRDI BITS 59:56.
:ALL THE OTHER AND ARRAY RAMS ARE DESELECTED JS, THE OUTPUTS WILL
:REMAIN HIGH.

MOV #PTER14,R2LOAD ;SETUP BITS TO BE LOADED
JSR PC,LDRDR2 ;GO LOAD, READ AND CHECK REGISTER 2
BEQ 3\$;IF LOADED OK THEN CONTINUE
ERRDF 2,R2EROR ;REGISTER 2 NOT EQUAL EXPECTED
TRAP CSERDF
.WORD 2
.WORD 0
.WORD R2EROR

8907	024142				CKLOOP		
8908	024142	104406			TRAP	C\$CLP1	
8909							
8910							:LOAD, READ AND CHECK AND ARRAY RAM SELECTED BY THE SIGNAL PLSL14 L.
8911							:WHEN A WRITE COMMAND IS ISSUED TO CONTROL REGISTER 4 WITH THE SIGNAL
8912							:PTER14 L ASSERTED, A PULSE WILL OCCUR ON THE SIGNAL WPLA14 L. THE
8913							:SIGNAL WPLA14 L WILL WRITE THE DATA ON THE WRITE COMMAND INTO THE AND
8914							:ARRAY RAM. ON A READ COMMAND TO CONTROL REGISTER 4, THE DATA WILL BE
8915							:READ BACK FROM THE AND ARRAY RAM SELECTED.
8916							
8917							:LOAD, READ AND CHECK AND ARRAY RAM SELECTED BY THE SIGNAL PLSL14 L WITH
8918							:AN ALTERNATING ONES AND ZEROES DATA PATTERN (12).
8919							
8920	024144	012737	000012	002402	3\$:	MOV	#12,R4LOAD ;SETUP DATA TO BE LOADED
8921	024152	004737	006166			JSR	PC,LDRDAR ;GO LOAD,READ AND CHECK AND ARRAY
8922	024156	001405				BEQ	4\$;IF DATA OK THEN CONTINUE
8923	024160					ERRDF	3,ANDERR,R4EROR ;AND ARRAY NOT EQUAL 12
8924	024160	104455				TRAP	C\$ERDF
8925	024162	000003				.WORD	3
8926	024164	000550				.WORD	ANDERR
8927	024166	004720				.WORD	R4EROR
8928	024170					CKLOOP	
8929	024170	104406				TRAP	C\$CLP1
8930							
8931							:WRITE, READ AND CHECK AND ARRAY SELECTED BY THE SIGNAL PLSL14 L WITH
8932							:AN ALTERNATING ZEROES AND ONES DATA PATTERN (05).
8933							
8934	024172	012737	000005	002402	4\$:	MOV	#5,R4LOAD ;SETUP DATA TO BE LOADED
8935	024200	004737	006166			JSR	PC,LDRDAR ;LOAD, READ AND CHECK AND ARRAY RAM
8936	024204	001404				BEQ	5\$;IF LOADED OK THEN CONTINUE
8937	024206					ERRDF	3,ANDERR,R4EROR ;AND ARRAY NOT EQUAL 05
8938	024206	104455				TRAP	C\$ERDF
8939	024210	000003				.WORD	3
8940	024212	003550				.WORD	ANDERR
8941	024214	004720				.WORD	R4EROR
8942	024216				5\$:	ENDSEG	
8943	024216				10000\$:		
8944	024216	104405				TRAP	C\$ESEG
8945							
8946	024220	062737	000400	002414		ADD	#BIT8,R6LOAD ;UPDATE AND ARRAY ADDRESS BY ONE
8947	024226	032737	010000	002414		BIT	#BIT12,R6LOAD ;CHECK IF ALL AND ARRAY ADDRESSES DONE
8948	024234	001712				BEQ	1\$;IF NOT THEN DO NEXT ADDRESS
8949	024236					ENDTST	
8950	024236				L10152:		
8951	024236	104401				TRAP	C\$ETST
8952							

8953
8954
8955
8956
8957
8958
8959
8960
8961
8962
8963
8964
8965
8966
8967
8968
8969
8970
8971
8972
8973
8974
8975
8976
8977
8978
8979
8980
8981
8982
8983
8984
8985
8986
8987
8988
8989
8990
8991
8992
8993
8994
8995
8996
8997
8998
8999
9000
9001
9002
9003
9004
9005
9006
9007
9008

024240
024240
024240 004737 005474
024244 005037 002414
024250 012737 170377 002406
024256
024256
024256 104402

024260 005037 002370
024264 004737 006102
024270 001405
024272
024272 104455
024274 000001
024276 000000
024300 004604
024302
024302 104406

024304 004537 006426
024310 000005

024312 004537 006426
024316 000006

.SBTTL TEST 52: AND ARRAY SELECTION TEST

THIS TEST WILL CHECK THAT EACH AND ARRAY IS ACTUALLY SELECTED WHEN ADDRESSED BY THE PLSL SELECT LINE SIGNALS. THE PLSL SELECT SIGNALS ARE GENERATED BY THE POINTER REGISTER PTER SIGNALS VIA CONTROL REGISTER 2. THE TEST WILL CLEAR ALL TRACE RAM DATA IN BUFFER BITS TRDI 59:0. WITH ALL THESE BITS BEING CLEARED, LOCATION 0 OF EACH AND ARRAY WILL BE ADDRESSED. THE TEST WILL THEN SELECT EACH AND ARRAY BY LOADING THE APPROPRIATE PTER SIGNAL IN CONTROL REGISTER 2. THE TEST WILL THEN LOAD, READ AND CHECK THE AND ARRAY WITH THE PTER SIGNAL USED TO SELECT THE AND ARRAY. ONCE EACH AND ARRAY HAS BEEN LOADED AND CHECKED, THE TEST WILL THEN RESELECT EACH AND ARRAY CHECKING THE DATA TO BE EQUAL TO THE PTER SELECT SIGNAL. IF ANY ERRORS OCCUR IN THE LAST PORTION OF THE TEST, THEN THE ERROR IS PROBABLY RELATED TO THE PLSL SIGNALS OR THE POINTER REGISTER PTER SIGNALS. ONLY ONE SIGNAL SHOULD BE ENABLED AT A TIME.

```
T52:: BGNTST
      JSR   PC,INITED           ;SELECT AND INITIALIZE STATE ANALYZER
      CLR   R6LOAD             ;DATA TO BE LOADED INTO TRAM DATA IN BUF
      MOV   #170377,R4MASK     ;SETUP TO LOOK AT AND ARRY BITS ONLY

T52.1: 9GNSUB
      TRAP  C$BSUB

      ;CLEAR CDAL4 IN CONTROL REGISTER 0. CDAL4 ON A ZERO WILL ALLOW ONLY
      ;ONE AND/OR ARRAY TO BE ENABLED AT A TIME VIA THE POINTER REGISTER.
      ;CDAL3 AND CDAL2 ON A ZERO WILL ASSERT THE SIGNAL TRSLO L WHICH WILL
      ;ENABLE THE OUTPUTS OF THE TRACE RAM DATA IN BUFFERS.

      CLRB  R0LOAD             ;SETUP BITS TO BE LOADED
      JSR   PC,LDRDRO          ;GO LOAD, READ AND CHECK REG 0
      BFG   1$                 ;IF LOADED OK THEN CONTINUE
      ERDF  1,ROEROR           ;REGISTER 0 NOT EQUAL EXPECTED
      TRAP  C$ERDF

      .WORD 1
      .WORD 0
      .WORD ROEROR
      CKLOOP
      TRAP  C$CLP1

      ;LOAD, READ AND CHECK TRACE RAM DATA IN BUFFER BITS TRDI 15:0 WITH A
      ;DATA PATTERN OF 0

1$:    JSR   R5,TRDIBF         ;LOAD, READ AND CHECK TRAM DATA IN BUF
      .WORD PTER5             ;SELECT TRDI BITS 15:0

      ;LOAD, READ AND CHECK TRACE RAM DATA IN BUFFER BITS TRDI 31:16 WITH A
      ;DATA PATTERN OF 0

      JSR   R5,TRDIBF         ;LOAD, READ AND CHECK TRAM DATA IN BUF
      .WORD PTER6             ;SELECT TRDI BITS 31:16
```

```

9009                                     :LOAD, READ AND CHECK TRACE RAM DATA IN BUFFER BITS TRDI 47:32 WITH A
9010                                     :DATA PATTERN OF 0.
9011
9012 024320 004537 006426                JSR    R5,TRDIBF                :LOAD, READ AND CHECK TRAM DATA IN BUF
9013 024324 000007                        .WORD  PTER7                    :SELECT TRDI BITS 47:32
9014
9015                                     :LOAD, READ AND CHECK TRACE RAM DATA IN BUFFER BITS TRDI 59:48 WITH A
9016                                     :DATA PATTERN OF 0
9017
9018 024326 004537 006426                JSR    R5,TRDIBF                :LOAD, READ AND CHECK TRAM DATA IN BUF
9019 024332 000010                        .WORD  PTER8                    :SELECT TRDI BITS 59:48
9020 024334
9021 024334                                L10154: ENDSUB
9022 024334 104403                        TRAP   C$ESUB
9023
9024 024336
9025 024336                                T52.2: BGNSUB
9026 024336 104402                        TRAP   C$BSUB
9027
9028                                     :ON ENTRANCE TO THIS SUB TEST, CDAL4 WILL BE CLEARED IN CONTROL REGISTER
9029                                     :0. ALL THE TRACE RAM DATA IN BUFFER BITS TRDI 59:0 WILL BE CLEARED.
9030                                     :THE TRDI BITS ARE USED TO ADDRESS THE AND ARRAYS. THIS SUBTEST WILL
9031                                     :WRITE INTO AND CHECK LOCATION 0 OF EACH AND ARRAY WITH THE PTER SIGNAL
9032                                     :WHICH SELECTS THE AND ARRAY.
9033
9034 024340 012737 000000 002376          MOV    #PTER0,R2LOAD            :SETUP TO START WITH 1ST AND ARRAY
9035
9036 024346                                1$:  BGNSUB
9037 024346 104404                        TRAP   C$BSEG
9038
9039 024350 004737 006134                JSR    PC,LDRDR2                :GO LOAD, READ AND CHECK REGISTER 2
9040 024354 001405                        BEQ    2$                       :IF LOADED OK THEN CONTINUE
9041 024356                                ERRDF  2,,R2EROR                :REGISTER 2 NOT EQUAL EXPECTED
9042 024356 104455                        TRAP   C$ERDF
9043 024360 000002                        .WORD  2
9044 024362 000000                        .WORD  0
9045 024364 004704                        .WORD  R2EROR
9046 024366
9047 024366 104406                        CKLOOP TRAP   C$CLP1
9048
9049                                     :LOAD READ AND CHECK AND ARRAY WITH THE PTER SIGNAL WHICH SELECTS THE
9050                                     :AND ARRAY.
9051
9052 024370 013737 002376 002402 2$:      MOV    R2LOAD,R4LOAD            :GET THE PTER SIGNAL USED
9053 024376 004737 006166                JSR    PC,LDRDAR                :GO LOAD, READ AND CHECK AND ARRAY
9054 024402 001404                        BEQ    3$                       :IF LOADED OK THEN CONTINUE
9055 024404                                ERRDF  3,ANDERR,R4EROR          :AND ARRAY NOT EQUAL PTER SIGNAL
9056 024404 104455                        TRAP   C$ERDF
9057 024406 000003                        .WORD  3
9058 024410 003550                        .WORD  ANDERR
9059 024412 004720                        .WORD  R4EROR
9060 024414                                3$:  ENDSEG
9061 024414                                10000$:
9062 024414 104405                        TRAP   C$ESEG
9063 024416 005237 002376                INC    R2LOAD                    :UPDATE THE PTER SIGNAL BY ONE
9064 024422 022737 000017 002376          CMP    #PTER15,R2LOAD           :CHECK IF ALL AND ARRAYS WRITTEN

```

```

9065 024430 001346      BNE      1$                ;IF NOT THEN LOAD NEXT AND ARRAY
9066 024432      ENDSUB
9067 024432      L10155:
9068 024432 104403      TRAP     C$ESUB
9069
9070 024434      BGNSUB
9071 024434      T52.3:
9072 024434 104402      TRAP     C$BSUB
9073
9074
9075
9076
9077
9078
9079
9080
9081 024436 012737 000000 002376 1$: MOV      #PTER0,R2LOAD      ;SETUP TO START WITH THE 1ST AND ARRAY
9082 024444      BGNSEG
9083 024444 104404      TRAP     C$BSEG
9084
9085 024446 004737 006134      JSR      PC,LDRDR2        ;GO LOAD, READ AND CHECK REGISTER 2
9086 024452 001405      BEQ     2$                ;IF LOADED OK THEN CONTINUE
9087 024454      ERRDF  2,R2EROR      ;REGISTER 2 NOT EQUAL EXPECTED
9088 024454 104455      TRAP     C$ERDF
9089 024456 000002      .WORD   2
9090 024460 000000      .WORD   0
9091 024462 004704      .WORD   R2EROR
9092 024464
9093 024464 104406      CKLOOP  TRAP     C$CLP1
9094
9095
9096
9097 024466 013737 002376 002402 2$: MOV      R2LOAD,R4LOAD      ;GET THE PTER SELECT SIGNAL
9098 024474 013737 002402 002404  MOV      R4LOAD,R4GOOD      ;COPY IT INTO EXPECTED DATA
9099 024502 000337 002404      SWAB    R4GOOD            ;PUT ACTUAL BITS IN EXPECTED READBACK
9100 024506 004737 006216      JSR      PC,READR4        ;GO READ AND CHECK AND ARRAY
9101 024512 001404      BEQ     3$                ;IF EQUAL EXPECTED THEN CONTINUE
9102 024514      ERRDF  3,ANDERR,R4EROR  ;AND ARRAY SELECTION ERROR
9103 024514 104455      TRAP     C$ERDF
9104 024516 000003      .WORD   3
9105 024520 003550      .WORD   ANDERR
9106 024522 004720      .WORD   R4EROR
9107 024524      3$:
9108 024524      10000$:
9109 024524 104405      TRAP     C$ESEG
9110 024526 005237 002376      INC     R2LOAD            ;UPDATE THE PTER SIGNAL
9111 024532 022737 000017 002376  CMP     #PTER15,R2LOAD      ;CHECK IF DONE ALL AND ARRAYS
9112 024540 001341      BNE     1$                ;IF NOT THEN GO CHECK NEXT AND ARRAY
9113 024542      ENDSUB
9114 024542      L10156:
9115 024542 104403      TRAP     C$ESUB
9116 024544      ENDTST
9117 024544      L10153:
9118 024544 104401      TRAP     C$ETST

```

.SBTTL TEST 53: AND ARRAY RAM(S) ADDRESS/SHORT TEST

```

: **
: THIS TEST WILL CHECK THAT EACH AND ARRAY RAM CAN BE ADDRESSED CORRECTLY AND
: THAT WRITING ONE LOCATION IN THE AND ARRAY DOES NOT WRITE A HIGHER LOCATION
: AT THE SAME TIME (ADDRESS SHORT). THE TEST WILL CHECK ONE AND ARRAY RAM AT
: A TIME UNTIL ALL AND ARRAY RAMS ARE TESTED. THE TEST WILL LOAD AND CHECK
: EACH LOCATION OF A 16*4 AND ARRAY WITH DATA EQUAL TO THE ADDRESS SELECTED
: (0-17 OCTAL). ONCE ALL THE LOCATIONS HAVE BEEN WRITTEN AND CHECKED, THE TEST
: WILL START AT THE BEIGNNING ADDRESS OF THE AND ARRAY AND DO THE FOLLOWING:
: 1. READ LOCATION CHECKING DATA TO EQUAL THE ADDRESS (0-17 OCTAL)
: 2. WRITE AND CHECK LOCATION WITH 1'S COMPLEMENT OF THE ADDRESS
: 3. SEQUENCE TO THE NEXT ADDRESS
: 4. REPEAT STEPS 1-3 UNTIL ALL ADDRESSES HAVE BEEN CHECKED.
: WHEN THE ABOVE SEQUENCE HAS BEEN COMPLETED, THE TEST WILL RESET THE ADDRESS
: TO THE BEGINNING ADDRESS OF THE AND ARRAY AND CHECK EACH LOCATION TO CONTAIN
: THE 1'S COMPLEMENT OF THE ADDRESS.
: --
    
```

```

9119
9120
9121
9122
9123
9124
9125
9126
9127
9128
9129
9130
9131
9132
9133
9134
9135
9136
9137
9138 024546
9139 024546
9140 024546 004737 005474
9141
9142 024552 012737 170377 002406
9143 024560 005001
9144 024562 012702 000005
9145 024566 012703 000000
9146 024572 012704 000001
9147
9148 024576 005037 002414
9149
9150 024602
9151 024602 104404
9152
9153
9154
9155
9156
9157
9158 024604 105037 002370
9159 024610 004737 006102
9160 024614 001405
9161 024616
9162 024616 104455
9163 024620 000001
9164 024622 000000
9165 024624 004604
9166 024626
9167 024626 104406
9168
9169
9170
9171
9172 024630 010237 024640
9173 024634 004537 006426
9174 024640 000005
    
```

```

:--
          BGNST
T53::    JSR      PC,INITED          ;SELECT AND INITIALIZE STATE ANALYZER
          MOV     #170377,R4MASK    ;SETUP AND ARRAY MASK WORD
          CLR     R1                 ;CLEAR ADDRESS/DATA COUNTER
          MOV     #PTERS,R2         ;TRAM DATA IN BUFFER SELECTION
          MOV     #PTERO,R3        ;AND ARRAY SELECTION
          MOV     #1,R4             ;# TO BE ADDED TO TRDI BITS TO GET NEXT
          CLR     R6LOAD           ;AND ARRAY ADDRESS
          ;START AND ARRAY ADDRESS OFF AT 0
          BGNSEG
          TRAP    C$BSEG
          ;CLEAR CDAL4 IN CONTROL REGISTER 0 TO SELECT ONLY ONE AND/OR ARRAY
          ;VIA THE POINTER REGISTER. CDAL3 AND CDAL2 ON A 0 WILL ASSERT THE
          ;SIGNAL TRSLO 1 WHICH WILL ENABLE THE OUTPUTS OF THE TRACE RAM DATA
          ;IN BUFFER SELECTED.
          CLRB   R0LOAD            ;SETUP BITS TO BE LOADED
          JSR    PC,LDRDRO         ;GO LOAD, READ AND CHECK REGISTER 0
          BEQ    Z$                ;IF LOADED OK THEN CONTINUE
          ERDF   1,R0EROR         ;REGISTER 0 NOT EQUAL EXPECTED
          TRAP   C$ERDF
          .WORD  1
          .WORD  0
          .WORD  R0EROR
          CKLOOP
          TRAP   C$CLP1
          ;LOAD, READ AND CHECK TRACE RAM DATA IN BUFFERS TRDI 15:0, 31:16,
          ;47:32 OR 59:48 WITH DATA STORED IN LOCATION 'R6LOAD'.
          2$:   MOV     R2,Z$        ;GET THE TRAM DATA IN BUF SELECTION
          JSR    R5,TRDIBF        ;LOAD, READ AND CHECK TRAM DATA IN BUF
          3$:   .WORD  PTERS       ;PTERS, PTER6, PTER7, OR PTER8
    
```

```

9175
9176
9177
9178
9179 024642 010337 002376      MOV      R3,R2LOAD      ;GET THE PTER SELECT SIGNAL
9180 024646 004737 006134      JSR      PC,LDRDR2      ;GO LOAD, READ AND CHECK REGISTER 2
9181      001405      BEQ      4$              ;IF LOADED OK THEN CONTINUE
9182 024644      ERRDF 2,R2EROR      ;REGISTER 2 NOT EQUAL EXPECTED
9183 024654 104455      TRAP    C$ERDF
9184 024656 000002      .WORD   2
9185 024660 000000      .WORD   0
9186 024662 004704      .WORD   R2EROR
9187 024664      CKLOOP
9188 024664 104406      TRAP    C$CLP1
9189
9190      ;LOAD, READ AND CHECK AND ARRAY WITH DATA EQUAL TO ADDRESS SELECTED
9191
9192 024666 010137 002402      4$: MOV      R1,R4LOAD      ;GET THE ADDRESS BEING TESTED
9193 024672 004737 006166      JSR      PC,LDRDR2      ;GO LOAD, READ AND CHECK AND ARRAY
9194 024676 001404      BEQ      5$              ;IF LOADED OK THEN CONTINUE
9195 024700      ERRDF 3,ANDERR,R4EROR  ;AND ARRAY DATA ERROR SELECTED VIA REG 2
9196 024700 104455      TRAP    C$ERDF
9197 024702 000003      .WORD   3
9198 024704 003550      .WORD   ANDERR
9199 024706 004720      .WORD   R4EROR
9200 024710      5$: ENDSEG
9201 024710      00000$:
9202 024710 104405      TRAP    C$ESEG
9203
9204 024712 060437 002414      ADD      R4,R6LOAD      ;UPDATE AND ARRAY ADDRESS TO NEXT
9205      ;SEQUENTIAL ADDRESS
9206 024716 005201      INC      R1              ;UPDATE ADDRESS/DATA COUNTER
9207 024720 022701 000020      CMP      #20,R1         ;CHECK IF ALL 16 ADDRESSES DONE
9208 024724 001326      BNE      1$              ;IF NOT - DO NEXT ADDRESS OF AND ARRAY
9209
9210 024726 005001      CLR      R1              ;RESET ADDRESS/DATA COUNTER
9211 024730 005037 002414      CLR      R6LOAD         ;RESET AND ARRAY ADDRESS TO 0
9212
9213 024734      6$: BGNSEG
9214 024734 104404      TRAP    C$BSEG
9215
9216      ;LOAD, READ AND CHECK TRACE RAM DATA IN BUFFERS TRD1 15:0, 31:16,
9217      ;47:32, OR 59:48 WITH DATA STORED IN LOCATION 'R6LOAD'.
9218
9219 024736 010237 024746      MOV      R2,7$          ;GET TRAM DATA IN BUFFER SELECTION
9220 024742 004537 006426      JSR      R5,TRDIBF      ;LOAD, READ AND CHECK TRAM DATA IN BUF
9221 024746 000005      .WORD   PTER5, PTER6, PTER7 OR PTER8
9222
9223      ;SELECT THE AND ARRAY TO BE TESTED VIA CONTROL REGISTER 2 WITH THE
9224      ;PTER SIGNAL IN GENERAL CPU REGISTER R3
9225
9226 024750 010337 002376      MOV      R3,R2LOAD      ;GET THE PTER SIGNAL TO BE LOADED
9227 024754 004737 006134      JSR      PC,LDRDR2      ;GO LOAD, READ AND CHECK REG 2
9228 024760 001405      BEQ      8$              ;IF LOADED OK THEN CONTINUE
9229 024762      ERRDF 2,R2EROR      ;REGISTER 2 NOT EQUAL EXPECTED
9230 024762 104455      TRAP    C$ERDF

```

```

9231 024764 000002 .WORD 2
9232 024766 000000 .WORD 0
9233 024770 004704 .WORD R2EROR
9234 024772 CKLOOP
9235 024772 104406 TRAP C$CLP1
9236
9237 ;READ AND CHECK AND ARRAY LOCATION TO EQUAL DATA PREVIOUSLY LOADED.
9238 ;THE DATA SHOULD EQUAL THE ADDRESS OF THE AND ARRAY (0-17 OCTAL).
9239
9240 024774 010137 002402 8$: MOV R1,R4LOAD ;SETUP DATA PREVIOUSLY LOADED
9241 025000 013737 002402 002404 MOV R4LOAD,R4GOOD ;COPY IT TO EXPECTED DATA
9242 025006 000337 002404 SWAB R4GOOD ;PUT EXPECTED DATA IN ACTUAL READBACK
9243 025012 004737 006216 JSR PC,READR4 ;GO READ AND CHECK AND ARRAY LOCATION
9244 025016 001404 BEQ 9$ ;IF DATA OK THEN CONTINUE
9245 025020 ERRDF 3,ANDERR,R4EROR ;AND ARRAY DATA ERROR OR ADDRESSING ERROR
9246 025020 104455 TRAP C$ERDF
9247 025022 000003 .WORD 3
9248 025024 003550 .WORD ANDERR
9249 025026 004720 .WORD R4EROR
9250 025030 9$: ENDSEG
9251 025030 1000'S:
9252 025030 104405 TRAP C$ESEG
9253
9254 025032 005137 002402 COM R4LOAD ;COMPLEMENT THE ADDRESS
9255 025036 042737 177760 002402 BIC #177760,R4LOAD ;CLEAR UNWANTED BITS
9256
9257 025044 BGNSEG
9258 025044 104404 TRAP C$BSEG
9259
9260 ;WRITE, READ AND CHECK AND ARRAY WITH THE 1'S COMPLEMENT OF THE ADDRESS
9261 ;BEING TESTED.
9262
9263 025046 004737 006166 JSR PC,LDRDAR ;GO LOAD, READ AND CHECK AND ARRAY
9264 025052 001404 BEQ 10$ ;IF LOADED OK THEN CONTINUE
9265 025054 ERRDF 3,ANDERR,R4EROR ;AND ARRAY DATA ERROR
9266 025054 104455 TRAP C$ERDF
9267 025056 000003 .WORD 3
9268 025060 003550 .WORD ANDERR
9269 025062 004720 .WORD R4EROR
9270 025064 10$: ENDSEG
9271 025064 10002$:
9272 025064 104405 TRAP C$ESEG
9273
9274 025066 060437 002414 ADD R4,R6LOAD ;UPDATE AND ARRAY ADDRESS BY UPDATING
9275 ;TRAM DATA IN BUFFER BITS
9276 025072 005201 INC R1 ;UPDATE ADDRESS/DATA COUNTER
9277 025074 022701 000020 CMP #20,R1 ;CHECK IF ALL 16 ADDRESS BEEN TESTED
9278 025100 001312 BNE 6$ ;IF NOT THEN CHECK NEXT ADDRESS
9279
9280 025102 005001 CLR R1 ;CLEAR ADDRESS/DATA COUNTER
9281 025104 005037 002414 CLR R6LOAD ;RESET AND ARRAY ADDRESS TO 0
9282
9283 025110 11$: BGNSEG
9284 025110 104404 TRAP C$BSEG
9285
9286 ;LOAD, READ AND CHECK TRACE RAM DATA IN BUFFERS TRDI 15:0, 31:16.

```



```

9287                                     :47:32, OR 59:48 WITH DATA IN LOCATION 'R6LOAD'.
9288
9289 025112 010237 025122                MOV    R2,128                :GET TRAM DATA IN BUFFER SELECTION
9290 025116 004537 004426                JSR    R5,TRDIBF           :LOAD READ AND CHECK TRAM DATA IN BUF
9291 025122 000005                        .WORD  PTERS              :PTERS, PTER6, PTER7 OR PTER8
9292
9293                                     :SELECT AND ARRAY TO BE TESTED VIA CONTROL REGISTER 2 WITH THE PTER
9294                                     :SIGNAL IN GENERAL REGISTER R3.
9295
9296 025124 010337 002376                MOV    R3,R2LOAD           :GET THE PTER SIGNAL TO BE LOADED
9297 025130 004737 006134                JSR    PC,LDRDR2          :GO LOAD, READ AND CHECK REGISTER 2
9298 025134 001405                        BEQ    13$                :IF LOADED OK THEN CONTINUE
9299 025136                                ERRDF  2,R2EROR           :REGISTER 2 NOT EQUAL EXPECTED
9300 025136 104455                        TRAP   C$ERDF
9301 025140 000000                        .WORD  2
9302 025142 000000                        .WORD  0
9303 025144 004704                        .WORD  R2EROR
9304 025146                                CKLOOP
9305 025146 104406                        TRAP   C$CLP1
9306
9307                                     :READ, AND CHECK AND ARRAY LOCATION TO EQUAL THE 1'S COMPLEMENT OF THE
9308                                     :ADDRESS SELECTED BY THE TRDI BITS.
9309
9310 025150 010137 002402                13$: MOV    R1,R4LOAD        :GET THE ADDRESS/DATA COUNTER
9311 025154 005137 002402                COM    R4LOAD             :MAKE THE 1'S COMPLEMENT
9312 025160 042737 177760 002402        BIC    #177760,R4LOAD     :CLEAR UNWANTED BITS
9313 025166 013737 002402 002402        MOV    R4LOAD,R4GOOD      :COPY DATA INTO EXPECTED DATA
9314 025174 000337 002404                SWAB   R4GOOD             :PUT EXPECTED DATA IN READBACK BITS
9315 025200 004737 006216                JSR    PC,READR4          :GO READ AND CHECK AND ARRAY
9316 025204 001404                        BEQ    14$                :IF DATA OK THEN CONTINUE
9317 025206                                ERRDF  3,ANDERR,R4EROR   :AND ARRAY DATA ERROR/OR ADDRESS SHORT
9318 025206 104455                        TRAP   C$ERDF
9319 025210 000003                        .WORD  3
9320 025212 003550                        .WORD  ANDERR
9321 025214 004720                        .WORD  R4EROR
9322 025216                                14$: ENDSEG
9323 025216                                10003$:
9324 025216 104405                        TRAP   C$ESEG
9325
9326 025220 060437 004414                ADD    R4,R6LOAD          :UPDATE TRAM DATA IN BUFFER BITS USED
9327                                     :FOR ADDRESS SELECTION
9328 025224 005201                                INC    R1                 :UPDATE ADDRESS/DATA COUNTER
9329 025226 022701 000020                CMP    #20,R1            :CHECK IF ALL 16 ADDRESSES TESTED
9330 025232 001326                        BNE    11$                :IF NOT THEN TEST NEXT ADDRESS
9331
9332 025234 005001                                CLR    R1                 :CLEAR ADDRESS/DATA COUNTER
9333 025236 005037 002414                CLR    R6LOAD            :RES-7 AND ARRAY ADDRESS TO 0
9334
9335 025242 022702 000010                CMP    #PTER8,R2         :CHECK IF LAST SET OF DATA IN BUFFERS
9336 025246 001004                        BNE    15$                :IF NOT THEN CONTINUE
9337 025250 022704 000400                CMP    #BIT8,R4          :CHECK IF ALL AND ARRAYS DONE
9338 025254 001004                        BNE    16$                :IF NOT THEN DO NEXT AND ARRAY
9339 025256 000420                        BR     18$                :EXIT THE TEST
9340 025260 022704 010000                15$: CMP    #BIT12,R4     :CHECK IF END OF THIS SET OF DATA IN BUF
9341 025264 001407                        BEQ    17$                :IF YES THEN GO UPDATE PTER SELECTS
9342 025266 006304                        16$: ASL    R4            :UPDATE TRDI AND ARRAY ADDRESS SELECTION

```

9343 025270 006304
 9344 025272 006304
 9345 025274 006304
 9346 025276 005203
 9347 025300 000137 024502
 9348 025304 005202
 9349 025306 005203
 9350 025310 012704 000001
 9351 025314 000137 024602
 9352 025320
 9353 025320
 9354 025320 104401
 9355

ASL R4
 ASL R4
 ASL R4
 INC R3
 JMP 18
 178: INC R2
 INC R3
 MOV #1,R4
 JMP 18
 188: ENDTST
 L10157: TRAP (SEIST)

:
 :
 : PDATE AND ARRAY PTER SELECT SIGNAL
 : DO NEXT AND ARRAY IN THIS SET
 : PDATE TRAM DATA IN BUFFER SELECTION
 : PDATE AND ARAY PTER SELECT SIGNAL
 : ESET TRDI AND ARRAY ADDRESS SELECTION
 : DO NEXT SET OF AND ARRAYS

.SBTTL TEST 54: EVENT COUNTER 0 AND 2 TEST

```

: **
: THIS TEST WILL CHECKOUT EVENT COUNTER LOGIC FOR EVENT COUNTER 0 AND 2. THE
: TEST WILL CHECK THAT THE EVENT COUNTER REGISTERS AND EVENT COUNTERS ARE LOAD-
: ED CORRECTLY BY COUNTING DOWN THE EVENT COUNTERS AND CHECKING THE FOUR FLIP-
: FLOPS FOR A BORROW. WHEN THE EVENT COUNTERS ARE COUNTED DOWN TO ZERO AND ONE
: MORE COUNT DOWN IS ISSUED, A BORROW IS GENERATED WHICH WILL SET THE OUTPUT OF
: THE FOUR FLIP-FLOP TO A LOW STATE. THE TEST WILL CHECK THAT THE EVENT COUNTERS
: ARE RELOADED FROM THE EVENT COUNTER REGISTERS WHEN A BORROW IS GENERATED. THIS
: IS DONE BY COUNTING DOWN THE EVENT COUNTERS AGAIN CHECKING FOR A BORROW FROM
: THE EVENT COUNTERS. THE TEST WILL THEN CHECK THAT THE EVENT COUNTERS CAN BE
: CLEARED BY SETTING AND CLEARING THE SIGNAL PDAL7. AFTER SETTING AND CLEARING
: THE SIGNAL PDAL7, THE TEST WILL DO ONE MORE COUNT DOWN AND CHECK THAT A BORROW
: IS GENERATED FROM THE EVENT COUNTERS. THE ABOVE SEQUENCE IS REPEATED FOR EACH
: OF THE FOLLOWING DATA PATTERNS: 0, 1, 2, 4, 10, 20, 40, 100, 200, 125 AND 252.
: --

```

```

9356
9357
9358
9359
9360
9361
9362
9363
9364
9365
9366
9367
9368
9369
9370
9371
9372
9373
9374 025322
9375 025322
9376 025322 004737 005474
9377
9378 025326
9379 025326 104404
9380
9381
9382
9383
9384
9385
9386
9387 025330 105037 002370
9388 025334 004737 006102
9389 025340 001405
9390 025342
9391 025342 104455
9392 025344 000001
9393 025346 000000
9394 025350 004604
9395 025352
9396 025352 104406
9397
9398
9399
9400
9401 025354 005037 002414
9402 025360 004537 006426
9403 025364 000005
9404
9405
9406
9407
9408 025366 012737 000000 002376
9409 025374 004737 006134
9410 025400 001405
9411 025402

```

```

BGNTST
:54:: JSR PC,INITED ;SELECT AND INITIALIZE STATE ANALYZER

BGNSEG
TRAP C$BSEG

:SET CDAL4 TO A ZERO IN CONTROL REGISTER 0. CDAL4 BEING A 0 WILL ALLOW
:ONLY ONE AND/OR ARRAY TO BE SELECTED AT A TIME. CDAL3 AND CDAL2 ON A
:ZERO WILL CAUSE THE SIGNAL TRSL0 L TO BE ASSERTED WHICH WILL ENABLE THE
:OUTPUTS OF THE TRACE RAM DATA IN BUFFERS. THESE OUTPUTS ARE USED TO
:ADDRESS THE AND ARRAYS.

CLRB R0LOAD ;SETUP BITS TO BE LOADED
JSR PC,LDRDR0 ;GO LOAD, READ AND CHECK REGISTER 0
BEQ 18 ;IF LOADED OK THEN CONTINUE
ERRDF 1,ROEROR ;REGISTER 0 NOT EQUAL EXPECTED
TRAP C$ERDF

:WORD 1
:WORD 0
:WORD ROEPOR
CKLOOP
TRAP C$CLP1

:LOAD ALL ZEROES INTO TRACE RAM DATA IN BUFFER TRDI 15:0. ALL ZEROES
:WILL SELECT ADDRESS 0 OF THE AND ARRAY TO BE USED IN THIS TEST.

18: CLR R6LOAD ;SETUP TO LOAD ZEROES
JSR R5,TRDIBF ;LOAD, READ AND CHECK TRAM DATA IN BUF
:WORD PTERS ;SELECT TRDI BITS 15:0

:SET PTERS IN THE POINTER REGISTER VIA CONTROL REGISTER 2. THIS WILL
:SELECT THE FIRST AND ARRAY VIA THE SIGNAL PLSL0 L.

MOV #PTER0,R2LOAD ;SETUP BITS TO BE LOADED
JSR PC,LDRDR2 ;GO LOAD, READ AND CHECK REGISTER 2
BEQ 28 ;IF LOADED OK THEN CONTINUE
ERRDF 2,,R2EROR ;REGISTER 2 NOT EQUAL EXPECTED

```

02	025402	104455				TRAP	C8 XDF	
03	025404	000002				.WORD	2	
04	025406	000000				.WORD	0	
05	025410	004704				.WORD	R2EPR	
06	025412					CKLOOP		
07	025412	104406				TRAP	C8CLP1	
08								
09								
10								
11								
12								
13								
14								
15								
16								
17								
18								
19								
20								
21								
22								
23								
24								
25								
26	025414	012737	000612	002402	28:	MOV	#12,R4LOAD	:SETUP DATA PATTERN TO BE LOADED
27	025422	012737	170377	002406		MOV	#170377,R4MASK	:SETUP TO IGNORE UNWANTED BITS
28	025430	004737	006166			JSR	PC,LDRDAR	:LOAD, READ AND CHECK AND ARRAY
29	025434	001				BEQ	38	:IF LOADED OK THEN CONTINUE
30	025436					ERRDF	3,ANDERR,R4ERRC	:AND ARRAY DATA ERROR
31	025436	104455				TRAP	C8ERDF	
32	025440	000003				.WORD	3	
33	025442	003550				.JRD	ANDERR	
34	025444	004720				.WORD	R4EROR	
35	025446				38:	ENDSEG		
36	025446				100008:			
37	025446	104405				TRAP	C8ESEG	
38								
39	025450	005001				CLR	R1	:START EVENT COUNTERS OFF AT 0
40								
41	025452				48:	BGNSEG		
42	025452	104404				TRAP	C8BSEG	
43	025454	010102				MOV	R1,R2	:COPY STARTING EVENT COUNTER TO WORKING
44								
45								
46								
47								
48	025456	052737	000200	002370		BIS	#CDAL7,R0LOAD	:SETUP BIT TO BE LOADED
49	025464	004737	006102			JSR	PC,LDRDRO	:GO LOAD, READ AND CHECK REGISTER 0
50	025470	001405				BEQ	58	:IF LOADED OK THEN CONTINUE
51	025472					ERRDF	1,R0EROR	:REGISTER 0 NOT EQUAL EXPECTED
52	025472	104455				TRAP	C8ERDF	
53	025474	000001				.WORD	1	
54	025476	000000				.WORD	0	
55	025500	004604				.WORD	R0EROR	
56	025502					CKLOOP		
57	025502	104406				TRAP	C8CLP1	
58								
59								
60								
61								
62	025504	052737	000200	002376	58:	BIS	#PDAL7,R2LOAD	:SETUP BIT TO BE LOADED
63	025512	004737	006134			JSR	PC,LDRDR2	:GO LOAD, READ AND CHECK REGISTER 2
64	025516	001405				BEQ	68	:IF LOADED OK THEN CONTINUE
65	025520					ERRDF	2,R2EROR	:REGISTER 2 NOT EQUAL EXPECTED
66	025520	104455				TRAP	C8ERDF	
67	025522	000002				.WORD	2	

:LOAD, READ AND CHECK AND ARRAY RAM WITH DATA PATTERN OF 12. THIS DATA
 :PATTERN WILL SET THE SIGNALS AND0 L AND AND2 L TO THE HIGH STATE AND
 :THE SIGNALS AND1 L AND AND3 L TO THE LOW STATE. WITH AND0 L AND AND2 L
 :SET HIGH AND THE SIGNAL ANST L BEING PULSED, A PULSE WILL OCCUR
 :ON THE SIGNALS CNDNC H AND CNDN2 H. THESE SIGNALS WILL COUNT DOWN
 :EVENT COUNTERS 0 AND 2.

:SET CDAL7 TO A ONE IN CONTROL REGISTER 0. CDAL7 ON A ONE WILL ALLOW
 :THE FOUR FLIP-FLOPS TO BE READ ON THE OR ADDRESS REGISTER LINES ORAD 3:0.

:SET AND CLEAR PDAL7 IN CONTROL REGISTER 2. PDAL7 BEING SET WILL
 :CLEAR ALL THE EVENT COUNTERS.

9269 025526 004704
 9270 025530
 9271 025530 104406
 9272
 9273
 9274
 9275
 9276
 9277
 9278
 9279
 9280 025532 012737 002376 68:
 9281 025540 004737 78:
 9282 025544 001405
 9283 025546
 9284 025546 104455
 9285 025550 000000
 9286 025552 000100
 9287 025554 004704
 9288 025556
 9289 025558 104406
 9290
 9291 025560 012737 002376 88:
 9292 025564 004737
 9293 025568 001405 002376
 9294 025572 000000 36
 9295
 9296
 9297
 9298
 9299 025606 012737 002376 98:
 9300 025612 001405
 9301 025614
 9302 025614 104455
 9303 025616 000000
 9304 025616 000100
 9305 025620 004704
 9306 025622
 9307 025624
 9308 025624 104406
 9309
 9310
 9311
 9312
 9313
 9314
 9315
 9316
 9317 025626 004737 006640 108:
 9318
 9319
 9320
 9321 025632 004537 006376
 9322 025636 000017
 9323

```

.WORD R2EROR
CKLOOP
TRAP C$CLP1

: CLEAR PDAL7 AND LOAD ALL EVENT COUNTER REGISTERS AND EVENT COUNTERS
: WITH THE WORKING EVENT COUNT STORED IN GENERAL CPU REGISTER R2. THE
: SIGNALS ISSUED IN THE FOLLOWING LOOP ARE WPT9 H, WPTA L, WPT10 H,
: WPTB L, WPT11 H, WPTC L, WPT12 H, AND WPTD L. THESE SIGNALS ARE USED
: TO LOAD THE DATA INTO THE EVENT COUNTER REGISTERS AND EVENT COUNTERS
: ON A WRITE COMMAND TO CONTROL REGISTER 6.

MOV #PTER9,R2LOAD ; SETUP BITS TO BE LOADED
JSR PC,LDRDR2 ; GO LOAD, READ AND CHECK REGISTER 2
BEQ 88 ; IF LOADED OK THEN CONTINUE
ERRDF 2,R2EROR ; REGISTER 2 NOT EQUAL EXPECTED
TRAP C$ERDF
.WORD 2
.WORD 0
.WORD R2EROR
CKLOOP
TRAP C$CLP1

MOV R2,REG6 ; LOAD EVENT COUNTERS AND REGISTERS
INC R2LOAD ; UPDATE TO NEXT POINTER
CMP #PTER13,R2LOAD ; CHECK IF ALL COUNTERS LOADED
BNE 78 ; IF NOT THEN LOAD NEXT COUNTER

: RESELECT THE AND ARRAY SO THAT THE SIGNALS AND0 L AND AND2 L WILL BE
: SET HIGH. THE AND ARRAY WAS WRITTEN IN THE FIRST SEGMENT OF THIS TEST.

MOV #PTER0,R2LOAD ; SETUP TO SELECT FIRST AND ARRAY
JSR PC,LDRDR2 ; GO LOAD, READ AND CHECK REGISTER 2
BEQ 108 ; IF LOADED OK THEN CONTINUE
ERRDF 2,R2EROR ; REGISTER 2 NOT EQUAL EXPECTED
TRAP C$ERDF
.WORD 2
.WORD 0
.WORD R2EROR
CKLOOP
TRAP C$CLP1

: CLOCK THE SIGNAL CDAL6 IN CONTROL REGISTER 0. CDAL6 BEING SET AND
: CLEARED WILL CAUSE THE SIGNAL TRANST H TO PULSE WHICH WILL CAUSE
: THE SIGNAL ANST L TO PULSE. THE SIGNAL ANST L BEING PULSED WITH THE
: SIGNALS AND0 L AND AND2 L SET HIGH, WILL CAUSE A PULSE OF THE SIGNALS
: CNDNO H AND CNDN2 H. THESE SIGNALS WILL CAUSE EVENT COUNTER 0 AND
: EVENT COUNTER 2 TO COUNT DOWN BY ONE RESPECTIVELY.

JSR PC,TRANST ; GO SET AND CLEAR CDAL6 IN CONTROL REG 0
; ASSERT THE SIGNAL PTER15 L IN THE POINTER REGISTER VIA CONTROL REG 2.

JSR R5,ASSERT ; GO ASSERT PTER15
.WORD PTER15
  
```

```

9525
9526
9527
9528
9529
9530
9531 025640 005037 002414 118: CLR R6,CAD ;SETUP EXPECTED DATA
9532 025644 005702 TST R2 ;CHECK IF EVENT COUNTER = 0
9533 025646 001003 BNE 12$ ;IF NOT THEN A BORROW SHOULD NOT OCCUR
9534 025650 012737 000005 002414 MOV #5,R6LOAD ;SETUP TO EXPECT A BORROW FROM COUNTER
9535 ;0 AND COUNTER 2 ON SIGNALS FOUT0 L AND
9536 ;FOUT2 L.
9537 025656 017737 154474 002420 12$: MOV @R6,R6READ ;READ FOUT 3:0 BITS ON ORAD 3:0
9538 025664 042737 177760 002420 BIC #17760,R6READ ;CLEAR UNWANTED BITS
9539 025672 023737 002414 002420 CMP R6LOAD,R6READ ;CHECK EXPECTED RESULTS AGAINST ACTUAL
9540 025700 001405 BEQ 13$ ;IF EQUAL THEN CONTINUE
9541 025702 ERRDF 4,EVENTCT,EVENTER ;EVENT COUNTER OR FOUT 3:0 ERROR
9542 025702 104455 TRAP C$ERDF
9543 025704 000004 .WORD 4
9544 025706 003213 .WORD EVENTCT
9545 025710 005024 .WORD EVENTER
9546 025712 CKLOOP
9547 025712 104406 TRAP C$CLP1
9548 C 5714 005302 13$: DEC R2 ;DECREMENT WORKING EVENT COUNTER
9549 025716 100330 BPL 9$ ;IF NOT DONE THEN COUNT DOWN AGAIN
9550
9551 ;WHEN THE FOUT FLIP-FLOP IS CLEARED BY A BORROW, THE EVENT COUNTERS
9552 ;ARE RELOADED FROM THE EVENT COUNTER REGISTERS WHEN THE SIGNAL ORST L
9553 ;IS PULSED VIA THE PULSING OF SIGNAL ANST L. THE FOLLOWING SECTION
9554 ;OF CODE WILL CHECK THAT THIS HAPPENS BY COUNTING DOWN THE EVENT
9555 ;COUNTERS AGAIN.
9556
9557 025720 010102 MOV R1,R2 ;RESET EXPECTED CONTENTS OF EVENT CNTRS
9558
9559 ;RESELECT THE AND ARRAY SO THAT THE SIGNALS AND0 L AND AND2 L WILL BE
9560 ;SET HIGH. THE AND ARRAY WAS WRITTEN IN THE FIRST SEGMENT OF THIS TEST
9561
9562 025722 012737 000000 002376 14$: MOV #PTER0,R2LOAD ;SETUP BITS TO BE LOADED
9563 025730 004737 006134 JSR PC,LDRDR2 ;GO LOAD, READ AND CHECK REGISTER 2
9564 025734 001405 BEQ 15$ ;IF LOADED OK THEN CONTINUE
9565 025736 ERRDF 2,,R2EROR ;REGISTER 2 NOT EQUAL EXPECTED
9566 025736 104455 TRAP C$ERDF
9567 025740 000002 .WORD 2
9568 025742 000000 .WORD 0
9569 025744 004704 .WORD R2EROR
9570 025746 CKLOOP
9571 025746 104406 TRAP C$CLP1
9572
9573 ;CLOCK THE SIGNAL CDAL6 IN CONTROL REGISTER 0. CDAL6 BEING SET AND
9574 ;CLEARED WILL CAUSE A PULSE ON TRANST H WHICH WILL CAUSE THE SIGNAL
9575 ;ANST L TO PULSE. THE SIGNAL ANST L BEING PULSED WITH THE
9576 ;SIGNALS AND0 L AND AND2 L SET HIGH WILL CAUSE A PULSE ON THE SIGNALS
9577 ;CNDNO H AND CNDN2 H. THESE SIGNALS WILL CAUSE EVENT COUNTER 0 AND 2
9578 ;TO BE COUNTED DOWN BY ONE RESPECTIVELY.
9579

```

```

9581 ;ASSERT THE SIGNAL PTER15 L IN POINTER REGISTER VIA CONTROL REG 2.
9582
9583
9584 025754 004537 006376 JSR R5,ASSERT ;GO ASSERT PTER15
9585 025760 000017 .WORD PTER15
9586
9587 ;WHEN A READ COMMAND IS ISSUED TO CONTROL REGISTER 6 WITH PTER15 L
9588 ;ASSERTED IN THE POINTER REGISTER, THE OR ADDRESS REGISTER BITS,
9589 ;ORAD 3:0, WILL BE READBACK. IN THIS TEST, CDAL7 IS SET TO A ONE,
9590 ;WHICH WILL CAUSE THE FOUT FLIP-FLOPS 3:0 TO BE READBACK ON THE
9591 ;ORAD 3:0 SIGNAL LINES. THE FOUT FLIP-FLOPS ARE SET/CLEARED VIA THE
9592 ;BORROW SIGNAL FROM THE EVENT COUNTERS AND THE SIGNAL ANST L BEING
9593 ;PULSED.
9594
9595 025762 005037 002414 16$: CLR R6LOAD ;SETUP EXPECTED FOUT SIGNALS
9596 025766 005702 .WORD R2 ;CHECK IF EVENT COUNTER WERE ZERO
9597 025770 001003 BNE 17$ ;IF NOT THEN A BORROW SHOULD NOT OCCUR
9598 025772 012737 000005 002414 MOV #5,R6LOAD ;SETUP TO EXPECT FOUT0 L AND FOUT2 L
9599 ;TO BE SET AS A RESULT OF A BORROW
9600 ;ON EVENT COUNTER 0 AND 2
9601
9602 026000 017737 154352 002420 17$: MOV @REG6,R6READ ;READBACK FOUT 3:0 FLIP-FLOPS
9603 026006 042737 177760 002420 BIC #177760,R6READ ;CLEAR UNWANTED BITS
9604 026014 023737 002414 002420 CMP R6LOAD,R6READ ;CHECK EXPECTED DATA WITH ACTUAL DATA
9605 026022 001405 BEQ 18$ ;IF EQUAL THEN CONTINUE
9606 026024 ERRDF 4,EVNTCT,EVNTER ;EVENT COUNTER OR FOUT 3:0 ERROR
9607 026024 104455 TRAP C$ERDF
9608 026026 000004 .WORD 4
9609 026030 003213 .WORD EVNTCT
9610 026032 005024 .WORD EVNTER
9611 026034 CKLOOP
9612 026034 104406 TRAP C$CLP1
9613 026036 005302 18$: DEC R2 ;CHECK IF COUNTER WAS 0
9614 026040 100330 BPL 14$ ;IF NOT COUNT DOWN EVENT COUNTER AGAIN
9615
9616 ;WHEN THE FOUT FLIP-FLOP IS CLEARED BY A BORROW. THE EVENT COUNTERS
9617 ;ARE RELOADED FROM THE EVENT COUNTER REGISTERS WHEN THE SIGNAL ORST L
9618 ;IS PULSED VIA THE PULSING OF THE SIGNAL ANST L. THE PREVIOUS SECTION
9619 ;OF CODE VERIFIED THAT THIS HAPPENED.
9620
9621 ;THE FOLLOWING SECTION OF CODE WILL CHECK THAT THE EVENT COUNTERS CAN BE
9622 ;CLEARED BY SETTING AND CLEARING THE SIGNAL PDAL7 IN CONTROL REGISTER 2.
9623 ;THE TEST, AFTER SETTING AND CLEARING PDAL7, WILL DO ONE MORE COUNT
9624 ;DOWN AND CHECK THAT A BORROW WAS GENERATED FROM COUNTER 0 AND 2.
9625
9626 026042 010102 MOV R1,R2 ;RESET EXPECTED CONTENTS OF EVNT CNTRS
9627
9628 ;RESELECT THE AND ARRAY SO THAT THE SIGNALS AND0 L AND AND2 L WILL BE
9629 ;SET HIGH. THE AND ARRAY WAS WRITTEN IN THE FIRST SEGMENT OF THIS TEST.
9630
9631 026044 012737 000200 002376 MOV #PTERO!PDAL7,R2LOAD ;SETUP BITS TO BE LOADED
9632 026052 004737 006134 JSR PC,LDRDR2 ;GO LOAD, READ AND CHECK REG 2
9633 026056 001405 BEQ 19$ ;IF LOADED OK THEN CONTINUE
9634 026060 ERRDF 2,RZEROR ;REGISTER 2 NOT EQUAL EXPECTED
9635 026060 104455 TRAP C$ERDF

```

```

9638 026062 000002 .WORD 2
9637 026064 000000 .WORD 0
9638 026066 004704 .WORD R2EROR
9639 026070 CKLOOP
9640 026070 104406 TRAP C$CLP1
9641
9642 :CLEAR PDAL7 IN CONTROL REGISTER 2. THE EVFNT COUNTERS SHOULD NOW
9643 :BE CLEARED. CLEARING PDAL7 WILL ALLOW THE COUNTERS TO BE COUNTED DOWN
9644
9645 026072 042737 000200 002376 19$: BIC #PDAL7,R2LOAD ;SETUP TO CLEAR PDAL7
9646 026100 004737 006134 JSR PC,LDRDR2 ;GO LOAD, READ AND CHECK REG 2
9647 026104 001405 BEQ 20$ ;IF LOADED OK THEN CONTINUE
9648 026106 ERRDF 2,R2EROR ;REGISTER 2 NOT EQUAL EXPECTED
9649 026106 104455 TRAP C$ERDF
9650 026110 000002 .WORD 2
9651 026112 000000 .WORD 0
9652 026114 004704 .WORD R2EROR
9653 026116 CKLOOP
9654 026116 104406 TRAP C$CLP1
9655
9656 :CLOCK THE SIGNAL CDAL6 IN CONTROL REGISTER 0. CDAL6 BEING SET AND
9657 :CLEARED WILL CAUSE A PULSE ON TRANST H WHICH WILL CAUSE THE SIGNAL
9658 :ANST L TO PULSE. THE SIGNAL ANST L BEING PULSED
9659 :WITH THE SIGNALS AND0 L AND AND2 L SET HIGH, WILL CAUSE A PULSE ON
9660 :THE SIGNALS CNDNO H AND CNDN2 H. THESE SIGNALS WILL COUNT DOWN
9661 :EVENT COUNTERS 0 AND 2 RESPECTIVELY. IF PDAL7 CLEARED THE EVE JT
9662 :COUNTERS THEN A BORROW WILL BE GENERATED FROM EVENT COUNTERS 0 AND 2.
9663
9664 026120 004737 006640 20$: JSR PC,TRANST ;SET AND CLEAR CDAL6 IN CONTROL REC 0
9665
9666 :ASSERT THE SIGNAL PTER15 L IN THE POINTER REGISTER VIA CONTROL REG 2.
9667
9668 026124 004537 006376 JSR R5,ASSERT ;GO ASSERT PTER15
9669 026130 000017 .WORD PTER15
9670
9671 :WHEN A READ COMMAND IS ISSUED TO CONTROL REGISTER 6 WITH PTER15 L
9672 :ASSERTED IN THE POINTER REGISTER, THE OR ADDRESS REGISTER BITS ORAD
9673 :3:0 WILL BE READBACK. IN THIS TEST, CDAL7 IS SET TO A ONE, WHICH WILL
9674 :CAUSE THE FOUT FLIP-FLOPS 3:0 TO BE READBACK ON THE ORAD 3:0 SIGNAL
9675 :LINES. HAVING SET AND CLEARED PDAL7, TO CLEAR THE EVENT COUNTERS, AND
9676 :ISSUING A COUNT DOWN TO EVENT COUNTERS 0 AND 2, FOUT FLIP FLOPS 0 AND
9677 :2 SHOULD BE CLEARED AS A RESULT OF A BORROW AND THE COUNT DOWN PULSE.
9678
9679 026132 012737 000005 002414 21$: MOV #5,R6LOAD ;SETUP TO EXPECT FOUT0 L AND FOUT2 L
9680 :TO BE SET AS A RESULT OF A BORROW
9681 026140 017737 154212 002420 MOV @REG6,R6READ ;READBACK FOUT 3:0 FLIP-FLOPS
9682 026146 042737 177760 002420 BIC #177760,R6READ ;CLEAR UNWANTED BITS
9683 026154 023737 002414 002420 CMP R6LOAD,R6READ ;CHECK EXPECTED FOUTS AGAINST ACTUAL
9684 026162 001404 BEQ 22$ ;IF THE SAME THEN CONTINUE
9685 026164 ERRDF 4,EVNTCL,EVNTER ;PDAL7 FAILED TO CLEAR EVENT COUNTERS
9686 026164 104455 TRAP C$ERDF
9687 026166 000004 .WORD 4
9688 026170 003254 .WORD EVNTCL
9689 026172 005024 .WORD EVNTER
9690 026174 22$: ENDSEG
9691 026174 10001$:

```



```

9692 026 74 04405 TRAP CSESEG
9693
9694 026 76 005701 TST R1
9695 026200 001003 BNE 23$
9696 026202 005201 INC R1
9697 026204 000137 025452 JMP 4$
9698 026210 006301 23$: ASL R1
9699 026212 032701 000400 BIT #400,R1
9700 026216 001002 BNE 24$
9701 026220 000137 025452 JMP 4$
9702 026224 105701 24$: TSTB R1
9703 026226 001004 BNE 25$
9704 026230 012701 000125 MOV #125,R1
9705 026234 000137 025452 JMP 4$
9706
9707 026240 25$: ENDTST
9708 026240 010160: TRAP C$E$TST
9709 026240 104401
9710

```

```

:CHECK IF FIRST DATA PATTERN
:IF NOT THEN ROTATE PATTERN LEFT ONE
:SET PATTERN TO A ONE
:GO DO SEQUENCE WITH THIS PATTERN
:ARITHMETIC SHIFT LEFT ONCE
:CHECK IF PATTERN GREATER THEN 256
:IF YES THEN CHECK IF DONE
:GO DO TEST AGAIN WITH ROTATED PATTERN
:CHECK IF PATTERN WAS FLOATING ONE
:IF NOT THEN END OF TEST
:SETUP TO DO 125 AND 252 PATTERNS
:GO DO TEST WITH 125 FIRST

```

THIS TEST WILL CHECKOUT EVENT COUNTER LOGIC FOR EVENT COUNTER 1 AND 3. THE TEST WILL CHECK THAT THE EVENT COUNTER REGISTERS AND EVENT COUNTERS ARE LOADED CORRECTLY BY COUNTING DOWN THE EVENT COUNTERS AND CHECKING THE FOUR FLIP-FLOPS FOR A BORROW. WHEN THE EVENT COUNTERS ARE COUNTED DOWN TO ZERO AND ONE MORE COUNT DOWN IS ISSUED, A BORROW IS GENERATED WHICH WILL SET THE OUTPUT OF THE FOUR FLIP-FLOP TO A LOW STATE. THE TEST WILL CHECK THAT THE EVENT COUNTERS ARE RELOADED FROM THE EVENT COUNTER REGISTERS WHEN A BORROW IS GENERATED. THIS IS DONE BY COUNTING DOWN THE EVENT COUNTERS AGAIN CHECKING FOR A BORROW FROM THE EVENT COUNTERS. THE TEST WILL THEN CHECK THAT THE EVENT COUNTERS CAN BE CLEARED BY SETTING AND CLEARING THE SIGNAL PDAL7. AFTER SETTING AND CLEARING THE SIGNAL PDAL7, THE TEST WILL DO ONE MORE COUNT DOWN AND CHECK THAT A BORROW IS GENERATED FROM THE EVENT COUNTERS. THE ABOVE SEQUENCE IS REPEATED FOR EACH OF THE FOLLOWING DATA PATTERNS: 0, 2, 4, 10, 20, 40, 100, 200, 125 AND 252.

9711
9712
9713
9714
9715
9716
9717
9718
9719
9720
9721
9722
9723
9724
9725
9726
9727
9728
9729 026242
9730 026242
9731 026242 004737 005474
9732
9733 026246
9734 026246 104404
9735
9736
9737
9738
9739
9740
9741
9742 026250 105037 002370
9743 026254 004737 006102
9744 026260 001405
9745 026262
9746 026262 104455
9747 026264 000001
9748 026266 000000
9749 026270 004604
9750 026272
9751 026272 104406
9752
9753
9754
9755
9756 026274 005037 002414
9757 026300 004537 006426
9758 026304 000005
9759
9760
9761
9762
9763 026306 012737 000000 002376
9764 026314 004737 006134
9765 026320 001405
9766 026322

```

--
155::  BGNTST
      JSR    PC,INITED          ;SELECT AND INITIALIZE STATE ANALYZER
      BGNSEG
      TRAP   CSBSEG

      ;SET CDAL4 TO A ZERO IN CONTROL REGISTER 0. CDAL4 BEING A 0 WILL ALLOW
      ;ONLY ONE AND/OR ARRAY TO BE SELECTED AT A TIME. CDAL3 AND CDAL2 ON A
      ;ZERO WILL CAUSE THE SIGNAL TRSLO L TO BE ASSERTED WHICH WILL ENABLE THE
      ;OUTPUTS OF THE TRACE RAM DATA IN BUFFERS. THESE OUTPUTS ARE USED TO
      ;ADDRESS THE AND ARRAYS.

      CLRB   R0LOAD             ;SETUP BITS TO BE LOADED
      JSR    PC,LDRDR0         ;GO LOAD, READ AND CHECK REGISTER 0
      BEQ    1$                ;IF LOADED OK THEN CONTINUE
      ERRDF  1,,R0EROR        ;REGISTER 0 NOT EQUAL EXPECTED
      TRAP   CSERDF

      .WORD  1
      .WORD  0
      .WORD  R0EROR
      CKLOOP
      TRAP   CSCLP1

      ;LOAD ALL ZEROES INTO TRACE RAM DATA IN BUFFER TRDI 15:0. ALL ZEROES
      ;WILL SELECT ADDRESS 0 OF THE AND ARRAY TO BE USED IN THIS TEST.

1$:    CLR    R6LOAD           ;SETUP TO LOAD ZEROES
      JSR    R5,TRDIBF        ;LOAD, READ AND CHECK TRAM DATA IN BUF
      .WORD  PTERS           ;SELECT TRDI BITS 15:0

      ;SET PTER0 IN THE POINTER REGISTER VIA CONTROL REGISTER 2. THIS WILL
      ;SELECT THE FIRST AND ARRAY VIA THE SIGNAL PLSLO L.

      MOV    #PTER0,R2LOAD    ;SETUP BITS TO BE LOADED
      JSR    PC,LDRDR2        ;GO LOAD, READ AND CHECK REGISTER 2
      BEQ    2$                ;IF LOADED OK THEN CONTINUE
      ERRDF  2,,R2EROR        ;REGISTER 2 NOT EQUAL EXPECTED

```

```

9767 026322 104455 TRAP C$ERRDF
9768 026324 000002 .WORD 2
9769 026326 000000 .WORD 0
9770 026330 004704 .WORD R2ERDF
9771 026332 CKLOOP
9772 026332 104406 TRAP C$CLP1
9773
9774 ;LOAD, READ AND CHECK AND ARRAY RAM WITH DATA PATTERN OF 5. THIS DATA
9775 ;PATTERN WILL SET THE SIGNALS AND1 L AND AND3 L TO THE HIGH STATE AND
9776 ;THE SIGNALS AND0 L AND AND2 L TO THE LOW STATE. WITH AND1 L AND AND3 L
9777 ;SET HIGH AND THE SIGNAL ANST L BEING PULSED, A PULSE WILL OCCUR
9778 ;ON THE SIGNALS CND1 H AND CND3 H. THESE SIGNALS WILL COUNT DOWN
9779 ;EVENT COUNTERS 1 AND 3.
9780
9781 026334 012737 000005 002402 2$: MOV #5,R4LOAD ;SETUP DATA PATTERN TO BE LOADED
9782 026342 012737 170377 002406 MOV #170377,R4MASK ;SETUP TO IGNORE UNWANTED BITS
9783 026350 004737 006166 JSR PC,LDRDAR ;LOAD, READ AND CHECK AND ARRAY
9784 026354 001404 BEQ 3$ ;IF LOADED OK THEN CONTINUE
9785 026356 ERRDF 3,ANDERR,R4EROR ;AND ARRAY DATA ERROR
9786 026356 104455 TRAP C$ERDF
9787 026360 000003 .WORD 3
9788 026362 003550 .WORD ANDERR
9789 026364 004720 .WORD R4EROR
9790 026366 3$: ENDSEG
9791 026366 10000$:
9792 026366 104405 TRAP C$ESEG
9793
9794 026370 005001 CLR R1 ;START EVENT COUNTERS OFF AT 0
9795
9796 026372 4$: BGNSEG
9797 026372 104404 TRAP C$BSEG
9798 026374 010102 MOV R1,R2 ;COPY STARTING EVENT COUNTER TO WORKING
9799
9800 ;SET CDAL7 TO A ONE IN CONTROL REGISTER 0. CDAL7 ON A ONE WILL ALLOW
9801 ;THE FOUR FLIP-FLOPS TO BE READ ON THE OR ADDRESS REGISTER LINES ORAD 3:0.
9802
9803 026376 052737 000200 002370 BIS #CDAL7,ROLOAD ;SETUP BIT TO BE LOADED
9804 026404 004737 006102 JSR PC,LDRDRO ;GO LOAD, READ AND CHECK REGISTER 0
9805 026410 001405 BEQ 5$ ;IF LOADED OK THEN CONTINUE
9806 026412 ERRDF 1,ROEROR ;REGISTER 0 NOT EQUAL EXPECTED
9807 026412 104455 TRAP C$ERDF
9808 026414 000001 .WORD 1
9809 026416 000000 .WORD 0
9810 026420 004604 .WORD ROEROR
9811 026422 CKLOOP
9812 026422 104406 TRAP C$CLP1
9813
9814 ;SET AND CLEAR PDAL7 IN CONTROL REGISTER 2. PDAL7 BEING SET WILL
9815 ;CLEAR ALL THE EVENT COUNTERS.
9816
9817 026424 052737 000200 002376 5$: BIS #PDAL7,R2LOAD ;SETUP BIT TO BE LOADED
9818 026432 004737 006134 JSR PC,LDRDR2 ;GO LOAD, READ AND CHECK REGISTER 2
9819 026436 001405 BEQ 6$ ;IF LOADED OK THEN CONTINUE
9820 026440 ERRDF 2,R2EROR ;REGISTER 2 NOT EQUAL EXPECTED
9821 026440 104455 TRAP C$ERDF
9822 026442 007002 .WORD 2

```

```

9823 026444 000000 .WORD 0
9824 026446 004704 .WORD R2EROR
9825 026450 (KLOOP
9826 026450 04406 TRAP CSCLP1
9827
9828 :CLEAR PDAL7 AND LOAD ALL EVENT COUNTER REGISTERS AND EVENT COUNTERS
9829 :WITH THE WORKING EVENT COUNT STORED IN GENERAL CPU REGISTER R2. THE
9830 :SIGNALS ISSUED IN THE FOLLOWING LOOP ARE WPT9 H, WPTA L, WPT10 H,
9831 :WPTB L, WPT11 H, WPTC L, WPT12 H, AND WPTD L. THESE SIGNALS ARE USED
9832 :TO LOAD THE DATA INTO THE EVENT COUNTER REGISTERS AND EVENT COUNTERS
9833 :ON A WRITE COMMAND TO CONTROL REGISTER 6.
9834
9835 026452 012737 000011 002376 68: MOV #PTER9,R2LOAD ;SETUP BITS TO BE LOADED
9836 026460 004737 006134 78: JSR PC,LDRDR2 ;GO LOAD, READ AND CHECK REGISTER 2
9837 026464 001405 BEQ 88 ;IF LOADED OK THEN CONTINUE
9838 026466 ERRDF 2,R2EROR ;REGISTER 2 NOT EQUAL EXPECTED
9839 026466 104455 TRAP CSERDF
9840 026470 000002 .WORD 2
9841 026472 000000 .WORD 0
9842 026474 004704 .WORD R2EROR
9843 026476 (KLOOP
9844 026476 104406 TRAP CSCLP1
9845
9846 026500 010277 153652 88: MOV R2,@REG6 ;LOAD EVENT COUNTERS AND REGISTERS
9847 026504 005237 002376 INC R2LOAD ;UPDATE TO NEXT POINTER
9848 026510 022737 000015 002376 CMP #PTER13,R2LOAD ;CHECK IF ALL COUNTERS LOADED
9849 026516 001360 BNF 78 ;IF NOT THEN LOAD NEXT COUNTER
9850
9851 :RESELECT THE AND ARRAY SO THAT THE SIGNALS AND1 L AND AND3 L WILL BE
9852 :SET HIGH. THE AND ARRAY WAS WRITTEN IN THE FIRST SEGMENT OF THIS TEST.
9853
9854 026520 012737 000000 002376 98: MOV #PTER0,R2LOAD ;SETUP TO SELECT FIRST AND ARRAY
9855 026526 004737 006134 JSR PC,LDRDR2 ;GO LOAD, READ AND CHECK REGISTER 2
9856 026532 001405 BEQ 108 ;IF LOADED OK THEN CONTINUE
9857 026534 ERRDF 2,R2EROR ;REGISTER 2 NOT EQUAL EXPECTED
9858 026534 104455 TRAP CSERDF
9859 026536 000002 .WORD 2
9860 026540 000000 .WORD 0
9861 026542 004704 .WORD R2EROR
9862 026544 (LLOOP
9863 026544 104406 TRAP CSCLP1
9864
9865 :CLOCK THE SIGNAL CDAL6 IN CONTROL REGISTER 0. CDAL6 BEING SET AND
9866 :CLEARED WILL CAUSE THE SIGNAL TRANST H TO PULSE WHICH WILL CAUSE
9867 :THE SIGNAL ANST L TO PULSE. THE SIGNAL ANST L BEING PULSED
9868 :WITH THE SIGNALS AND1 L AND AND3 L SET HIGH, WILL CAUSE A PULSE
9869 :OF THE SIGNALS CNDN1 H AND CNDN3 H. THESE SIGNALS WILL CAUSE EVENT
9870 :COUNTER 1 AND EVENT COUNTER 3 TO COUNT DOWN BY ONE RESPECTIVELY.
9871
9872 026546 004737 006640 108: JSR PC,TRANST ;GO SET AND CLEAR CDAL6 IN CONTROL REG 0
9873
9874 :ASSERT THE SIGNAL PTER15 L IN THE POINTER REGISTER VIA CONTROL REG 2.
9875
9876 026552 004537 006376 JSR R5,ASSERT ;GO ASSERT PTER15
9877 026556 000017 .WORD PTER15
9878

```

```

9879
9880
9881
9882
9883
9884
9885
9886 021560 005037 002414 118: CLR R6LOAD ;SETUP EXPECTED DATA
9887 026564 005702 TST R2 ;CHECK IF EVENT COUNTER = 0
9888 026566 001003 BNE 128 ;IF NOT THEN A BORROW SHOULD NOT OCCUR
9889 026570 012737 000012 002414 MOV #12,R6LOAD ;SETUP TO EXPECT A BORROW FROM COUNTER
9890 ;1 AND COUNTER 3 ON SIGNALS FOUT: L AND
9891 ;FOUT: 3 L.
9892 026576 017737 153554 002420 128: MOV @REG6,R6READ ;READ FOUT 3:0 BITS ON ORAD 3:0
9893 026604 042737 177760 002420 BIC #177760,R6READ ;CLEAR UNWANTED BITS
9894 026612 023737 002414 002420 CMP R6LOAD,R6READ ;CHECK EXPECTED RESULTS AGAINST ACTUAL
9895 026620 C01405 BEQ 138 ;IF EQUAL THEN CONTINUE
9896 026622 C01405 ERDF 4,EVNTCT,EVNTER ;EVENT COUNTER OR FOUT 3:0 ERROR
9897 026622 104455 TRAP C$ERDF
9898 026624 000004 .WORD 4
9899 026626 003213 .WORD EVNTCT
9900 026630 005024 .WORD EVNTER
9901 026632 CKLOOP
9902 026632 104406 TRAP C$CLP1
9903 026634 005302 138: DEC R2 ;DECREMENT WORKING EVENT COUNTER
9904 026636 100330 BPL 98 ;IF NOT DONE THEN COUNT DOWN AGAIN
9905
9906 ;WHEN THE FOUT FLIP-FLOP IS CLEARED BY A BORROW, THE EVENT COUNTERS
9907 ;ARE RELOADED FROM THE EVENT COUNTER REGISTERS WHEN THE SIGNAL ORST L
9908 ;IS PULSED VIA THE PULSING OF SIGNAL ANST L. THE FOLLOWING SECTION
9909 ;OF CODE WILL CHECK THAT THIS HAPPENS BY COUNTING DOWN THE EVENT
9910 ;COUNTERS AGAIN
9911
9912 026640 010102 MOV R1,R2 ;RESET EXPECTED CONTENTS OF EVENT CNTRS
9913
9914 ;RESELECT THE AND ARRAY SO THAT THE SIGNALS AND1 L AND AND3 L WILL BE
9915 ;SET HIGH. THE AND ARRAY WAS WRITTEN IN THE FIRST SEGMENT OF THIS TEST
9916
9917 026642 012737 000000 002376 148: MOV #PTERO,R7 OAD ;SETUP BITS TO BE LOADED
9918 026650 004737 006134 JSR PC,LDRDR2 ;LOAD, READ AND CHECK REGISTER 2
9919 026654 001405 BEQ 158 ;IF LOADED OK THEN CONTINUE
9920 026656 ERDF 2,R2EROR ;REGISTER 2 NOT EQUAL EXPECTED
9921 026656 104455 TRAP C$ERDF
9922 026660 000002 .WORD 2
9923 026662 000000 .WORD 0
9924 026664 004704 .WORD R2EROR
9925 026666 CKLOOP
9926 026666 104406 TRAP C$CLP1
9927
9928 ;CLOCK THE SIGNAL CDAL6 IN CONTROL REGISTER 0. CDAL6 BEING SET AND
9929 ;CLEARED WILL CAUSE A PULSE ON TRANST H WHICH WILL CAUSE THE SIGNAL ANST L
9930 ;TO PULSE. THE SIGNAL ANST L BEING PULSED WITH THE
9931 ;SIGNALS AND1 L AND AND3 L SET HIGH WILL CAUSE A PULSE ON THE SIGNALS
9932 ;CNDN1 H AND CNDN3 H. THESE SIGNALS WILL CAUSE EVENT COUNTER 0 AND 2
9933 ;TO BE COUNTED DOWN BY ONE RESPECTIVELY.
9934

```

```

9935 026670 004737 006640 158: JSR PC,TRANCT :SET AND CLEAR CDAL6 IN CONTROL REG 0
9936
9937 :ASSERT THE SIGNAL PTER15 L IN POINTER REGISTER VIA CONTROL REG 2.
9938
9939 026674 004537 006376 JSR R5,ASSERT :GO ASSERT PTER15
9940 026700 000017 .WORD PTER15
9941
9942 :WHEN A READ COMMAND IS ISSUED TO CONTROL REGISTER 6 WITH PTER15 L
9943 :ASSERTED IN THE POINTER REGISTER, THE OR ADDRESS REGISTER BITS,
9944 :ORAD 3:0, WILL BE READBACK. IN THIS TEST, CDAL7 IS SET TO A ONE,
9945 :WHICH WILL CAUSE THE FOUR FLIP-FLOPS 3:0 TO BE READBACK ON THE
9946 :ORAD 3:0 SIGNAL LINES. THE FOUR FLIP-FLOPS ARE SET/CLEARED VIA THE
9947 :BORROW SIGNAL FROM THE EVENT COUNTERS AND THE SIGNAL ANST L BEING
9948 :PULSED.
9949
9950 026702 005037 002414 168: CLR R6LOAD :SETUP EXPECTED FOUR SIGNALS
9951 026706 005702 TST R2 :CHECK IF EVENT COUNTER WERE ZERO
9952 026710 001003 BNE 178 :IF NOT THEN A BORROW SHOULD NOT OCCUR
9953 026712 012737 000012 002414 MOV 12,R6LOAD :SETUP TO EXPECT FOUT1 L AND FOUT3 L
9954 :TO BE SET AS A RESULT OF A BORROW
9955 :ON EVENT COUNTER 1 AND 3
9956
9957 026720 017737 153432 002420 178: MOV @REG6,R6READ :READBACK FOUT 3:0 FLIP-FLOPS
9958 026726 042737 177760 002420 BIC #177760,R6READ :CLEAR UNWANTED BITS
9959 026734 023737 002414 002420 CMP R6LOAD,R6LOAD :CHECK EXPECTED DATA WITH ACTUAL DATA
9960 026742 001405 BEQ 188 :IF EQUAL THEN CONTINUE
9961 026744 ERRDF 4,EVNTCT,EVNTER :EVENT COUNTER OR FOUT 3:0 ERROR
9962 026744 104455 TRAP C$ERDF
9963 026746 000004 .WORD 4
9964 026750 003213 .WORD EVNTCT
9965 026752 005024 .WORD EVNTER
9966 026754 CKLOOP
9967 026754 104406 TRAP C$CLP1
9968 026756 005302 188: DEC R2 :CHECK IF COUNTER WAS 0
9969 026760 100330 BPL 148 :IF NOT COUNT DOWN EVENT COUNTER AGAIN
9970
9971 :WHEN THE FOUR FLIP-FLOP IS CLEARED BY A BORROW, THE EVENT COUNTERS
9972 :ARE RELOADED FROM THE EVENT COUNTER REGISTERS WHEN THE SIGNAL ORST L
9973 :IS PULSED VIA THE PULSING OF THE SIGNAL ANST L. THE PREVIOUS SECTION
9974 :OF CODE VERIFIED THAT THIS HAPPENED.
9975
9976 :THE FOLLOWING SECTION OF CODE WILL CHECK THAT THE EVENT COUNTERS CAN BE
9977 :CLEARED BY SETTING AND CLEARING THE SIGNAL PDAL7 IN CONTROL REGISTER 2.
9978 :THE TEST, AFTER SETTING AND CLEARING PDAL7, WILL DO ONE MORE COUNT
9979 :DOWN AND CHECK THAT A BORROW WAS GENERATED FROM COUNTER 1 AND 3.
9980
9981 026762 010102 MOV R1,R2 :RESET EXPECTED CONTENTS OF EVENT CNTRS
9982
9983 :RESELECT THE AND ARRAY SO THAT THE SIGNALS AND1 L AND AND3 L WILL BE
9984 :SET HIGH. THE AND ARRAY WAS WRITTEN IN THE FIRST SEGMENT OF THIS TEST.
9985
9986 026764 012737 000200 002376 JV @PT R0,PDAL7,R2LOAD :SETUP BITS TO BE LOADED
9987 026772 004737 006134 SR PC,LJRDW2 :GO LOAD, READ AND CHECK REG 2
9988 026776 001405 BEQ 198 :IF LOADED OK THEN CONTINUE
9989 027000 ERRDF 2,RZEROR :REGISTER 2 NOT EQUAL EXPECTED
9990 027000 104455 TRAP C$ERDF

```

```

9991 027002 000002 .WORD 2
9992 027004 000000 .WORD 0
9993 027006 004704 .WORD R2EROR
9994 027010 .KLOOP
9995 027010 104406 TRAP C$CLP1
9996
9997
9998 :CLEAR PDAL7 IN CONTROL REGISTER 2. THE EVENT COUNTERS SHOULD NOW
9999 :BE CLEARED. CLEARING PDAL7 WILL ALLOW THE COUNTERS TO BE COUNTED DOWN

10000 027012 042737 000200 002376 198: BIC #PDAL7,R2LOAD :SETUP TO CLEAR PDAL7
10001 027020 004737 006134 JSR PC,LDRDR2 :GO LOAD, READ AND CHECK REG 2
10002 027024 001405 BEQ 208 :IF LOADED OK THEN CONTINUE
10003 027026 ERRDF 2,R2EROR :REGISTER 2 NOT EQUAL EXPECTED
10004 027026 104455 TRAP C$ERDF
10005 027030 000002 .WORD 2
10006 027032 000000 .WORD 0
10007 027034 004704 .WORD R2EROR
10008 027036 .KLOOP
10009 027036 104406 TRAP C$CLP1
10010
10011 :FLOCK THE SIGNAL CDAL6 IN CONTROL REGISTER 0. CDAL6 BEING SET AND
10012 :CLEARED WILL CAUSE A PULSE ON TRANST M WHICH WILL CAUSE THE SIGNAL
10013 :ANST L TO BE PULSED. THE SIGNAL ANST L BEING PULSED
10014 :WITH THE SIGNALS AND1 L AND AND3 L SET HIGH, WILL CAUSE A PULSE ON
10015 :THE SIGNALS CNDN1 M AND CNDN3 M. THESE SIGNALS WILL COUNT DOWN
10016 :EVENT COUNTERS 1 AND 3 RESPECTIVELY. IF PDAL7 CLEARED THE EVENT
10017 :COUNTERS THEN A BORROW WILL BE GENERATED FROM EVENT COUNTERS 1 AND 3.
10018
10019 027040 004737 006640 208: JSR PC,TRANST :SET AND CLEAR CDAL6 IN CONTROL REG 0
10020
10021 :ASSERT THE SIGNAL PTER15 L IN THE POINTER REGISTER VIA CONTROL REG 2.
10022
10023 027044 004537 006376 JSR R5,ASSERT :GO ASSERT PTER15
10024 027050 000017 .WORD PTER15
10025
10026 :WHEN A READ COMMAND IS ISSUED TO CONTROL REGISTER 6 WITH PTER15 L
10027 :ASSERTED IN THE POINTER REGISTER, THE OR ADDRESS REGISTER BITS ORAD
10028 :3:0 WILL BE READBACK. IN THIS TEST, CDAL7 IS SET TO A ONE, WHICH WILL
10029 :CAUSE THE FOUR FLIP-FLOPS 3:0 TO BE READBACK ON THE ORAD 3:0 SIGNAL
10030 :LINES. HAVING SET AND CLEARED PDAL7, TO CLEAR THE EVENT COUNTERS, AND
10031 :ISSUING A COUNT DOWN TO EVENT COUNTERS 1 AND 3, FOUR FLIP FLOPS 1 AND
10032 :3 SHOULD BE CLEARED AS A RESULT OF A BORROW AND THE COUNT DOWN PULSE.
10033
10034 027052 012737 000012 002414 218: MOV #12,R6LOAD :SETUP TO EXPECT FOUT1 L AND FOUT3 L
10035 :TO BE SET AS A RESULT OF A BORROW
10036 027060 017737 153272 002420 MOV #REG6,R6READ :READBACK FOUT 3:0 FLIP-FLOPS
10037 027066 042737 177760 002420 BIC #177760,R6READ :CLEAR UNWANTED BITS
10038 027074 023737 002414 002420 CMP R6LOAD,R6READ :CHECK EXPECTED FOUTS AGAINST ACTUAL
10039 027102 001404 BEQ 228 :IF THE SAME THEN CONTINUE
10040 027104 ERRDF 4,EVNTCL,EVNTER :PDAL7 FAILED TO CLEAR EVENT COUNTERS
10041 027104 104455 TRAP C$ERDF
10042 027106 000004 .WORD 4
10043 027110 003254 .WORD EVNTCL
10044 027112 005024 .WORD EVNTER
10045 027114 228: ENDSEG
10046 027114 1000's:

```


10047	027114	104405		TRAP	C\$ESEG
10048					
10049	027116	005701		TST	R1
10050	027120	001003		BNE	23\$
10051	027122	005201		INC	R1
10052	027124	000137	026372	JMP	4\$
10053	027130	006301		23\$: ASL	R1
10054	027132	032701	000400	BIT	#400,R1
10055	027136	001002		BNE	24\$
10056	027140	000137	026372	JMP	4\$
10057	027144	105701		24\$: TSTB	R1
10058	027146	001004		BNE	25\$
10059	027150	012701	000125	MOV	#125,R1
10060	027154	000137	026372	JMP	4\$
10061					
10062	027160			25\$: ENDTST	
10063	027160			L10161:	
10064	027160	104401		TRAP	C\$ETST
10065					

:CHECK IF FIRST DATA PATTERN
:IF NOT THEN ROTATE PATTERN LEFT ONCE
:SET PATTERN TO A ONE
:GO DO SEQUENCE WITH THIS PATTERN
:ARITHMATIC SHIFT LEFT ONCE
:CHECK IF PATTERN GREATER THEN 256
:IF YES THEN CHECK IF DONE
:GO DO TEST AGAIN WITH ROTATED PATTERN
:CHECK IF PATTERN WAS FLOATING ONE
:IF NOT THEN END OF TEST
:SETUP TO DO 125 AND 252 PATTERNS
:GO DO TEST WITH 125 FIRST

10066
10067
10068
10069
10070
10071
10072
10073
10074
10075
10076
10077
10078
10079
10080
10081
10082
10083
10084
10085
10086
10087
10088
10089
10090
10091
10092
10093
10094
10095
10096
10097
10098
10099
10100
10101
10102
10103
10104
10105
10106
10107
10108
10109
10110
10111
10112
10113
10114
10115
10116
10117
10118
10119
10120
10121

027162
027162
027162 004737 005474
027166
027166 104404
027170 105037 002370
027174 004737 006102
027200 001405
027202
027202 104455
027204 000001
027206 000000
027210 004604
027212
027212 104406
027214 005037 002414
027220 004537 006426
027224 000005
027226 012737 000000 002376
027234 004737 006134
027240 001405
027242
027242 104455
027244 000002

```
.SBTTL TEST 56: CHECK CDALO TO LOAD EVENT COUNTERS 3:0
:++
: THIS TEST WILL CHECK THAT THE SIGNAL CDALO, WHEN SET AND CLEARED, WILL CAUSE
: THE EVENT COUNTERS TO BE LOADED FROM THE EVENT COUNTER REGISTER. TO DO THIS,
: THE TEST WILL LOAD ALL EVENT COUNTERS AND REGISTERS WITH 377 OCTAL. THE
: TEST WILL THEN SET AND CLEAR THE SIGNAL PDAL7 IN CONTROL REGISTER 2. SETTING
: AND CLEARING THE SIGNAL PDAL7 WILL ZERO THE EVENT COUNTERS. THE TEST WILL
: THEN SET AND CLEAR THE SIGNAL CDALO IN CONTROL REGISTER 0. SETTING AND CLEAR-
: ING CDALO SHOULD CAUSE THE EVENT COUNTERS TO BE RELOADED FROM THE EVENT COUNTER
: REGISTERS. TO TEST THAT THE EVENT COUNTERS WERE RELOADED FROM THE EVENT COUNTER
: REGISTERS, THE TEST WILL COUNT DOWN ALL THE EVENT COUNTERS AT THE SAME
: TIME CHECKING THAT NO BORROWS ARE GENERATED UNTIL THE EVENT COUNTERS HAVE BEEN
: COUNTED DOWN 400 OCTAL TIMES.

T56:: BGNTST
JSR PC,INITED ;SELECT AND INITIALIZE STATE ANALYZER

BGNSEG
TRAP C$BSEG

;SET CDAL4 TO A ZERO IN CONTROL REGISTER 0. CDAL4 H ON A ZERO WILL
;ALLOW ONLY ONE AND/OR ARRAY RAM TO BE SELECTED AT A TIME. CDAL3 H AND
;CDAL2 H WILL BE SET TO ZEROES TO CAUSE THE SIGNAL TRSLO L TO BE ASSERTED
;WHICH WILL ENABLE THE OUTPUTS OF THE TRACE RAM DATA IN BUFFERS. THESE
;OUTPUTS ARE USED TO ADDRESS THE AND ARRAYS.

CLRB R0LOAD ;SETUP TO CLEAR LOW BYTE OF REG 0
JSR PC,LDRDRO ;LOAD, READ AND CHECK REGISTER 0
BEQ 1$ ;IF LOADED OK THEN CONTINUE
ERRDF 1,ROEROR ;CONTROL REGISTER 0 NOT EQUAL EXPECTED
TRAP C$ERDF
.WORD 1
.WORD 0
.WORD ROEROR
CKLOOP
TRAP C$CLP1

;LOAD ALL ZEROES INTO TRACE RAM DATA IN BUFFER TRDI 15:0. ALL ZEROES
;WILL SELECT ADDRESS 0 OF THE AND ARRAY TO BE USED IN THIS TEST.

1$: CLR R6LOAD ;SETUP TO LOAD ALL ZEROES
JSR R5,TRDIBF ;LOAD, READ AND CHECK TRAM DATA IN BUF
.WORD PTER5 ;SELECT TRDI BITS 15:0

;SET PTERO L TO THE LOW STATE IN THE POINTER REGISTER 2V LOADING THE
;APPROPRIATE BIT PATTERN IN CONTROL REGISTER 2. THIS WILL SELECT THE
;FIRST AND ARRAY RAM VIA THE SIGNAL PSLO L.

MOV #PTERO,R2LOAD ;SETUP BITS TO BE LOADED
JSR PC,LDRDR2 ;LOAD, READ AND CHECK REGISTER 2
BEQ 2$ ;IF LOADED OK THEN CONTINUE
ERRDF 2,R2EROR ;REGISTER 2 NOT EQUAL EXPECTED
TRAP C$ERDF
.WORD 2
```

```

10122 027246 000000 .WORD 0
10123 027250 004704 .WORD R2EROR
10124 027252 CKLOOP
10125 027252 104406 TRAP C$CLP1
10126
10127 ;LOAD, READ AND CHECK THE FIRST AND ARRAY LOCATION WITH A DATA PATTERN
10128 ;OF ALL ZEROES. THIS DATA PATTERN WILL SET THE SIGNALS AND0 L, AND1 L,
10129 ;AND2 L AND AND3 L TO THE HIGH STATE. WHEN THESE SIGNALS ARE SET HIGH
10130 ;AND THE SIGNAL ANST L IS PULSED, PULSES WILL OCCUR ON THE SIGNALS
10131 ;CNDNO H, CNDN1 H, CNDN2 H AND CNDN3 H. THESE PULSES WILL CAUSE ALL THE
10132 ;EVENT COUNTERS TO BE COUNTED DOWN AT THE SAME TIME.
10133
10134 027254 005037 002402 2$: CLR R4LOAD ;SETUP DATA PATTERN TO BE ALL ZEROES
10135 027260 012737 170377 002406 MOV #170377,R4MASK ;SETUP TO IGNORE UNWANTED BITS
10136 027266 004737 006166 JSR PC,LDRDAR ;LOAD, READ AND CHECK AND ARRAY RAM
10137 027272 001404 BEQ 3$ ;IF LOADED OK THEN CONTINUE
10138 027274 ERRDF 3,ANDERR,R4EROR ;AND ARRAY RAM DATA ERROR.
10139 027274 104455 TRAP C$ERDF
10140 027276 000003 .WORD 3
10141 027300 003550 .WORD ANDERR
10142 027302 004720 .WORD R4EROR
10143 027304 3$: ENDSEG
10144 027304 10000$:
10145 027304 104405 TRAP C$ESEG
10146
10147 027306 BGNSEG
10148 027306 104404 TRAP C$BSEG
10149
10150 027310 012701 000377 MOV #377,R1 ;SETUP EVENT COUNTERS WITH ALL ONES
10151 027314 010102 MOV R1,R2 ;SETUP WORKING EVENT COUNTERS
10152
10153 ;SET CDAL7 H TO A ONE IN CONTROL REGISTER 0 AND ALL OTHER BITS TO A
10154 ;ZERO. CDAL7 H ON A ONE WILL ALLOW THE FOUT FLIP-FLOPS TO BE READ
10155 ;ON THE OR ADDRESS REGISTER BITS ORAD 3:0 LATER ON IN THIS TEST.
10156
10157 027316 112737 000200 002370 MOVB #CDAL7,ROLOAD ;SETUP BIT TO BE LOADED
10158 027324 004737 006102 JSR PC,LDRDRO ;GO LOAD, READ AND CHECK REGISTER 0
10159 027330 001405 BEQ 4$ ;IF LOADED OK THEN CONTINUE
10160 027332 ERRDF 1,,ROEROR ;REGISTER 0 NOT EQUAL EXPECTED
10161 027332 104455 TRAP C$ERDF
10162 027334 000001 .WORD 1
10163 027336 000000 .WORD 0
10164 027340 004604 .WORD ROEROR
10165 027342 CKLOOP
10166 027342 104406 TRAP C$CLP1
10167
10168 ;THE FOLLOWING LOOP WILL LOAD ALL EVENT COUNTER REGISTERS AND EVENT
10169 ;COUNTERS WITH THE VALUE 377 OCTAL
10170
10171 027344 012737 000011 002376 4$: MOV #PTER9,R2LOAD ;GET VALUE TO SELECT EVENT COUNTER 0
10172 027352 004737 006134 5$: JSR PC,LDRDR2 ;GO LOAD, READ AND CHECK REGISTER 0
10173 027356 001405 BEQ 6$ ;IF LOADED OK THEN CONTINUE
10174 027360 ERRDF 2,,R2EROR ;REGISTER 2 NOT EQUAL EXPECTED
10175 027360 104455 TRAP C$ERDF
10176 027362 000002 .WORD 2
10177 027364 000000 .WORD 0
    
```

```

10178 027366 004704          .WORD R2EROR
10179 0273 J             CKLOOP
10180 027370 104406          TRAP C$CLP1
10181 027372 010177 152760 6$: MOV R1, @REG6          ;LOAD EVENT COUNTER REGISTER AND EVENT
10182                                     ;COUNTER WITH 377
10183 027376 005237 002376  INC R2LOAD          ;UPDATE POINTER SELECT BY ONE
10184 027402 022737 000015 002376  CMP #PTER13,R2LOAD      ;CHECK IF ALL EVENT COUNTERS LOADED
10185 027410 001360          BNE 5$              ;IF NOT THEN LOAD NEXT EVENT COUNTER
10186
10187                                     ;CLEAR EVENT COUNTERS BY SETTING AND CLEARING PDAL7 IN CONTROL REG 2.
10188
10189 027412 052737 000200 002376  BIS #PDAL7,R2LOAD      ;SETUP BIT TO BE LOADED
10190 027420 004737 006134  JSR PC,LDRDR2          ;GO LOAD, READ AND CHECK REGISTER 2
10191 027424 001405          BEQ 7$              ;IF LOADED OK THEN CONTINUE
10192 027426          ERRDF 2,,R2EROR          ;REGISTER 2 NOT EQUAL EXPECTED
10193 027426 104455          TRAP C$ERRDF
10194 027430 000002          .WORD 2
10195 027432 000000          .WORD 0
10196 027434 004704          .WORD R2EROR
10197 027436          CKLOOP
10198 027436 104406          TRAP C$CLP1
10199
10200                                     ;CLEAR PDAL7 IN CONTROL REGISTER 2
10201
10202 027440 042737 000200 002376 7$: BIC #PDAL7,R2LOAD      ;SETUP TO CLEAR PDAL7
10203 027446 004737 006134  JSR PC,LDRDR2          ;GO LOAD, READ AND CHECK REGISTER 2
10204 027452 001405          BEQ 8$              ;IF LOADED OK THEN CONTINUE
10205 027454          ERRDF 2,,R2EROR          ;REGISTER 2 NOT EQUAL EXPECTED
10206 027454 104455          TRAP C$ERRDF
10207 027456 000002          .WORD 2
10208 027460 000000          .WORD 0
10209 027462 004704          .WORD R2EROR
10210 027464          CKLOOP
10211 027464 104406          TRAP C$CLP1
10212
10213                                     ;SET AND CLEAR CDALO IN CONTROL REGISTER 0 TO RELOAD THE VENT COUNTERS
10214                                     ;WITH THE CONTENTS OF THE EVENT COUNTER REGISTERS. THE EVENT COUNTER
10215                                     ;REGISTERS WERE PREVIOUSLY LOADED WITH 377 OCTAL.
10216
10217 027466 052737 000001 002370 8$: BIS #CDALO,ROLOAD      ;SETUP BIT TO BE LOADED
10218 027474 004737 006102  JSR PC,LDRDR0          ;GO LOAD, READ AND CHECK REGISTER 0
10219 027500 001405          BEQ 9$              ;IF LOADED OK THEN CONTINUE
10220 027502          ERRDF 1,,ROEROR          ;REGISTER 0 NOT EQUAL EXPECTED
10221 027502 104455          TRAP C$ERRDF
10222 027504 000001          .WORD 1
10223 027506 000000          .WORD 0
10224 027510 004604          .WORD ROEROR
10225 027512          CKLOOP
10226 027512 104406          TRAP C$CLP1
10227
10228                                     ;SET CDALO H TO A ZERO IN CONTROL REGISTER 0. CDAL7 H HAS ALREADY BEEN
10229                                     ;SET TO A ONE PREVIOUSLY IN THIS TEST TO ENABLE THE FOUT FLIP-FLOPS
10230                                     ;TO THE OR ADDRESS LINES ORAD 3:0. CDAL4 H WAS PREVIOUSLY SET TO A ZERO
10231                                     ;TO ENABLE ONLY ONE AND/OR ARRAY RAM TO BE SELECTED AT ONE TIME.
10232
10233 027514 042737 000001 002370 9$: BIC #CDALO,ROLOAD      ;SETUP BIT TO BE CLEARED

```

HARDWARE TESTS MACY11 30(1046)
CVCDBA.P11 10-SEP-81 15:42

16-SEP-81 15:15 PAGE 211

TEST 56: CHECK CDALO TO LOAD EVENT COUNTERS 3:0

SEQ 0211

```

10234 027522 004737 006102      JSR      PC,LDRDRO      ;GO LOAD, READ, AND CHECK REGISTER 0
10235 027526 001405              BEQ      10$            ;IF LOADED OK THEN CONTINUE
10236 027530                      ERRDF    1,,ROEROR      ;REGISTER 0 NOT EQUAL EXPECTED
10237 027530 104455              TRAP    C$ERDF
10238 027532 000001              .WORD   1
10239 027534 000000              .WORD   0
10240 027536 004604              .WORD   ROEROR
10241 027540                      CKLOOP
10242 027540 104406              TRAP    C$CLP1
10243
10244                      ;SELECT THE AND ARRAY WRITTEN PREVIOUSLY BY LOADING CONTROL REGISTER
10245                      ;2 BITS WITH DATA TO ASSERT THE SIGNAL PTERO L IN THE POINTER REGISTER.
10246                      ;THE AND ARRAY SELECTED WILL BE THAT ONE SELECTED BY THE SIGNAL PSLO L.
10247                      ;LOCATION 0 OF THE AND ARRAY WAS WRITTEN PREVIOUSLY WITH A DATA PATTERN
10248                      ;OF ALL ZEROES, THEREFORE ALL THE OUTPUTS OF THAT RAM SHOULD BE ASSERTED
10249                      ;HIGH THUS ASSERTING THE SIGNALS AND 3:0 L TO THE HIGH STATE.
10250
10251 027542 012737 000000 002376 10$:  MOV     #PTERO,R2LOAD   ;SETUP BITS TO BE LOADED
10252 027550 004737 006134              JSR     PC,LDRDR2      ;LOAD, READ AND CHECK REGISTER 2
10253 027554 001405              BEQ     11$            ;IF LOADED OK THEN CONTINUE
10254 027556                      ERRDF    2,,R2EROR      ;REGISTER 2 NOT EQUAL EXPECTED
10255 027556 104455              TRAP    C$ERDF
10256 027560 000002              .WORD   2
10257 027562 000000              .WORD   0
10258 027564 004704              .WORD   R2EROR
10259 027566                      CKLOOP
10260 027566 104406              TRAP    C$CLP1
10261
10262                      ;CLOCK THE SIGNAL CDAL6 IN CONTROL REGISTER 0. CDAL6 BEING SET AND
10263                      ;CLEARED WILL CAUSE THE SIGNAL TRANST H TO PULSE WHICH WILL CAUSE THE
10264                      ;SIGNAL ANST L TO BE PULSED. THE SIGNAL ANST L BEING PULSED
10265                      ;WITH THE SIGNALS AND 3:0 L SET HIGH WILL CAUSE A PULSE ON THE SIGNALS
10266                      ;CNDNO H, CNDN1 H, CNDN2 H AND CNDN3 H. THESE SIGNALS WILL CAUSE EVENT
10267                      ;COUNTERS 0, 1, 2, AND 3 TO BE COUNTED DOWN RESPECTIVELY.
10268
10269 027570 004737 006640              11$:   JSR     PC,TRANST      ;SET AND CLEAR CDAL6 IN CONTROL REG 0
10270
10271                      ;ASSER THE SIGNAL PTER15 L IN POINTER REGISTER VIA CONTROL REGISTER 2
10272
10273 027574 004537 006376              JSR     R5,ASSERT      ;GO ASSERT PTER15
10274 027600 000017              .WORD   PTER15
10275
10276                      ;WHEN A READ COMMAND IS ISSUED TO CONTROL REGISTER 6 WITH PTER15 L
10277                      ;ASSERTED IN THE POINTER REGISTER, THE OR ADDRESS REGISTER BITS
10278                      ;ORAD 3:0 WILL BE READBACK. IN THIS TEST, CDAL7 IS SET TO A ONE,
10279                      ;WHICH WILL CAUSE THE FOUT FLIP-FLOPS 3:0 TO BE READBACK ON THE ORAD
10280                      ;3:0 SIGNAL LINES. THE FOUT FLIP-FLOPS ARE SET/CLEARED VIA THE BORROW
10281                      ;SIGNAL FROM THE EVENT COUNTERS AND THE SIGNAL ANST L BEING PULSED.
10282
10283 027602 005037 002414              12$:   CLR     F6LOAD        ;SETUP TO EXPECT NO BORROW
10284 027606 005702                      TST     F2              ;CHECK IF EVENT COUNTER WAS 0
10285 027610 001003                      BNE     3$              ;IF NOT THEN NO BORROW EXPECTED
10286 027612 012737 000017 002414      MOV     #17,R6LOAD     ;SETUP TO EXPECT BORROWS FROM EACH
10287                      ;EVENT COUNTER
10288 027620 017737 152532 002420 13$:   MOV     @REG6,R6READ   ;READBACK FOUT 3:0 OR ORAD 3:0 LINES
10289 027626 042737 177760 002420      BIC     #177760,R6READ ;CLEAR UNWANTED BITS

```

10290	027634	023737	002414	002420	CMP	R6LOAD,R6READ	:CHECK EXPECTED AGAINST ACTUAL
10291	027642	001405			BEQ	14\$:IF LOADED OK THEN CONTINUE
10292	027644				ERRDF	4, EVNTRL, EVNTER	:CDALO FAILED TO RELOAD EVENT COUNTERS
10293	027644	104455			TRAP	C\$ERDF	
10294	027646	000004			.WORD	4	
10295	027650	003321			.WORD	EVNTRL	
10296	027652	005024			.WORD	EVNTER	
10297	027654				CKLOOP		
10298	027654	104406			TRAP	C\$CLP1	
10299							
10300	027656	005302			14\$: DEC	R2	:DECREMENT WORKING COUNTER
10301	027660	100330			BPL	10\$:IF NOT MINUS THEN COUNT DOWN AGAIN
10302	027662				ENDSEG		
10303	027662				10001\$:		
10304	027662	104405			TRAP	C\$ESFG	
10305							
10306	027664				ENDTST		
10307	027664				L10162:		
10308	027664	104401			TRAP	C\$ETST	
10309							

10310
 10311
 10312
 10313
 10314
 10315
 10316
 10317
 10318
 10319
 10320
 10321
 10322
 10323
 10324
 10325
 10326
 10327
 10328
 10329
 10330
 10331
 10332
 10333
 10334
 10335
 10336
 10337
 10338
 10339
 10340
 10341
 10342
 10343
 10344
 10345
 10346
 10347
 10348
 10349
 10350
 10351
 10352
 10353
 10354
 10355
 10356
 10357
 10358
 10359
 10360
 10361
 10362
 10363
 10364
 10365

027666
 027666
 027666 004737 005474
 027672
 027672 104404
 027674 105037 002370
 027700 004737 006102
 027704 001405
 027706
 027706 104455
 027710 000001
 027712 000000
 027714 004604
 027716
 027716 104406
 027720 004537 006376
 027724 000017
 027726 005037 002414
 027732 012737 177760 002416
 027740 004737 006250
 027744 001405
 027746
 027746 104455

```
.SBTTL TEST 57: FUNCTION SELECT F/F TEST (FUSL7-FUSL3-FUSL1)

:++
: THIS TEST WILL CHECK THAT FUNCTION SELECT FLIP-FLOPS FUSL7, FUSL3, AND FUSL1
: CAN BE SET TO A ONE AND THAT FUNCTION SELECT FLIP-FLOPS FUSL2 AND FUSL0 CAN
: BE SET TO A ZERO. THE FLIP-FLOPS ARE SET TO THE STATE MENTIONED VIA THE DATA
: FROM THE OR ARRAY RAM AND THE SIGNAL ORST L BEING PULSED. AFTER
: CHECKING THAT THE FUNCTION SELECT FLIP-FLOPS ARE IN THE CORRECT STATE VIA
: CONTROL REGISTER 4 AND CONTROL REGISTER 6, THE TEST WILL SET THE SIGNAL PDALS
: TO A ZERO IN CONTROL REGISTER 2. PDALS ON A ZERO WILL PRESET THE FLIP-FLOPS
: TO A ZERO STATE. THE TEST WILL THEN VERIFY THAT THE FLIP-FLOPS CLEARED BY
: READING CONTROL REGISTER 4 AND CONTROL REGISTER 6 AGAIN.
:--

T57:: BGNTST
      JSR      PC,INITED          ;SELECT AND INITIALIZE STATE ANALYZER

      BGNSEG
      TRAP     C$BSEG

      ;CLEAR LOW BYTE OF CONTROL REGISTER 0. CDAL7 CLEARED WILL ENABLE THE
      ;OUTPUTS OF THE OR ADDRESS REGISTER. CDAL4 BEING A 0 WILL ENABLE ONLY
      ;ONE AND/OR ARRAY RAM TO BE SELECTED VIA THE POINTER REGISTER. IN THIS
      ;TEST, PTER15 L WILL SELECT THE OR ARRAY RAM.

      CLR      R0LOAD             ;SETUP BITS TO BE LOADED
      JSR      PC,LDRDR0         ;GO LOAD, READ AND CHECK REGISTER 0
      BEQ      1$                ;IF LOADED OK THEN CONTINUE
      ERRDF   1,,ROEROR         ;REGISTER 0 NOT EQUAL EXPECTED
      TRAP     C$ERDF

      .WORD   1
      .WORD   0
      .WORD   ROEROR
      CKLOOP
      TRAP     C$CLP1

      ;SETUP BITS IN CONTROL REGISTER 2 TO ASSERT THE SIGNAL PTER15 L IN THE
      ;POINTER REGISTER.

1$:   JSR      R5,ASSERT         ;GO ASSERT PTER15
      .WORD   PTER15

      ;LOAD, READ AND CHECK OR ADDRESS REGISTER WITH ALL ZEROES. ON A WRITE
      ;COMMAND TO CONTROL REGISTER 6 WITH THE SIGNAL PTER15 L ASSERTED, A
      ;PULSE WILL BE ISSUED ON THE SIGNAL WPT15 H WHICH WILL LOAD THE OR
      ;ADDRESS REGISTER. ON A READ TO CONTROL REGISTER 6 WITH THE SIGNAL
      ;PTER15 L ASSERTED, A PULSE WILL BE ISSUED ON THE SIGNAL RPT15 H WHICH
      ;WILL READ THE DATA FROM THE OR ADDRESS REGISTER.

2$:   CLR      R6LOAD             ;SETUP TO LOAD ALL ZEROES
      MOV      #177760,R6MASK    ;SETUP TO READ LOW 4 BITS
      JSR      PC,LDRDR6         ;GO LOAD, READ AND CHECK REGISTER 6
      BEQ      3$                ;IF LOADED OK THEN CONTINUE
      ERRDF   4,ORADR,R026ER    ;OR ADDRESS REG NOT EQUAL ZERO
      TRAP     C$ERDF
```

```

10366 027750 000004 .WORD 4
10367 027752 003161 .WORD ORADR
10368 027754 004734 .WORD RU26ER
10369 027756 CKLOOP
10370 027756 104406 TRAP C$CLP1
10371
10372 ;LOAD, READ AND CHECK OR ARRAY RAM LOCATION ADDRESSED BY THE OR ADDRESS
10373 ;REGISTER WITH A DATA PATTERN EQUAL TO 252.
10374
10375 027760 012737 000252 002402 3$: MOV #252,R4LOAD ;SETUP THE DATA TO BE LOADED
10376 027766 012737 177400 002406 MOV #177400,R4MASK ;SETUP MASK TO IGNORE UNWANTED BITS
10377 027774 004737 006202 JSR PC,LDRDR4 ;GO LOAD, READ AND CHECK OR ARRAY DATA
10378 030000 001405 BEQ 4$ ;IF DATA OK THEN CONTINUE
10379 030002 ERRDF 3,ORDATA,R4EROR ;OR ARRAY RAM DATA ERROR
10380 030002 104455 TRAP C$ERDF
10381 030004 000003 .WORD 3
10382 030006 003512 .WORD ORDATA
10383 030010 004720 .WORD R4EROR
10384 030012 CKLOOP
10385 030012 104406 TRAP C$CLP1
10386
10387 ;DISABLE THE PRESET SIGNAL TO THE FUNCTION SELECT FLIP-FLOPS FUSL7,
10388 ;FUSL3, FUSL2, FUSL1, AND FUSL0 BY SETTING THE SIGNAL PDAL5 TO A ONE.
10389
10390 030014 052737 000040 002376 4$: BIS #PDAL5,R2LOAD ;SETUP BIT TO BE LOADED WITH PTER15
10391 030022 004737 006134 JSR PC,LDRDR2 ;GO LOAD, READ AND CHECK REGISTER 2
10392 030026 001405 BEQ 5$ ;IF LOADED OK THEN CONTINUE
10393 030030 ERRDF 2,R2EROR ;REGISTER 2 NOT EQUAL EXPECTED
10394 030030 104455 TRAP C$ERDF
10395 030032 000002 .WORD 2
10396 030034 000000 .WORD 0
10397 030036 004704 .WORD R2EROR
10398 030040 CKLOOP
10399 030040 104406 TRAP C$CLP1
10400
10401 ;SET AND CLEAR THE SIGNAL CDAL6 IN CONTROL REGISTER 0. SETTING AND
10402 ;CLEARING CDAL6 WILL CAUSE THE SIGNALS TRANST H AND TRST L TO PULSE.
10403 ;THIS WILL THEN CAUSE THE SIGNAL ANST L TO PULSE WHICH WILL CAUSE THE
10404 ;SIGNAL ORST L TO PULSE. THE SIGNAL ORST L BEING PULSED WILL CLOCK
10405 ;THE OR ARRAY RAM DATA INTO THE FUNCTION SELECT FLIP-FLOPS. WITH
10406 ;A DATA PATTERN OF 252 IN THE OR ARRAY RAM, FUNCTION SELECT FLIP-FLOPS
10407 ;FUSL7, FUSL3 AND FUSL1 SHOULD BE SET HIGH ON THE OUTPUTS AND FUNCTION
10408 ;SELECT FLIP-FLOPS FUSL2 AND FUSL0 SHOULD BE SET LOW ON THE OUTPUTS
10409 ;WHEN THE SIGNAL ORST L IS PULSED.
10410
10411 030042 004737 006640 5$: JSR PC,TRANST ;SET AND CLEAR CDAL6 IN CONTROL REG 0
10412
10413 ;CHECK THAT FUNCTION SELECT FLIP-FLOP FUSL7 IS SET TO A ONE (HIGH)
10414 ;BY READING THE OR ARRAY RAM DATA AND FUSL7 IN BIT 12 OF CONTROL
10415 ;REGISTER 4.
10416
10417 030046 042737 010000 002406 7$: BIC #BIT12,R4MASK ;SETUP TO READ FUSL7
10418 030054 052737 010000 002404 BIS #BIT12,R4GOOD ;SETUP TO EXPECT FUSL7 TO EQUAL A 1
10419 030062 004737 006216 JSR PC,READR4 ;READ OR ARRAY DATA AND FUSL7
10420 030066 001405 BEQ 8$ ;IF DATA OK THEN CONTINUE
10421 030070 ERRDF 3,FUSL7,R4EROR ;FUSL7 FLIP-FLOP PROBABLY NOT SET

```



```

10422 030070 104455 TRAP C$ERDF
10423 030072 000003 .WORD 3
10424 030074 003601 .WORD FUSL7
10425 030076 004720 .WORD R4EROR
10426 030100 CKLOOP
10427 030100 104406 TRAP C$CLP1
10428
10429 ;ASSERT THE SIGNAL PTER4 L IN THE POINTER REGISTER VIA CONTROL REGISTER
10430 ;2. THE SIGNAL PDALS WILL REMAIN SET ALSO
10431
10432 030102 012737 000044 002376 8$: MOV #PDALS!PTER4,R2LOAD ;SETUP BITS TO BE LOADED
10433 030110 004737 006134 JSR PC,LDRDR2 ;GO LOAD, READ AND CHECK REGISTER 2
10434 030114 001405 BEQ 9$ ;IF LOADED OK THEN CONTINUE
10435 030116 ERRDF 2,R2EROR ;REGISTER 2 NOT EQUAL EXPECTED
10436 030116 104455 TRAP C$ERDF
10437 030120 000002 .WORD 2
10438 030122 000000 .WORD 0
10439 030124 004704 .WORD R2EROR
10440 030126 CKLOOP
10441 030126 104406 TRAP C$CLP1
10442
10443 ;READ FUNCTION SELECT FLIP-FLOPS FUSL 3:0 VIA CONTROL REGISTER 6.
10444 ;FUSL3 AND FUSL1 SHOULD BE SET TO A ONE AND FUSL2 AND FUSL0 SHOULD
10445 ;BE SET TO A ZERO.
10446
10447 030130 012737 120000 002414 9$: MOV #BIT15!BIT13,R6LOAD ;SETUP EXPECTED BITS TO BE SET
10448 030136 012737 007777 002416 MOV #007777,R6MASK ;SETUP TO IGNORE TRDI BITS
10449 030144 004737 006256 JSR PC,READR6 ;GO READ AND CHECK FUSL 3:0 FLIP-FLOPS
10450 030150 001405 BEQ 10$ ;IF EQUAL EXPECTED THEN CONTINUE
10451 030152 ERRDF 4,FUSL30,ALLREG ;FUSL3 + FUSL1 NOT 1 OR OTHER BITS SET
10452 030152 104455 TRAP C$ERDF
10453 030154 000004 .WORD 4
10454 030156 003365 .WORD FUSL30
10455 030160 004750 .WORD ALLREG
10456 030162 CKLOOP
10457 030162 104406 TRAP C$CLP1
10458
10459 ;CLEAR THE SIGNAL PDALS IN CONTROL REGISTER 2. PDALS ON A ZERO WILL
10460 ;CAUSE THE FUNCTION SELECT FLIP-FLOPS FUSL7, FUSL 3:0 TO BE PRESET TO
10461 ;THE ZERO STATE.
10462
10463 030164 042737 000040 002376 10$: BIC #PDALS,R2LOAD ;CLEAR PDALS LEAVE PTER4 SET
10464 030172 004737 006134 JSR PC,LDRDR2 ;GO LOAD, READ AND CHECK REGISTER 2
10465 030176 001405 BEQ 11$ ;IF LOADED OK THEN CONTINUE
10466 030200 ERRDF 2,R2EROR ;REGISTER 2 NOT EQUAL EXPECTED
10467 030200 104455 TRAP C$ERDF
10468 030202 000002 .WORD 2
10469 030204 000000 .WORD 0
10470 030206 004704 .WORD R2EROR
10471 030210 CKLOOP
10472 030210 104406 TRAP C$CLP1
10473
10474 ;CHECK FUNCTION SELECT FLIP-FLOPS FUSL 3:0 TO BE 0. THE FLIP-FLOPS
10475 ;SHOULD BE CLEARED BY THE SIGNAL PDALS BEING A ZERO.
10476
10477 030212 005037 002414 11$: CLR R6LOAD ;BITS 15:12 SHOULD BE A 0

```



```

10512 .SBTTL TEST 58: FUNCTION SELECT F/F TEST (FUSL2-FUSLO)
10513
10514
10515 :
10516 : HIS TEST WILL CHECK THAT FUNCTION SELECT FLIP-FLOPS FUSL7, FUSL3, AND FUSL1
10517 : CAN BE SET TO A ZERO AND THAT FUNCTION SELECT FLIP-FLOPS FUSL2 AND FUSLO CAN
10518 : BE SET TO A ONE. THE FLIP-FLOPS ARE SET TO THE STATE MENTIONED VIA THE DATA
10519 : FROM THE OR ARRAY RAM AND THE SIGNAL ORST L BEING PULSED. AFTER
10520 : CHECKING THAT THE FUNCTION SELECT FLIP-FLOPS ARE IN THE CORRECT STATE VIA
10521 : CONTROL REGISTER 4 AND CONTROL REGISTER 6, THE TEST WILL SET THE SIGNAL PDALS
10522 : TO A ZERO IN CONTROL REGISTER 2. PDALS ON A ZERO WILL PRESET THE FLIP-FLOPS
10523 : TO A ZERO STATE. THE TEST WILL THEN VERIFY THAT THE FLIP-FLOPS CLEARED BY
10524 : READING CONTROL REGISTER 4 AND CONTROL REGISTER 6 AGAIN.
10525 :--
10526 030274          BGNTST
10527 030274          T58::
10528 C30274 004737 005474 JSR      PC,INITED          ;SELECT AND INITI/LIZE STATE ANALYZER
10529
10530 030300          BGNSEG
10531 030300 104404 TRAP     C$BSEG
10532
10533          ;CLEAR LOW BYTE OF CONTROL REGISTER 0. CDAL7 BEING A 0 WILL ENABLE
10534          ;OUTPUTS OF THE OR ADDRESS REGISTER. CDAL4 BEING A 0 WILL ENABLE ONLY
10535          ;ONE AND/OR ARRAY RAM TO BE SELECTED VIA THE POINTER REGISTER. IN THIS
10536          ;TEST, PTER15 L WILL SELECT THE OR ARRAY RAM.
10537
10538 030302 105037 002370 CLR      R0LOAD          ;SETUP BITS TO BE CLEARED
10539 030306 004737 006102 JSR      PC,LDRDRO       ;GO LOAD, READ AND CHECK REGISTER 0
10540 030312 001405 BEQ      1$              ;IF LOADED OK THEN CONTINUE
10541 030314          ERRDF 1,ROEROR          ;REGISTER 0 NOT EQUAL EXPECTED
10542 030314 104455 TRAP     C$ERDF
10543 030316 000001 .WORD   1
10544 030320 000000 .WORD   0
10545 030322 004604 .WORD   ROEROR
10546 030324          CKLOOP
10547 030324 104406 TRAP     C$CLP1
10548
10549          ;SETUP BITS IN CONTROL REGISTER 2 TO ASSERT THE SIGNAL PTER15 L IN THE
10550          ;POINTER REGISTER.
10551
10552 030326 004537 006376 1$: JSR      R5,ASSERT       ;GO ASSERT PTER15
10553 030332 000017 .WORD   PTER15
10554
10555          ;LOAD, READ AND CHECK OR ADDRESS REGISTER WITH ALL ZEROES. ON A WRITE
10556          ;COMMAND TO CONTROL REGISTER 6 WITH THE SIGNAL PTER15 L ASSERTED, A
10557          ;PULSE WILL BE ISSUED ON THE SIGNAL WPT15 H WHICH WILL LOAD THE OR
10558          ;ADDRESS REGISTER. ON A READ TO CONTROL REGISTER 6 WITH THE SIGNAL
10559          ;PTER15 L ASSERTED, A PULSE WILL BE ISSUED ON THE SIGNAL RPT15 H WHICH
10560          ;WILL READ THE DATA FROM THE OR ADDRESS REGISTER.
10561
10562 030334 005037 002414 2$: CLR      R6LOAD          ;SETUP TO LOAD ALL ZEROES
10563 030340 012737 177760 002416 MOV      #177760,R6MASK  ;SETUP TO READ LOW 4 BITS
10564 030346 004737 006250 JSR      PC,LDRDR6       ;GO LOAD, READ AND CHECK REGISTER 6
10565 030352 001405 BEQ      3$              ;IF LOADED OK THEN CONTINUE
10566 030354          ERRDF 4,ORADR,R026ER    ;OR ADDRESS REG NOT EQUAL ZERO
10567 030354 1C,455 TRAP     C$ERDF

```

```

10568 030356 000004 .WORD 4
10569 030360 003161 .WORD ORADR
10570 030362 004734 .WORD R026ER
10571 030364 CKLOOP
10572 030364 104406 TRAP C$CLP1
10573
10574 ;LOAD, READ AND CHECK OR ARRAY RAM LOCATION ADDRESSED BY THE OR ADDRESS
10575 ;REGISTER WITH A DATA PATTERN EQUAL TO 125.
10576
10577 030366 012737 000125 002402 3$: MOV #125,R4LOAD ;SETUP THE DATA TO BE LOADED
10578 030364 012737 177400 002406 MOV #177400,R4MASK ;SETUP MASK TO IGNORE UNWANTED BITS
10579 030362 004737 006202 JSR PC,LDRDR4 ;GO LOAD, READ AND CHECK OR ARRAY DATA
10580 030406 001405 BEQ 4$ ;IF DATA OK THEN CONTINUE
10581 030410 ERRDF 3,ORDATA,R4EROR ;OR ARRAY RAM DATA ERROR
10582 030410 104455 TRAP C$ERDF
10583 030412 000003 .WORD 3
10584 030414 003512 .WORD ORDATA
10585 030416 004720 .WORD R4EROR
10586 030420 CKLOOP
10587 030420 104406 TRAP C$CLP1
10588
10589 ;DISABLE THE PRESET SIGNAL TO THE FUNCTION SELECT FLIP-FLOPS FUSL7,
10590 ;FUSL3, FUSL2, FUSL1, AND FUSLO BY SETTING THE SIGNAL PDAL5 TO A ONE.
10591
10592 030422 052737 000040 002376 4$: BIS #PDAL5,R2LOAD ;SETUP BIT TO BE LOADED WITH PTER15
10593 030430 004737 006134 JSR PC,LDRDR2 ;GO LOAD, READ AND CHECK REGISTER 2
10594 030434 001405 BEQ 5$ ;IF LOADED OK THEN CONTINUE
10595 030436 ERRDF 2,,R2EROR ;REGISTER 2 NOT EQUAL EXPECTED
10596 030436 104455 TRAP C$ERDF
10597 030440 000002 .WORD 2
10598 030442 000000 .WORD 0
10599 030444 004704 .WORD R2EROR
10600 030446 CKLOOP
10601 030446 104406 TRAP C$CLP1
10602
10603 ;SET AND CLEAR THE SIGNAL CDAL6 IN CONTROL REGISTER 0. SETTING AND
10604 ;CLEARING CDAL6 WILL CAUSE THE SIGNALS TRANST H AND TRST L TO PULSE.
10605 ;THIS WILL THEN CAUSE THE SIGNAL ANST L TO PULSE WHICH WILL CAUSE
10606 ;THE SIGNAL ORST L TO PULSE. THE SIGNAL ORST L BEING PULSED WILL
10607 ;CLOCK THE OR ARRAY RAM DATA INTO THE FUNCTION SELECT FLIP-FLOPS.
10608 ;WITH A DATA PATTERN OF 125 IN THE OR ARRAY RAM, FUNCTION SELECT
10609 ;FLIP-FLOPS FUSL2 AND FUSLO SHOULD BE SET HIGH ON THE OUTPUTS AND
10610 ;FUNCTION SELECT FLIP-FLOPS FUSL7, FUSL3 AND FUSL1 SHOULD BE SET
10611 ;LOW ON THE OUTPUTS WHEN THE SIGNAL ORST L IS PULSED.
10612
10613 030450 004737 006640 5$: JSR PC,TRANST ;SET AND CLEAR CDAL6 IN CONTROL REG 0
10614
10615 ;CHECK THAT FUNCTION SELECT FLIP-FLOP FUSL7 IS SET TO A ZERO (LOW)
10616 ;BY READING THE OR ARRAY RAM DATA AND FUSL7 IN BIT 12 OF CONTROL
10617 ;REGISTER 4.
10618
10619 030454 042737 010000 002406 7$: BIC #R112,R4MASK ;SETUP TO READ FUSL7
10620 030462 004737 006216 JSR PC,READR4 ;READ OR ARRAY DATA AND FUSL7
10621 030466 001405 BFO 8$ ;IF DATA OK THEN CONTINUE
10622 030470 ERRDF 3,FUSL7,R4EROR ;FUSL7 FLIP-FLOP PROBABLY NOT CLEARED
10623 030470 104455 TRAP C$ERDF

```

```

10624 030472 000003 .WORD 3
10625 030474 003601 .WORD FUSL7
10626 030476 004720 .WORD R4EROR
10627 030500 CKLOOP
10628 030500 104406 TRAP C$CLP1
10629
10630 ;ASSERT THE SIGNAL PTER4 L IN THE POINTER REGISTER VIA CONTROL REGISTER
10631 ;2. THE SIGNAL PDALS WILL REMAIN SET ALSO
10632
10633 030502 012737 000044 002376 8$: MOV #PDALS!PTER4,R2LOAD ;SETUP BITS TO BE LOADED
10634 030510 004737 006134 JSR PC,LDRDR2 ;GO LOAD, READ AND CHECK REGISTER 2
10635 030514 001405 BEQ 9$ ;IF LOADED OK THEN CONTINUE
10636 030516 ERRDF 2,,R2EROR ;REGISTER 2 NOT EQUAL EXPECTED
10637 030516 104455 TRAP C$ERDF
10638 030520 000002 .WORD 2
10639 030522 000000 .WORD 0
10640 030524 004704 .WORD R2EROR
10641 030526 CKLOOP
10642 030526 104406 TRAP C$CLP1
10643
10644 ;READ FUNCTION SELECT FLIP-FLOPS FUSL 3:0 VIA CONTROL REGISTER 6.
10645 ;FUSL2 AND FUSLO SHOULD BE SET TO A ONE AND FUSL3 AND FUSL1 SHOULD
10646 ;BE SET TO A ZERO.
10647
10648 030530 012737 050000 002414 9$: MOV #BIT14!BIT12,R6LOAD ;SETUP EXPECTED BITS TO BE SET
10649 030536 012737 007777 002416 MOV #007777,R6MASK ;SETUP TO IGNORE TRDI BITS
10650 030544 004737 006256 JSR PC,READR6 ;GO READ AND CHECK FUSL 3:0 FLIP-FLOPS
10651 030550 001405 BEQ 10$ ;IF EQUAL EXPECTED THEN CONTINUE
10652 030552 ERRDF 4,FUSL30,ALLREG ;FUSL2 + FUSLO NOT 1 OR OTHER BITS SET
10653 030552 104455 TRAP C$ERDF
10654 030554 000004 .WORD 4
10655 030556 003365 .WORD FUSL30
10656 030550 004750 .WORD ALLREG
10657 030562 CKLOOP
10658 030562 104406 TRAP C$CLP1
10659
10660 ;CLEAR THE SIGNAL PDALS IN CONTROL REGISTER 2. PDALS ON A ZERO WILL
10661 ;CAUSE THE FUNCTION SELECT FLIP-FLOPS FUSL7, FUSL 3:0 TO BE PRESET TO
10662 ;THE ZERO STATE.
10663
10664 030564 042737 000040 002376 10$: BIC #PDALS,R2LOAD ;CLEAR PDALS LEAVE PTER4 SET
10665 030572 004737 006134 JSR PC,LDRDR2 ;GO LOAD, READ AND CHECK REGISTER 2
10666 030576 001405 BEQ 11$ ;IF LOADED OK THEN CONTINUE
10667 030600 ERRDF 2,,R2EROR ;REGISTER 2 NOT EQUAL EXPECTED
10668 030600 104455 TRAP C$ERDF
10669 030602 000002 .WORD 2
10670 030604 000000 .WORD 0
10671 030606 004704 .WORD R2EROR
10672 030610 CKLOOP
10673 030610 104406 TRAP C$CLP1
10674
10675 ;CHECK FUNCTION SELECT FLIP-FLOPS FUSL 3:0 TO BE 0. THE FLIP-FLOPS
10676 ;SHOULD BE CLEARED BY THE SIGNAL PDALS BEING A ZERO.
10677
10678 030612 005037 002414 11$: CLR R6LOAD ;BITS 15:12 SHOULD BE A 0
10679 030616 004737 006256 JSR PC,READR6 ;CHECK FUSL 3:0 TO BE ZERO

```

```
10680 030622 001405      BEQ      12$      ;IF FUSL 3:0 EQUALS 0 THEN CONTINUE
10681 030624              ERRDF    4,FUSL30,ALLREG ;FUSL 3:0 NOT 0 WHEN PDALS = 0
10682 030624 104455      TRAP    C$ERDF
10683 030626 000004      .WORD   4
10684 030630 003365      .WORD   FUSL30
10685 030632 004750      .WORD   ALLREG
10686 030634              CKLOOP
10687 030634 104406      TRAP    C$CLP1
10688
10689                      ;RESELECT PTER15 L IN THE POINTER REGISTER. THIS IS DONE TO RECHECK THE
10690                      ;OR ARRAY RAM DATA AND TO CHECK THAT PDALS ON A 0 CLEARED FUSL7 F/F.
10691
10692 030636 004537 006376 12$:   JSR     R5,ASSERT      ;GO ASSERT PTER15
10693 030642 000017              .WORD   PTER15
10694
10695                      ;CHECK THAT FUSL7 FLIP-FLOP IS STILL CLEARED AND THAT THE OR ARRAY RAM
10696                      ;DATA REMAINED UNCHANGED
10697
10698 030644 004737 006216 13$:   JSR     PC,READR4      ;READ OR ARRAY RAM DATA AND FUSL7
10699 030650 001404              BEQ     14$      ;IF DATA AND FUSL7 OK THEN CONTINUE
10700 030652              ERRDF    3,FUSL7,R4EROR ;FUSL7 PROBABLY NOT CLEARED VIA PDALS
10701 030652 104455      TRAP    C$ERDF
10702 030654 000003      .WORD   3
10703 030656 003601      .WORD   FUSL7
10704 030660 004720      .WORD   R4EROR
10705 030662              14$:   ENDSEG
10706 030662              10000$:
10707 030662 104405      TRAP    C$ESEG
10708 030664              ENDTST
10709 030664              L10164:
10710 030664 104401      TRAP    C$ETST
10711
```

10712
 10713
 10714
 10715
 10716
 10717
 10718
 10719
 10720
 10721
 10722
 10723
 10724
 10725
 10726
 10727
 10728
 10729
 10730
 10731
 10732
 10733
 10734
 10735
 10736
 10737
 10738
 10739
 10740
 10741
 10742
 10743
 10744
 10745
 10746
 10747
 10748
 10749
 10750
 10751
 10752
 10753
 10754
 10755
 10756
 10757
 10758
 10759
 10760
 10761
 10762
 10763
 10764
 10765
 10766
 10767

.SBTTL TEST 59: CHECK FUSL7 F/F TO LOAD EVENT COUNTERS
 :++
 : THIS TEST WILL CHECK THAT THE EVENT COUNTERS WILL GET RELOADED FROM THE EVENT
 : COUNTER REGISTERS WHEN THE OUTPUT OF FUNCTION SELECT FLIP-FLOP FUSL7 H I SET
 : TO THE HIGH STATE. TO CHECK THAT THIS HAPPENS, THE TEST WILL LOAD ALL EVENT
 : COUNTER REGISTERS AND EVENT COUNTERS WITH THE VALUE 377 OCTAL. THE TEST WILL
 : COUNT DOWN THE EVENT COUNTERS UNTIL THE EVENT COUNTERS EQUAL 200 OCTAL. THE
 : TEST CHECKS THAT NO BORROWS ARE GENERATED FROM THE EVENT COUNTERS WHEN THE
 : EVENT COUNTERS ARE COUNTED DOWN. THIS IS DONE BY CHECKING THE FOUT 3:0 FLIP-
 : FLOPS ON THE ORAD 3:0 SIGNAL LINES. THE TEST WILL THEN LOAD LOCATION ZERO OF
 : THE 'OR ARRAY RAM' WITH DATA EQUAL TO 200 OCTAL WHICH WILL CAUSE THE SIGNAL
 : 'ORO 7 L' TO BE ASSERTED LOW. THE TEST WILL THEN SET AND CLEAR THE SIGNAL
 : CDAL6 WHICH WILL CAUSE THE SIGNALS TRANST H AND TRST L TO BE PULSED.
 : THIS WILL CAUSE THE SIGNAL ANST L TO BE PULSED WHICH WILL CAUSE THE SIGNAL
 : ORST L TO BE PULSED. THE SIGNAL ORST L BEING PULSED WILL CAUSE THE OR
 : ARRAY DATA TO BE LOADED INTO FUNCTION SELECT FLIP-FLOPS, THUS SETTING THE
 : OUTPUT OF FUSL7 H FLIP-FLOP TO THE HIGH STATE. WHEN FUSL7 H FLIP-FLOP IS
 : SET HIGH, A ONE SHOT WILL BE FIRED WHICH WILL CAUSE THE EVENT COUNTERS TO
 : BE LOADED FROM THE EVENT COUNTER REGISTERS. TO TEST THAT THE EVENT COUNTERS
 : WERE RELOADED FROM THE EVENT COUNTER REGISTERS, THE TEST WILL COUNT DOWN THE
 : EVENT COUNTERS 400 OCTAL TIMES CHECKING THAT NO BORROWS ARE GENERATED FROM
 : THE EVENT COUNTERS UNTIL THE 400TH COUNT DOWN IS ISSUED.
 :--

```

T59:: BGNST
      JSR    PC,INITED          ;SELECT AND INITIALIZE STATE ANALYZER

      BGNSEG
      TRAP   C$BSEG
      MOV    #377,R1           ;SETUP STARTING EVENT COUNTER
      MOV    R1,R2             ;COPY STARTING COUNT TO WORKING COUNT

      ;CLEAR CDAL4 IN CONTROL REGISTER 0 TO SELECT ONLY ONE AND/OR ARRAY RAM

      CLRB   R0LOAD            ;SETUP BITS TO BE LOADED
      JSR    PC,LDRDRO         ;GO LOAD, READ AND CHECK REGISTER 0
      BEQ    1$                ;IF LOADED OK THEN CONTINUE
      ERRDF  1,,ROEROR         ;REGISTER 0 NOT EQUAL EXPECTED
      TRAP   C$ERDF
      .WORD  1
      .WORD  0
      .WORD  ROEROR
      CKLOOP
      TRAP   C$CLP1

      ;;THE FOLLOWING LOOP WILL LOAD ALL EVENT COUNTER REGISTERS AND EVENT
      ;COUNTERS WITH THE VALUE 377 OCATAL.

      1$: MOV    #PTER9,R2LOAD   ;SETUP POINTER TO FIRST EVENT COUNTER
      2$: JSR    PC,LDRDR2     ;GO LOAD, READ AND CHECK REGISTER 2
      BEQ    3$                ;IF LOADED OK THEN CONTINUE
      ERRDF  2,,R2EROR        ;REGISTER 2 NOT EQUAL EXPECTED
      TRAP   C$ERDF
      .WORD  2
  
```

HARDWARE TESTS MALY11 30(1046) 16-SEP-81 15:15 PAGE 222
 CVCDBA.P11 10-SEP-81 15:42 TEST 59: CHECK FUSL7 F/F TO LOAD EVENT COUNTERS

SEQ 0222

```

10768 030746 000000 .WORD 0
10769 030750 004704 .WORD R2EROR
10770 030752 CKLOOP
10771 030752 104406 TRAP C$CLP1
10772 030754 010277 151376 3$: MOV R2,@REG6 ;LOAD EVENT COUNTERS AND REGISTERS
10773 030760 005237 002376 INC R2LOAD ;UPDATE VALUE FOR POINTER REGISTER
10774 030764 022737 000015 002376 CMP #PTER13,R2LOAD ;CHECK IF ALL COUNTERS LOADED
10775 030772 001360 BNE 2$ ;IF NOT THEN LOAD NEXT VALUE
10776
10777 ;SET CDAL7 H TO A ONE AND CDAL4 H TO A ZERO IN CONTROL REGISTER 0.
10778 ;CDAL7 H ON A ONE WILL ENABLE THE FOUT FLIP-FLOPS TO BE READBACK ON THE
10779 ;ORAD 3:0 SIGNAL LINES. CDAL4 H ON A ZERO WILL ENABLE ONLY ONE AND/OR
10780 ;ARRAY RAM TO BE SELECTED AT ONE TIME.
10781
10782 030774 112737 000200 002370 4$: MOVB #CDAL7,R0LOAD ;SETUP BIT TO BE LOADED
10783 031002 004737 006102 JSR PC,LDRDRO ;GO LOAD, READ AND CHECK REGISTER 0
10784 031006 001405 BEQ 5$ ;IF LOADED OK THEN CONTINUE
10785 031010 ERRDF 1,R0EROR ;REGISTER 0 NOT EQUAL EXPECTED
10786 031010 104455 TRAP C$ERDF
10787 031012 000001 .WORD 1
10788 031014 000000 .WORD 0
10789 031016 004604 .WORD R0EROR
10790 031020 CKLOOP
10791 031020 104406 TRAP C$CLP1
10792
10793 ;ASSERT THE SIGNAL PTER15 L IN THE POINTER REGISTER BY LOADING THE
10794 ;APPROPRIATE BITS IN CONTROL REGISTER 2. WHEN PTER15 L IS ASSERTED LOW,
10795 ;THE OR ADDRESS LINES, ORAD 3:0, WILL BE READBACK ON A READ COMMAND TO
10796 ;CONTROL REGISTER 6. IN THIS PORTION OF THE TEST, THE FOUT FLIP-FLOPS
10797 ;ARE ENABLED TO THE OR ADDRESS LINES VIA CDAL7 H. WHEN PTER15 L IS
10798 ;ASSERTED LOW, ALL THE AND ARRAY RAMS ARE DESELECTED. WHEN ALL THE
10799 ;AND ARRAY RAMS ARE DESELECTED, THE AND ARRAY SIGNALS "AND 3:0 L" WILL
10800 ;BE ASSERTED HIGH, THUS ALLOWING ALL THE EVENT COUNTERS TO BE COUNTED
10801 ;DOWN WHEN THE SIGNAL ANST L IS PULSED.
10802
10803 031022 004537 006376 5$: JSR R5,ASSERT ;GO ASSERT PTER15
10804 031026 000017 .WORD PTER15
10805
10806 ;CLOCK THE SIGNAL CDAL6 IN CONTROL REGISTER 0. CDAL6 BEING SET AND
10807 ;CLEARED WILL CAUSE THE SIGNALS TRANST H AND TRST L TO BE PULSED.
10808 ;THIS WILL CAUSE THE SIGNAL ANST L TO BE PULSED. THE SIGNAL ANST L
10809 ;BEING PULSED WITH THE SIGNALS AND 3:0 L SET HIGH WILL CAUSE A PULSE
10810 ;ON THE SIGNALS CNDN0 H, CNDN1 H, CNDN2 H AND CNDN3 H. THESE SIGNALS
10811 ;WILL CAUSE ALL THE EVENT COUNTERS TO COUNTED DOWN BY 1.
10812
10813 031030 004737 006640 6$: JSR PC,TRANST ;SET AND CLEAR CDAL6 IN CONTROL REG 0
10814
10815 ;WHEN A READ COMMAND IS ISSUED TO CONTROL REGISTER 6 WITH PTER15 L
10816 ;ASSERTED IN THE POINTER REGISTER, THE OR ADDRESS REGISTER BITS ORAD
10817 ;3:0 WILL BE READBACK. IN THIS TEST, CDAL7 IS SET TO A ONE, WHICH WILL
10818 ;CAUSE THE FOUT FLIP-FLOPS 3:0 TO BE READBACK ON THE ORAD 3:0 SIGNAL
10819 ;LINES. THE FOUT FLIP-FLOPS ARE SET/CLEARED VIA THE BORROW SIGNAL FROM
10820 ;THE EVENT COUNTERS AND THE SIGNAL ANST L BEING PULSED.
10821
10822 031034 005037 002414 CLR R6LOAD ;SETUP TO EXPECT NO BORROW FROM EVENT
10823 ;COUNTERS. THE EVENT COUNTERS WILL BE

```



```

10824                                     ;COUNTED DOWN FROM 377 TO 200.
10825 031040 012737 177760 002416      MOV      #177760,R6MASK      ;SETUP TO IGNORE UNWANTED BITS
10826 031046 004737 006256              JSR      PC,READR6         ;GO READ AND CHECK FOUT 3:0 F/F'S
10827 031052 001405                      BEQ      7$                ;IF NO BORROW THEN CONTINUE
10828 031054 104455                      ERRDF   4,EVNTCT,EVNTER    ;BORROW OCCURED WHEN NOT EXPECTED
10829 031054 104455                      TRAP    C$ERDF
10830 031056 000004                      .WORD   4
10831 031060 003213                      .WORD   EVNTCT
10832 031062 005024                      .WORD   EVNTER
10833 031064                                CKLOOP
10834 031064 104406                      TRAP    C$CLP1
10835 031066 005302                                7$: DEC      R2                ;DECREMENT SIMULATED EVENT COUNTER
10836 031070 022702 000200              CMP      #200,R2          ;CHECK IF HALF WAY YET
10837 031074 001355                      BNE     6$                ;IF NOT THEN COUNT DOWN AGAIN
10838
10839 031076 010102                      MOV      R1,R2            ;COPY STARTING EVENT COUNT TO WORKING
10840                                     ;EVENT COUNTER.
10841
10842                                     ;CLEAR THE SIGNAL CDAL7 IN CONTROL REGISTER 0 TO ENABLE THE OUTPUTS
10843                                     ;OF THE OR ADDRESS REGISTER INSTEAD OF THE FOUT FLIP-FLOPS
10844
10845 031100 042737 000200 002370      BIC      #CDAL7,ROLOAD    ;SETUP BIT TO BE CLEARED
10846 031106 004737 006102              JSR      PC,LDRDR0        ;GO LOAD, READ AND CHECK REGISTER 0
10847 031112 001405                      BEQ      8$                ;IF LOADED OK THEN CONTINUE
10848 031114 104455                      ERRDF   1,ROEROR          ;REGISTER 0 NOT EQUAL EXPECTED
10849 031114 104455                      TRAP    C$ERDF
10850 031116 000001                      .WORD   1
10851 031120 000000                      .WORD   0
10852 031122 004604                      .WORD   ROEROR
10853 031124                                CKLOOP
10854 031124 104406                      TRAP    C$CLP1
10855
10856                                     ;LOAD, READ AND CHECK THE OR ADDRESS REGISTER WITH ADDRESS OF ZERO.
10857
10858 031126 004737 006250                                8$: JSR      PC,LDRDR6        ;GO LOAD, READ AND CHECK OR ADDRESS REG
10859 031132 001405                      BEQ      9$                ;IF LOADED OK THEN CONTINUE
10860 031134 104455                      ERRDF   4,ORADR,R026ER    ;OR ADDRESS REG NOT EQUAL TO ZERO
10861 031134 104455                      TRAP    C$ERDF
10862 031136 000004                      .WORD   4
10863 031140 003161                      .WORD   ORADR
10864 031142 004734                      .WORD   R026ER
10865 031144                                CKLOOP
10866 031144 104406                      TRAP    C$CLP1
10867
10868                                     ;LOAD, READ AND CHECK OR ARRAY RAM LOCATION ADDRESSED BY THE OR ADDRESS
10869                                     ;REGISTER WITH A DATA PATTERN OF 200. THIS DATA PATTERN WILL SET THE
10870                                     ;FUNCTION SELECT FLIP-FLOP FUSL7 TO THE HIGH STATE WHEN THE SIGNAL
10871                                     ;ORST L IS PULSED.
10872
10873 031146 012737 000200 002402 9$: MOV      #BIT7,R4LOAD      ;SETUP DATA TO BE LOADED
10874 031154 012737 167400 002406      MOV      #167400,R4MASK   ;SETUP TO CHECK FUSL7 AND OR ARRAY DATA
10875 031162 004737 006202              JSR      PC,LDRDR4        ;LOAD,READ + CHECK OR ARRAY RAM + FUSL7
10876 031166 001405                      BEQ      10$               ;IF LOADED OK THEN CONTINUE
10877 031170 104455                      ERRDF   3,FUSL7,R4EROR    ;FUSL7 OR OR ARRAY DATA ERROR
10878 031170 104455                      TRAP    C$ERDF
10879 031172 000003                      .WORD   3

```

HARDWARE TESTS MACY11 30(1046)
CVCDBA.P11 10-SEP-81 15:42

16-SEP-81 15:15 PAGE 224

TEST 59: CHECK FUSL7 F/F TO LOAD EVENT COUNTERS

SEQ 0224

```

10880 031174 003601          .WORD  FUSL7
10881 031176 004720          .WORD  R4EROR
10882 031200                CKLOOP
10883 031200 104406          TRAP   C$CLP1
10884
10885                          ;SET PDALS TO A ONE SO THAT THE FUNCTION SELECT FLIP-FLOPS CAN BE SET
10886                          ;WITH THE OR ARRAY RAM DATA WHEN THE SIGNAL ORST L IS PULSED.
10887
10888 031202 052737 000040 002376 10$:  BIS    #PDALS,R2LOAD          ;SET PDALS AND BITS FOR PTER15
10889 031210 004737 006134                JSR    PC,LDRDR2             ;GO LOAD, READ AND CHECK REGISTER 2
10890 031214 001405                BEQ    11$                  ;IF LOADED OK THEN CONTINUE
10891 031216                ERRDF  2,,R2EROR          ;REGISTER 2 NOT EQUAL EXPECTED
10892 031216 104455          TRAP   C$ERDF
10893 031220 000002          .WORD  2
10894 031222 000000          .WORD  0
10895 031224 004704          .WORD  R2EROR
10896 031226                CKLOOP
10897 031226 104406          TRAP   C$CLP1
10898
10899                          ;SET AND CLEAR THE SIGNAL CDAL6 IN CONTROL REGISTER 0. SETTING AND
10900                          ;CLEARING CDAL6 WILL CAUSE ALL THE EVENT COUNTERS TO BE COUNTED DOWN
10901                          ;BY ONE WHEN THE SIGNAL ANST L IS PULSED. WHEN THE SIGNAL ORST L IS
10902                          ;PULSED, THE FUNCTION SELECT FLIP-FLOPS WILL BE LOADED WITH
10903                          ;THE DATA FROM THE OR ARRAY RAM, WHICH IN THIS TEST WILL CAUSE FUSL7
10904                          ;FLIP-FLOP TO BE SET TO THE HIGH STATE. WHEN FUSL7 FLIP-FLOP IS SET,
10905                          ;A ONE SHOT WILL BE FIRED WHICH WILL CAUSE THE EVENT COUNTERS TO BE
10906                          ;RELOADED FROM THE EVENT COUNTER REGISTERS.
10907
10908 031230 004737 006640                11$:  JSR    PC,TRANST          ;SET AND CLEAR CDAL6 IN CONTROL REG 0
10909
10910                          ;CHECK OR ARRAY RAM DATA AGAIN AND CHECK THAT FUNCTION SELECT FLIP-
10911                          ;FLOP FUSL7 IS SET TO A ONE.
10912
10913 031234 052737 010000 002404          BIS    #BIT12,R4GOOD        ;SETUP TO EXPECT FUSL7 FLIP-FLOP SET
10914 031242 004737 006216                JSR    PC,READR4           ;READ AND CHECK FUSL7 + OR ARRAY RAM
10915 031246 001405                BEQ    12$                  ;IF DATA EQUAL EXPECTED THEN CONTINUE
10916 031250                ERRDF  3,FUSL7,R4EROR      ;FUSL7 F/F - OR ARRAY RAM DATA ERROR
10917 031250 104455          TRAP   C$ERDF
10918 031252 000003          .WORD  3
10919 031254 003601          .WORD  FUSL7
10920 031256 004720          .WORD  R4EROR
10921 031260                CKLOOP
10922 031260 104406          TRAP   C$CLP1
10923
10924                          ;SET PDALS TO A 0 IN CONTROL REGISTER 0 TO CLEAR FUSL7 FLIP-FLOP. THE
10925                          ;EVENT COUNTERS SHOULD HAVE BEEN LOADED WHEN FUSL7 FLIP-FLOP SET.
10926
10927 031262 042737 000040 002376 12$:  BIC    #PDALS,R2LOAD          ;LEAVE BITS FOR PTER15 IN REG 2
10928 031270 004737 006134                JSR    PC,LDRDR2             ;GO LOAD, READ AND CHECK REGISTER 2
10929 031274 001405                BEQ    13$                  ;IF LOADED OK THEN CONTINUE
10930 031276                ERRDF  2,,R2EROR          ;REGISTER 2 NOT EQUAL EXPECTED
10931 031276 104455          TRAP   C$ERDF
10932 031300 000002          .WORD  2
10933 031302 000000          .WORD  0
10934 031304 004704          .WORD  R2EROR
10935 031306                CKLOOP

```

HARDWARE TESTS MACY11 30(1046)
CVCDBA.P11 10-SEP-81 15:42

16-SEP-81 15:15 PAGE 225

TEST 59: CHECK FUSL7 F/F TO LOAD EVENT COUNTERS

SEQ 0225

```

10936 031306 104406 TRAP C$CLP1
10937
10938 ;CHECK OR ARRAY RAM AGAIN TO CHECK THAT FUNCTION SELECT FLIP-FLOP FUSL7
10939 ;FLIP-FLOP CLEARED.
10940
10941 031310 042737 010000 002404 13$: BIC #BIT12,R4GOOD ;SETUP TO CHECK FUSL7 TO BE 0
10942 031316 004737 006216 JSR PC,READR4 ;READ AND CHECK FUSL7 + OR ARRAY DATA
10943 031322 001405 BEQ 14$ ;IF FUSL7 EQUALS 0 THEN CONTINUE
10944 031324 ERRDF 3,FUSL7,R4EROR ;FUSL7 F/F OR OR ARRAY DATA EROR
10945 031324 104455 TPAP C$ERDF
10946 031326 000003 .WORD 3
10947 031330 003601 .WORD FUSL7
10948 031332 004720 .WORD R4EROR
10949 031334 CKLOOP
10950 031334 104406 TRAP C$CLP1
10951
10952 ;THE FOLLOWING SECTION OF CODE WILL COUNT DOWN THE EVENT COUNTERS
10953 ;TO CHECK THAT THE EVENT COUNTERS WERE RELOADED WHEN FUNCTION SELECT
10954 ;FLIP-FLOP FUSL7 WAS SET. THE EVENT COUNTERS BEFORE THE RELOAD
10955 ;CONTAINED 200 OCTAL AND THE EVENT COUNTER REGISTERS CONTAINED 377.
10956
10957 ;SET CDAL7 H TO A ONE AND CDAL4 H TO A ZERO IN CONTROL REGISTER 0.
10958 ;CDAL7 H ON A ONE WILL ENABLE THE FOUT FLIP-FLOPS TO BE READBACK ON THE
10959 ;ORAD 3:0 SIGNAL LINES. CDAL4 H ON A ZERO WILL ENABLE ONLY ONE AND/OR
10960 ;ARRAY RAM TO BE SELECTED AT ONE TIME.
10961
10962 031336 112737 000200 002370 14$: MOVB #CDAL7,ROLOAD ;SETUP BIT TO BE LOADED
10963 031344 004737 006102 JSR PC,LDRDRO ;GO LOAD, READ AND CHECK REGISTER 0
10964 031350 001405 BEQ 15$ ;IF LOADED OK THEN CONTINUE
10965 031352 ERRDF 1,,ROEROR ;REGISTER 0 NOT EQUAL EXPECTED
10966 031352 104455 TRAP C$ERDF
10967 031354 000001 .WORD 1
10968 031356 000000 .WORD 0
10969 031360 004604 .WORD ROEROR
10970 031362 CKLOOP
10971 031362 104406 TRAP C$CLP1
10972
10973 ;ASSERT THE SIGNAL PTER15 L IN THE POINTER REGISTER BY LOADING THE
10974 ;APPROPRIATE BITS IN CONTROL REGISTER 2. WHEN PTER15 L IS ASSERTED LOW,
10975 ;THE OR ADDRESS LINES, ORAD 3:0, WILL BE READBACK ON A READ COMMAND TO
10976 ;CONTROL REGISTER 6. IN THIS PORTION OF THE TEST, THE FOUT FLIP-FLOPS
10977 ;ARE ENABLED TO THE OR ADDRESS LINES VIA CDAL7 H. WHEN PTER15 L IS
10978 ;ASSERTED LOW, ALL THE AND ARRAY RAMS ARE DESELECTED. WHEN ALL THE
10979 ;AND ARRAY RAMS ARE DESELECTED, THE AND ARRAY SIGNALS "AND 3:0 L" WILL
10980 ;BE ASSERTED HIGH, THUS ALLOWING ALL THE EVENT COUNTERS TO BE COUNTED
10981 ;DOWN WHEN THE SIGNAL ANST L IS PULSED.
10982
10983 031364 004537 006376 15$: JSR R5,ASSERT ;GO ASSERT PTER15
10984 031370 000017 .WORD PTER15
10985
10986 ;CLOCK THE SIGNAL CDAL6 IN CONTROL REGISTER 0. CDAL6 BEING SET AND
10987 ;CLEARED WILL CAUSE THE SIGNALS TRANST H AND TRST L TO BE PULSED. THIS
10988 ;WILL CAUSE THE SIGNAL ANST L TO BE PULSED. THE SIGNAL ANST L BEING
10989 ;PULSED WITH THE SIGNALS AND 3:0 L SET HIGH WILL CAUSE A PULSE ON THE
10990 ;SIGNALS CNDNO H, CNDN1 H, CNDN2 H AND CNDN3 H WHICH WILL CAUSE THE
10991 ;EVENT COUNTERS TO BE COUNTED DOWN BY ONE.

```

```

10992
10993 031372 004737 006640      16$: JSR    PC,TRANST          ;SET AND CLEAR CDAL6 IN CONTROL REG 0
10994
10995                               ;WHEN A READ IS ISSUED TO CONTROL REGISTER 6 WITH THE SIGNAL CDAL7
10996                               ;ON A ONE, THE FOUT FLIP-FLOPS 3:0 OR READBACK ON THE OR ADDRESS REG-
10997                               ;ISTER SIGNAL LINES ORAD 3:0. THE FOUT FLIP-FLOPS ARE SET/CLEARED
10998                               ;VIA A BORROW FROM THE EVENT COUNTERS AND THE SIGNAL ANST L BEING PULSED
10999
11000 031376 005037 002414      CLR    R6LOAD          ;SETUP TO EXPECT NO BORROW
11001 031402 012737 177760 002416  MOV    #177760,R6MASK ;SETUP TO IGNORE UNWANTED BITS
11002 031410 C05702              TST    R2              ;CHECK IF COUNTER WAS 0 BEFORE CNT DWN
11003 031412 001003              BNE    17$            ;IF NOT THEN DON'T EXPECT BORROWS
11004 031414 012737 000017 002414  MOV    #17,R6LOAD      ;EXPECT A BORROW FROM EACH COUNTER
11005 031422 004737 006256      17$: JSR    PC,READR6      ;GO READ AND CHECK FOUT 3:0 F/F'S
11006 031426 001405              BEQ    18$            ;IF FOUT F/F'S EQUAL EXPECTED - CONT
11007 031430              ERRDF  4,EVNTCT,EVNTER ;FUSL7 FAILED TO RELOAD EVENT COUNTERS
11008 031430 104455              TRAP  C$ERDF
11009 031432 000004              .WORD 4
11010 031434 003213              .WORD EVNTCT
11011 031436 005024              .WORD EVNTER
11012 031440              CKLOOP
11013 031440 104406              TRAP  C$CLP1
11014 031442 005302      18$: DEC    R2          ;DECREMENT SIMULATED EVENT COUNTER
11015 031444 100352              BPL    16$           ;IF NOT MINUS THEN COUNT DOWN AGAIN
11016 031446
11017 031446      10000$: ENDSEG
11018 031446 104405              TRAP  C$ESEG
11019
11020 031450              ENDTST
11021 031450      L10165:
11022 031450 104401              TRAP  C$ETST
11023

```

.SBTTL TEST 60: TRACING F/F TEST VIA FUSLO AND FULS1 F/F'S

```

:++
: THIS TEST WILL CHECK THAT THE TRACING FLIP-FLOP CAN BE SET BY FUNCTION SELECT
: FUSLO H FLIP-FLOP AND CLEARED BY FUNCTION SELECT FULS1 H FLIP-FLOP. THE TEST
: WILL CHECK THAT THE TRACING FLIP-FLOP IS SET AND CLEARED BY CHECKING THE TRACE
: RAM ADDRESS REGISTER. THE TRACE RAM ADDRESS REGISTER IS NOT INCREMENTED WHEN
: THE TRACING F/F IS CLEARED AND THE SIGNALS TRANST H AND TRST L ARE PULSED.
: THE TRACE RAM ADDRESS REGISTER IS INCREMENTED WHEN THE TRACING FLIP-FLOP IS
: SET AND THE SIGNALS TRANST H AND TRST L ARE PULSED. THE FUNCTION SELECT
: FLIP-FLOPS ARE SET AND CLEARED VIA THE OR ARRAY RAM DATA AND THE SIGNAL
: ORST L BEING PULSED.
:--
  
```

```

11024
11025
11026
11027
11028
11029
11030
11031
11032
11033
11034
11035
11036
11037
11038
11039 031452
11040 031452
11041 031452 004737 005474
11042
11043 031456
11044 031456 104404
11045
11046
11047
11048
11049
11050
11051 031460 112737 000001 002370
11052 031466 004737 006102
11053 031472 001405
11054 031474
11055 031474 104455
11056 031476 000001
11057 031500 000000
11058 031502 004604
11059 031504
11060 031504 104406
11061 031506 042737 000001 002370 1$:
11062 031514 004737 006102
11063 031520 001405
11064 031522
11065 031522 104455
11066 031524 000001
11067 031526 000000
11068 031530 004604
11069 031532
11070 031532 104406
11071
11072
11073
11074
11075 031534 012737 000000 002376 2$:
11076 031542 004737 006134
11077 031546 001405
11078 031550
11079 031550 104455
  
```

```

        BGNTST
T60::  JSR      PC,INITED          ;SELECT AND INITIALIZE STATE ANALYZER

        BGNSEG
        TRAP   CSBSEG

        ;SET AND CLEAR CDALO IN CONTROL REGISTER 0 TO CLEAR TRACE RAM ADDRESS
        ;REGISTER AND THE TRACING FLIP-FLOP. CDAL4 WILL BE SET TO A ZERO TO
        ;ENABLE ONLY ONE AND/OR ARRAY RAM AT A TIME VIA THE POINTER REGISTER
        ;PTER SIGNALS.

        MOVB   #CDALO,ROLOAD      ;SETUP BITS TO BE LOADED
        JSR    PC,LDRDRO          ;GO LOAD, READ AND CHECK REGISTER 0
        BEQ    1$                 ;IF LOADED OK THEN GO CLEAR CDALO
        ERRDF  1,,ROEROR         ;REGISTER 0 NOT EQUAL EXPECTED
        TRAP   CSERDF
        .WORD  1
        .WORD  0
        .WORD  ROEROR
        CKLOOP
        TRAP   CSCLP1
        BIC    #CDALO,ROLOAD      ;SETUP BIT TO BE CLEARED
        JSR    PC,LDRDRO          ;GO LOAD, READ AND CHECK REGISTER 0
        BEQ    2$                 ;IF LOADED OK THEN CONTINUE
        ERRDF  1,,ROEROR         ;REGISTER 0 NOT EQUAL EXPECTED
        TRAP   CSERDF
        .WORD  1
        .WORD  0
        .WORD  ROEROR
        CKLOOP
        TRAP   CSCLP1

        ;CLEAR PDALS IN CONTROL REGISTER 0 TO PRESET THE OUTPUTS OF THE
        ;FUNCTION SELECT FLIP-FLOPS TO THE LOW STATE.

        MOV    #PTERO,R2LOAD     ;SETUP BITS TO BE LOADED
        JSR    PC,LDRDR2         ;GO LOAD, READ AND CHECK REGISTER 2
        BEQ    3$                 ;IF LOADED OK THEN CONTINUE
        ERRDF  2,,R2EROR        ;REGISTER 2 NOT EQUAL EXPECTED
        TRAP   CSERDF
  
```

```

11080 031552 000002 .WORD 2
11081 031554 000000 .WORD 0
11082 031556 004704 .WORD R2EROR
11083 031560 CKLOOP
11084 031560 104406 TRAP C$CLP1
11085
11086 ;LOAD PDALS INTO CONTROL REGISTER 2 ALONG WITH THE BITS TO SELECT THE
11087 ;SIGNAL PTERO L IN THE POINTER REGISTER.
11088
11089 031562 012737 000040 002376 3$: MOV #PDALS!PTERO,R2LOAD ;SETUP BITS TO BE LOADED
11090 031570 004737 006134 JSR PC,LDRDR2 ;GO LOAD, READ AND CHECK REGISTER 2
11091 031574 001405 BEQ 4$ ;IF LOADED OK THEN CONTINUE
11092 031576 ERRDF 2,R2EROR ;REGISTER 2 NOT EQUAL EXPECTED
11093 031576 104455 TRAP C$ERDF
11094 031600 000002 .WORD 2
11095 031602 000000 .WORD 0
11096 031604 004704 .WORD R2EROR
11097 031606 CKLOOP
11098 031606 104406 TRAP C$CLP1
11099
11100 ;SET AND CLEAR CDAL6 IN CONTROL REGISTER 0 TO CHECK THAT THE TRACING
11101 ;FLIP-FLOP AND THE FUNCTION SELECT FLIP-FLOP FUSLO ARE CLEARED THE
11102 ;FUNCTION SELECT FLIP-FLOPS SHOULD BE LOADED TO THE ZERO STATE WHEN THE
11103 ;OR ARRAY RAMS ARE Deselected AND THE SIGNAL ORST L IS PULSED.
11104 ;SETTING AND CLEARING CDAL6 WILL CAUSE THE SIGNALS TRANST P AND TRST L
11105 ;TO BE PULSED WHICH WILL CAUSE THE SIGNAL ANST L TO BE PULSED WHICH
11106 ;WILL CAUSE THE SIGNAL ORST L TO BE PULSED. NO PULSE SHOULD OCCUR ON
11107 ;THE SIGNAL CTR L, THEREFORE THE TRACE RAM ADDRESS REGISTER SHOULD NOT
11108 ;BE INCREMENTED.
11109
11110 031610 004737 006640 4$: JSR PC,TRANST ;SET AND CLEAR CDAL6 IN CONTROL REG 0
11111
11112 ;CHECK TRACE RAM ADDRESS REGISTER TO EQUAL ZERO AS A RESULT OF THE
11113 ;SIGNAL CDALO BEING SET AND CLEARED. IF AN ERROR OCCURS CHECK THAT
11114 ;THE TRACING FLIP-FLOP AND FUNCTION SELECT FLIP-FLOP FUSLO ARE IN THE
11115 ;LOW LEVEL STATE.
11116
11117 031614 005037 002414 CLR R6LOAD ;SETUP TO CHECK FOR ADDRESS ZERO
11118 031620 012737 174000 002416 MOV #174000,R6MASK ;SETUP TO IGNORE UNWANTED BITS
11119 031626 004737 006256 JSR PC,READR6 ;GO READ AND CHECK RAM ADDRESS REGISTER
11120 031632 001405 BEQ 5$ ;IF EQUAL TO ZERO THEN CONTINUE
11121 031634 ERRDF 4,TRADER,R026ER ;CDALO FAILED TO CLEAR TRAM ADDRESS REG.
11122 031634 104455 TRAP C$ERDF
11123 031636 000004 .WORD 4
11124 031640 002462 .WORD TRADER
11125 031642 004734 .WORD R026ER
11126 031644 CKLOOP
11127 031644 104406 TRAP C$CLP1
11128
11129 ;SET AND CLEAR CDAL6 IN CONTROL REGISTER 0 TO CHECK THAT FUNCTION
11130 ;SELECT FLIP-FLOP, FUSLO H, D D NOT GET SET WHEN THE SIGNAL ORST L
11131 ;WAS PULSED IN THE PREVIOUS ACTION.
11132
11133 031646 004737 006640 5$: JSR PC,TRANST ;SET AND CLEAR CDAL6 IN CONTROL REG 0
11134
11135 ;CHECK TRACE RAM ADDRESS REGISTER TO EQUAL A ZERO AS A RESULT OF THE

```

```

11136                                     ;SIGNAL CDALO BEING SET AND CLEARED. IF AN ERROR OCCURS, CHECK THAT
11137                                     ;THE TRACING FLIP-FLOP OUTPUT IS LOW AND THE FUNCTION SELECT FLIP-FLOP,
11138                                     ;FUSLO H, IS IN THE LOW STATE.
11139
11140 031652 005037 002414                 CLR      R6LOAD                ;SETUP TO CHECK FOR ADDRESS ZERO
11141 031656 012737 174000 002416        MOV      #174000,R6MASK        ;SETUP TO IGNORE UNWANTED BITS
11142 031664 004737 006256                 JSR      PC,READR6            ;GO READ AND CHECK TRAM ADDRESS REG
11143 031670 001405                         BEQ      6$                   ;IF EQUAL TO ZERO THEN CONTINUE
11144 031672                                     ERRDF   4,TRADER,R026ER       ;TRACING F/F OR FUSLO H F/F SET
11145 031672 104455                         TRAP    C$ERDF
11146 031674 000004                         .WORD   4
11147 031676 002462                         .WORD   TRADER
11148 031700 004734                         .WORD   R026ER
11149 031702                                     CKLOOP
11150 031702 104406                         TRAP    C$CLP1
11151
11152                                     ;ASSERT THE SIGNAL PTER15 L IN THE POINTER REGISTER VIA CONTROL REGISTER
11153                                     ;2. PDAL5 WILL ALSO BE SET TO A ONE TO ALLOW THE FUNCTION SELECT FLIP-
11154                                     ;FLOPS TO BE CLOCKED WHEN THE SIGNAL ORST L IS PULSED. PTER15 L
11155                                     ;WILL ALLOW THE OR ADDRESS REGISTER AND OR ARRAY RAMS TO BE WRITTEN AND
11156                                     ;READ.
11157
11158 031704 012737 000057 002376 6$:      MOV      #PDAL5!PTER15,R2LOAD  ;SETUP BITS TO BE LOADED
11159 031712 004737 006134                 JSR      PC,LDRDR2            ;GO LOAD, READ AND CHECK REGISTER 2
11160 031716 001405                         BEQ      7$                   ;IF LOADED OK THEN CONTINUE
11161 031720                                     ERRDF   2,,R2EROR            ;REGISTER 2 NOT EQUAL EXPECTED
11162 031720 104455                         TRAP    C$ERDF
11163 031722 000002                         .WORD   2
11164 031724 000000                         .WORD   0
11165 031726 004704                         .WORD   R2EROR
11166 031730                                     CKLOOP
11167 031730 104406                         TRAP    C$CLP1
11168
11169                                     ;SELECT ADDRESS 0 IN THE OR ARRAY RAM ADDRESS REGISTER. CDAL7 ON A
11170                                     ;ZERO IN CONTROL REGISTER 0 WILL ALLOW THE OR ADDRESS REGISTER TO BE
11171                                     ;REARBACK ON A READ COMMAND TO CONTROL REGISTER 6.
11172
11173 031732 005037 002414 002416 7$:      CLR      R6LOAD                ;SETUP TO LOAD ADDRESS 0
11174 031736 012737 177760                 MOV      #177760,R6MASK        ;SETUP TO IGNORE UNWANTED BITS
11175 031744 004737 006250                 JSR      PC,LDRDR6            ;GO LOAD, READ AND CHECK OR ADDRESS REG
11176 031750 001405                         BEQ      8$                   ;IF ADDRESS EQUALS 0 THEN CONTINUE
11177 031752                                     ERRDF   4,ORADR,R026ER       ;OR ADDRESS REGISTER ERROR - ORAD 3:0
11178 031752 104455                         TRAP    C$ERDF
11179 031754 000004                         .WORD   4
11180 031756 003161                         .WORD   ORADR
11181 031760 004734                         .WORD   R026ER
11182 031762                                     CKLOOP
11183 031762 104406                         TRAP    C$CLP1
11184
11185                                     ;LOAD, READ AND CHECK ADDRESS 0 OF THE OR ARRAY RAM WITH A DATA PATTERN
11186                                     ;EQUAL TO ONE. THIS WILL CAUSE THE SIGNAL 'ORO 0 L' TO BE ASSERTED LOW.
11187                                     ;ALL OTHER OR ARRAY RAM DATA BITS WILL BE ASSERTED HIGH.
11188
11189 031764 012737 000001 002402 8$:      MOV      #1,R4LOAD             ;SETUP DATA PATTERN TO BE LOADED
11190 031772 012737 177400 002406        MOV      #177400,R4MASK        ;SETUP TO IGNORE UNWANTED BITS
11191 032000 004737 006202                 JSR      PC,LDRDR4            ;GO LOAD, READ AND CHECK OR ARRAY DATA

```

```

11192 032004 001405      BEQ      9$                ;IF DATA EQUALS 1 THEN CONTINUE
11193 032006                ERRDF    3,ORDATA,R4EROR    ;OR ARRAY RAM DATA ERROR - ORO 7:0
11194 032006 104455      TRAP    C$ERDF
11195 032010 000003      .WORD   3
11196 032012 003512      .WORD  ORDATA
11197 032014 004720      .WORD  R4EROR
11198 032016                CKLOOP
11199 032016 104406      TRAP    C$CLP1
11200
11201                ;SET AND CLEAR THE SIGNAL CDAL6 IN CONTROL REIGSTER 0. THIS WILL CAUSE
11202                ;THE SIGNALS TRANST H AND TRST L TO BE PULSED WHICH WILL CAUSE THE
11203                ;SIGNAL ANST L TO BE PULSED WHICH WILL CAUSE THE SIGNAL ORST L TO BE
11204                ;PULSED. WHEN THE SIGNAL ORST L IS PULSED, FUSLO H FLIP-FLOP SHOULD
11205                ;BE CLOCKED TO THE HIGH STATE. NO PULSE SHOULD OCCUR ON THE CTR L
11206                ;SIGNAL BECAUSE THE PREVIOUS STATE OF FUSLO H FLIP-FLOP WAS LOW WHEN
11207                ;THE SIGNALS TRANST H AND TRST L WERE PULSED. THE SIGNALS TRANST H
11208                ;AND TRST L WILL CLOCK THE PREVIOUS STATE OF FUSLO H FLIP-FLOP.
11209
11210 032020 004737 006640      9$:      JSR      PC,TRANST          ;SET AND CLEAR CDAL6 IN CONTROL REG 0
11211
11212                ;SET PDAL5 IN CONTROL REGISTER 0 ALONG WITH THE BITS TO ASSERT THE
11213                ;SIGNAL PTER0 L IN THE POINTER REGISTER. THIS IS DONE TO SETUP FOR
11214                ;A READ OF THE TRACE RAM ADDRESS REGISTER.
11215
11216 032024 012737 000040 002376 11$:      MOV      #PDAL5!PTER0,R2LOAD    ;SETUP BITS TO BE LOADED
11217 032032 004737 006134                JSR      PC,LDRDR2            ;GO LOAD, READ AND CHECK REGISTER 2
11218 032036 001405                BEQ      12$                ;IF LOADED OK THEN CONTINUE
11219 032040                ERRDF    2,,R2EROR          ;REGISTER 2 NOT EQUAL EXPECTED
11220 032040 104455      TRAP    C$ERDF
11221 032042 000002      .WORD   2
11222 032044 000000      .WORD   0
11223 032046 004704      .WORD  R2EROR
11224 032050                CKLOOP
11225 032050 104406      TRAP    C$CLP1
11226
11227                ;READ TRACE RAM ADDRESS REGISTER TO CHECK THAT IS WAS NOT INCREMENTED
11228                ;BY ONE VIA THE SIGNAL "CTR L" WHEN THE PREVIOUS STATE OF FUSLO H FLIP-
11229                ;FLOP WAS LOW AND THE SIGNALS TRANST H AND TRST L WERE PULSED.
11230
11231 032052 005037 002414 002416 12$:      CLR      R6LOAD              ;SETUP TO EXPECT ADDRESS 0
11232 032056 012737 174000 002416      MOV      #174000,R6MASK        ;SETUP TO IGNORE UNWANTED BITS
11233 032064 004737 006256                JSR      PC,READR6            ;GO READ AND CHECK TRAM ADDRESS REGISTER
11234 032070 001405                BEQ      13$                ;IF ADDRESS EQUALS 0 THEN CONTINUE
11235 032072                ERRDF    4,TRADER,R026ER    ;CTR L WAS PROBABLY ISSUED
11236 032072 104455      TRAP    C$ERDF
11237 032074 000004      .WORD   4
11238 032076 002462      .WORD  TRADER
11239 032100 004734      .WORD  R026ER
11240 032102                CKLOOP
11241 032102 104406      TRAP    C$CLP1
11242
11243                ;SET PDAL5 IN CONTROL REGISTER 2 ALONG WITH THE BITS TO ASSERT THE
11244                ;SIGNAL PTER15 L IN THE POINTER REGISTER.
11245
11246 032104 012737 000057 002376 13$:      MOV      #PDAL5!PTER15,R2LOAD  ;SETUP BITS TO BE LOADED
11247 032112 004737 006134                JSR      PC,LDRDR2            ;GO LOAD, READ AND CHECK REGISTER 2

```



```

11248 032116 001405      BEQ      14$      ;IF LOADED OK THEN CONTINUE
11249 032120              ERRDF     2,,R2EROR ;REGISTER 2 NOT EQUAL EXPECTED
11250 032120 104455      TRAP     C$ERDF
11251 032122 000002      .WORD   2
11252 032124 000000      .WORD   0
11253 032126 004704      .WORD   R2EROR
11254 032130              CKLOOP
11255 032130 104406      TRAP     C$CLP1
11256
11257                      ;RELOAD ADDRESS ZERO INTO THE OR ADDRESS REGISTER.
11258
11259 032132 005037 002414 14$: CLR      R6LOAD   ;SETUP TO LOAD ADDRESS ZERO
11260 032136 012737 177760 002416 MOV     #177760,R6MASK ;SETUP TO IGNORE UNWANTED BITS
11261 032144 004737 006250 JSR     PC,LDRDR6  ;GO LOAD, READ AND CHECK OR ADDRESS REG
11262 032150 001405      BEQ     15$      ;IF ADDRESS EQUALS 0 THEN CONTINUE
11263 032152              ERRDF     4,ORADR,R026ER ;OR ADDRESS REG ERROR - ORAD 3:0
11264 032152 104455      TRAP     C$ERDF
11265 032154 000004      .WORD   4
11266 032156 003161      .WORD   ORADR
11267 032160 004734      .WORD   R026ER
11268 032162              CKLOOP
11269 032162 104406      TRAP     C$CLP1
11270
11271                      ;LOAD DATA PATTERN EQUAL TO ZERO INTO ADDRESS ZERO OF THE OR ARRAY
11272                      ;RAM. THIS WILL CAUSE ALL THE OR ARRAY RAM DATA BIT SIGNALS, ORO 7:0
11273                      ;TO BE ASSERTED HIGH.
11274
11275 032164 005037 002402 15$: CLR      R4LOAD   ;SETUP DATA PATTERN EQUAL TO ZERO
11276 032170 012737 177400 002406 MOV     #177400,R4MASK ;SETUP TO IGNORE UNWANTED BITS
11277 032176 004737 006202 JSR     PC,LDRDR4  ;GO LOAD, READ AND CHECK OR ARRAY RAM
11278 032202 001405      BEQ     16$      ;IF DATA EQUALS 0 THEN CONTINUE
11279 032204              ERRDF     3,ORDATA,R4EROR ;OR ARRAY RAM DATA ERROR - ORO 7:0
11280 032204 104455      TRAP     C$ERDF
11281 032206 000003      .WORD   3
11282 032210 003512      .WORD   ORDATA
11283 032212 004720      .WORD   R4EROR
11284 032214              CKLOOP
11285 032214 104406      TRAP     C$CLP1
11286
11287                      ;SET AND CLEAR THE SIGNAL CDAL6 IN CONTROL REGISTER 0. THIS WILL CAUSE
11288                      ;THE SIGNALS TRANST H AND TRST L TO BE PULSED WHICH WILL CAUSE THE SIGNAL
11289                      ;ANST L TO BE PULSED WHICH WILL CAUSE THE SIGNAL ORST L TO BE PULSED.
11290                      ;WHEN THE SIGNAL ORST L IS PULSED, ALL FUNCTION SELECT FLIP-FLOPS
11291                      ;SHOULD BE CLOCKED TO THE LOW STATE AS A RESULT OF OR ARRAY RAM DATA
11292                      ;ORO 7:0 BEING ASSERTED HIGH (0). A PULSE SHOULD BE ISSUED ON THE
11293                      ;SIGNAL CTR L AS A RESULT OF THE PREVIOUS STATE OF FUSLO FLIP-FLOP
11294                      ;(1) AND THE SIGNALS TRANST H AND TRST L BEING PULSED. THE TRACING
11295                      ;FLIP-FLOP WILL ALSO BE SET TO A ONE AS A RESULT OF THE SIGNAL CTR L
11296                      ;AND THE PREVIOUS STATE OF FUSLO H FLIP-FLOP (1).
11297
11298 032216 004737 006640 16$: JSR     PC,TRANST ;SET AND CLEAR CDAL6 IN CONTROL REG 0
11299
11300                      ;SET PDAL5 IN CONTROL REGISTER 0 ALONG WITH THE BITS TO ASSERT THE
11301                      ;SIGNAL PTERO L IN THE POINTER REGISTER. THIS IS DONE TO SETUP FOR A
11302                      ;READ OF THE TRACE RAM ADDRESS REGISTER.
11303

```

HARDWARE TESTS MACY11 30(1046)
 CVCDBA.P11 10-SEP-81 15:42

16-SEP-81 15:15 PAGE 232

TEST 60: TRACING F/F TEST VIA FUSLO AND FULS1 F/F'S

SEQ 0232

11304	032222	012737	000040	002376	18\$:	MOV	#PDAL5!PTERO,R2LOAD	:SETUP BITS TO BE LOADED
11305	032230	004737	006134			JSR	PC,LDRDR2	:GO LOAD, READ AND CHECK REGISTER 2
11306	032234	001405				BEQ	19\$:IF LOADED OK THEN CONTINUE
11307	032236					ERRDF	2,R2EROR	:REGISTER 2 NOT EQUAL EXPECTED
11308	032236	104455				TRAP	C\$ERDF	
11309	032240	000002				.WORD	2	
11310	032242	000000				.WORD	0	
11311	032244	004704				.WORD	R2EROR	
11312	032246					CKLOOP		
11313	032246	104406				TRAP	C\$CLP1	
11314								
11315								
11316								
11317								
11318								
11319								
11320	032250	012737	000001	002414	19\$:	MOV	#1,R6LOAD	:SETUP EXPECTED ADDRESS TO EQUAL 1
11321	032256	012737	174000	002416		MOV	#174000,R6MASK	:SETUP TO IGNORE UNWANTED BITS
11322	032264	004737	006256			JSR	PC,READR6	:GO READ AND CHECK TRAM ADDRESS REG
11323	032270	001405				BEQ	20\$:IF ADDRESS EQUALS ONE THEN CONTINUE
11324	032272					ERRDF	4,TRADER,R026ER	:CTR L PROBABLY FAILED TO PULSE
11325	032272	104455				TRAP	C\$ERDF	
11326	032274	000004				.WORD	4	
11327	032276	002462				.WORD	TRADER	
11328	032300	004734				.WORD	R026ER	
11329	032302					CKLOOP		
11330	032302	104406				TRAP	C\$CLP1	
11331								
11332								
11333								
11334								
11335	032304	012737	000057	002376	20\$:	MOV	#PDAL5!PTER15,R2LOAD	:SETUP BITS TO BE LOADED
11336	032312	004737	006134			JSR	PC,LDRDR2	:GO LOAD, READ AND CHECK REGISTER 2
11337	032316	001405				BEQ	21\$:IF LOADED OK THEN CONTINUE
11338	032320					ERRDF	2,R2EROR	:REGISTER 2 NOT EQUAL EXPECTED
11339	032320	104455				TRAP	C\$ERDF	
11340	032322	000002				.WORD	2	
11341	032324	000000				.WORD	0	
11342	032326	004704				.WORD	R2EROR	
11343	032330					CKLOOP		
11344	032330	104406				TRAP	C\$CLP1	
11345								
11346								
11347								
11348	032332	005037	002414		21\$:	CLR	R6LOAD	:SETUP TO LOAD ADDRESS ZERO
11349	032336	012737	177760	002416		MOV	#177760,R6MASK	:SETUP TO IGNORE UNWANTED BITS
11350	032344	004737	006250			JSR	PC,LDRDR6	:GO LOAD, READ AND CHECK OR ADDRESS REG
11351	032350	001405				BEQ	22\$:IF ADDRESS EQUALS 0 THEN CONTINUE
11352	032352					ERRDF	4,ORADER,R026ER	:OR ADDRESS REGISTER NOT EQUAL TO 0
11353	032352	104455				TRAP	C\$ERDF	
11354	032354	000004				.WORD	4	
11355	032356	003161				.WORD	ORADER	
11356	032360	004734				.WORD	R026ER	
11357	032362					CKLOOP		
11358	032362	104406				TRAP	C\$CLP1	
11359								

```

11360 ;LOAD DATA PATTERN EQUAL TO TWO INTO ADDRESS ZERO OF THE OR ARRAY RAM.
11361 ;THIS WILL CAUSE THE OR ARRAY RAM DATA BIT 'OR01 L' TO BE ASSERTED LOW
11362 ;WITH ALL THE OTHER DATA BITS ASSERTED HIGH.
11363
11364 032364 012737 000002 002402 22$: MOV #2,R4LOAD ;SETUP TO LOAD OR ARRAY RAM WITH 2
11365 032372 012737 177400 002406 MOV #177400,R4MASK ;SETUP TO IGNORE UNWANTED BITS
11366 032400 004737 006202 JSR PC,LDRDR4 ;GO LOAD, READ AND CHECK OR ARRAY RAM
11367 032404 001405 BEQ 23$ ;IF DATA EQUALS 2 THEN CONTINUE
11368 032406 ERRDF 3,ORDATA R4EROR ;OR ARRAY RAM DATA ERROR
11369 032406 104455 TRAP C$ERDF
11370 032410 000003 .WORD 3
11371 032412 003512 .WORD ORDATA
11372 032414 004720 .WORD R4EROR
11373 032416 CKLOOP
11374 032416 104406 TRAP C$CLP1
11375
11376 ;SET AND CLEAR CDAL6 IN CONTROL REGISTER 0. THIS WILL CAUSE THE SIGNALS
11377 ;TRANST H AND TRST L TO BE PULSED WHICH WILL CAUSE THE SIGNAL ANST L
11378 ;TO BE PULSED WHICH WILL CAUSE THE SIGNAL ORST L TO BE PULSED. A
11379 ;PULSE WILL BE ISSUED ON THE SIGNAL CTR L AS A RESULT OF THE TRACING
11380 ;FLIP-FLOP BEING SET FROM THE PREVIOUS CTR L PULSE. WHEN THE SIGNAL
11381 ;ORST L IS PULSED, THE OR ARRAY RAM DATA WILL BE LOADED INTO FUNCTION
11382 ;SELECT FLIP-FLOPS, THUS SETTING FUSL1 H FLIP-FLOP TO THE HIGH STATE
11383 ;AND THE OTHER FUNCTION! SELECT FLIP-FLOPS TO THE LOW STATE. FUNCTION
11384 ;SELECT FLIP-FLOP, FUSL1 H, BEING SET HIGH WILL CLEAR THE TRACING
11385 ;FLIP-FLOP, THUS INHIBITING ANY FURTHER PULSES ON THE SIGNAL CTR L
11386 ;WHEN THE SIGNALS TRANST H AND TRST L ARE PULSED.
11387
11388 032420 004737 006640 23$: JSR PC,TRANST ;SET AND CLEAR CDAL6 IN CONTROL REG 0
11389
11390 ;SET PDALS IN CONTROL REGISTER 0 ALONG WITH THE BITS TO ASSERT THE
11391 ;SIGNAL PTERO L IN THE POINTER REGISTER. THIS IS DONE TO SETUP FOR
11392 ;A READ OF THE TRACE RAM ADDRESS REGISTER.
11393
11394 032424 012737 000040 002376 25$: MOV #PDALS!PTERO,R2LOAD ;SETUP BITS TO BE LOADED
11395 032432 004737 006134 JSR PC,LDRDR2 ;GO LOAD, READ AND CHECK REGISTER 2
11396 032436 001405 BEQ 26$ ;IF LOADED OK THEN CONTINUE
11397 032440 ERRDF 2,R2EROR ;REGISTER 2 NOT EQUAL EXPECTED
11398 032440 104455 TRAP C$ERDF
11399 032442 000002 .WORD 2
11400 032444 000000 .WORD 0
11401 032446 004704 .WORD R2EROR
11402 032450 CKLOOP
11403 032450 104406 TRAP C$CLP1
11404
11405 ;READ TRACE RAM ADDRESS REGISTER TO CHECK THAT IT WAS INCREMENTED BY
11406 ;ONE VIA THE SIGNAL 'CTR L'. THE SIGNAL 'CTR L' SHOULD BE GENERATED
11407 ;BY THE SIGNALS TRANST H AND TRST L BEING PULSED AND THE OUTPUT OF THE
11408 ;TRACING FLIP-FLOP BEING SET HIGH AT THE TIME THE SIGNALS TRANST H AND
11409 ;TRST L WERE PULSED.
11410
11411 032452 012737 000002 002414 26$: MOV #2,R6LOAD ;SETUP EXPECTED ADDRESS TO BE 2
11412 032460 012737 174000 002416 MOV #174000,R6MASK ;SETUP TO IGNORE UNWANTED BITS
11413 032466 004737 006256 JSR PC,READR6 ;GO READ AND CHECK TRAM ADDRESS REGISTER
11414 032472 001405 BEQ 27$ ;IF ADDRESS EQUALS 2 THEN CONTINUE
11415 032474 ERRDF 4,TRADER,R026ER ;TRACING F/F PROBABLY FAILED TO SET

```

```

11416 032474 104455 TRAP C$ERDF
11417 032476 000004 .WORD 4
11418 032500 002462 .WORD TRADER
11419 032502 004734 .WORD R026ER
11420 032504 CKLOOP
11421 032504 104406 TRAP C$CLP1
11422
11423 ;SET PDAL5 IN CONTROL REGISTER 0 ALONG WITH THE BITS TO ASSERT THE
11424 ;SIGNAL PTER15 L IN THE POINTER REGISTER.
11425
11426 032506 012737 000057 002376 27$: MOV #PDAL5!PTER15,R2LOAD ;SETUP BITS TO BE LOADED
11427 032514 004737 006134 JSR PC,LDRDR2 ;GO LOAD, READ AND CHECK REG 2
11428 032520 001405 BEQ 28$ ;IF LOADED OK THEN CONTINUE
11429 032522 ERRDF 2,R2EROR ;REGISTER 2 NOT EQUAL EXPECTED
11430 032522 104455 TRAP C$ERDF
11431 032524 000002 .WORD 2
11432 032526 000000 .WORD 0
11433 032530 004704 .WORD R2EROR
11434 032532 CKLOOP
11435 032532 104406 TRAP C$CLP1
11436
11437 ;RELOAD ADDRESS 0 INTO THE OR ADDRESS REGISTER
11438
11439 032534 005037 002414 002416 28$: CLR R6LOAD ;SETUP TO LOAD ADDRESS 0
11440 032540 012737 177760 MOV #177760,R6MASK ;SETUP TO IGNORE UNWANTED BITS
11441 032546 004737 006250 JSR PC,LDRDR6 ;GO LOAD, READ AND CHECK OR ADDRESS REG
11442 032552 001405 BEQ 29$ ;IF LOADED OK THEN CONTINUE
11443 032554 ERRDF 4,ORADER,R026ER ;OR ADDRESS REG NOT EQUAL TO 0
11444 032554 104455 TRAP C$ERDF
11445 032556 000004 .WORD 4
11446 032560 003161 .WORD ORADER
11447 032562 004734 .WORD R026ER
11448 032564 CKLOOP
11449 032564 104406 TRAP C$CLP1
11450
11451 ;LOAD DATA PATTERN EQUAL TO ZERO INTO ADDRESS ZERO OF THE OR ARRAY RAM.
11452 ;THIS WILL CAUSE THE OR ARRAY RAM DATA BITS 'ORO 7:0' TO BE ASSERTED
11453 ;HIGH
11454
11455 032566 005037 002402 002406 29$: CLR R4LOAD ;SETUP DATA PATTERN OF 0
11456 032572 012737 177400 MOV #177400,R4MASK ;SETUP MASK WORD
11457 032600 004737 006202 JSR PC,LDRDR4 ;GO LOAD, READ AND CHECK OR ARRY RAM
11458 032604 001405 BEQ 30$ ;IF LOADED OK THEN CONTINUE
11459 032606 ERRDF 3,ORDATA,R4EROR ;OR ARRAY RAM DATA ERROR - ORO 7:0
11460 032606 104455 TRAP C$ERDF
11461 032610 000003 .WORD 3
11462 032612 003512 .WORD ORDATA
11463 032614 004720 .WORD R4EROR
11464 032616 CKLOOP
11465 0326 6 104406 TRAP C$CLP1
11466
11467 ;SET AND CLEAR CDAL6 IN CONTROL REGISTER 0. THIS WILL CAUSE THE SIGNALS
11468 ;TRANST H AND TRST L TO PULSED WHICH WILL CAUSE THE SIGNAL ANST L TO BE
11469 ;PULSED WHICH WILL CAUSE THE SIGNAL ORST L TO BE PULSED. WHEN THE
11470 ;SIGNAL ORST L IS PULSED, THE OR ARRAY RAM DATA WILL BE LOADED INTO
11471 ;THE FUNCTION SELECT FLIP-FLOPS, THUS SETTING ALL THE OUTPUTS OF THE

```

```

11472 ;FLIP-FLOPS TO THE LOW STATE. THE PREVIOUS CLOCKING OF CDAL6 HAD SET
11473 ;FUNCTION SELECT FLIP-FLOP, FUSL1 H, TO THE HIGH STATE, THUS CLEARING
11474 ;THE TRACING FLIP-FLOP. THEREFORE, WHEN CDAL6 IS PULSED THIS TIME TO
11475 ;PULSE THE SIGNALS TRANST H AND TRST L, NO PULSE SHOULD BE ISSUED ON THE
11476 ;CTR L SIGNAL. THE TRACE RAM ADDRESS REGISTER WILL NOT BE INCREMENTED.
11477
11478 032620 004737 006640 30$: JSR PC,TRANST ;SET AND CLEAR CDAL6 IN CONTROL REG 0
11479
11480 ;SET PDAL5 IN CONTROL REGISTER 0 ALONG WITH THE BITS TO ASSERT THE
11481 ;SIGNAL PTERO L IN THE POINTER REGISTER. THIS IS DONE TO SETUP FOR
11482 ;A READ OF THE TRACE RAM ADDRESS REGISTER.
11483
11484 032624 012737 000040 002376 MOV #PDAL5!PTERO,R2LOAD ;SETUP BITS TO BE LOADED
11485 032632 004737 006134 JSR PC,LDRDR2 ;GO LOAD, READ AND CHECK REG 2
11486 032636 001405 BEQ 31$ ;IF LOADED OK THEN CONTINUE
11487 032640 ERRDF 2,R2EROR ;REGISTER 2 NOT EQUAL EXPECTED
11488 032640 104455 TRAP C$ERDF
11489 032642 000002 .WORD 2
11490 032644 000000 .WORD 0
11491 032646 004704 .WORD R2EROR
11492 032650 CKLOOP
11493 032650 104406 TRAP C$CLP1
11494
11495 ;READ TRACE RAM ADDRESS REGISTER AGAIN TO CHECK THAT THE "TRACING" FLIP-
11496 ;FLOP WAS CLEARED WHEN FUNCTION SELECT FLIP-FLOP, FUSL1 H, WAS SET
11497 ;HIGH IN THE PREVIOUS SECTION. WHEN THE TRACING FLIP-FLOP IS CLEARED,
11498 ;NO PULSE SHOULD BE ISSUED ON THE SIGNAL CTR L WHEN THE SIGNALS TRANST H
11499 ;AND TRST L ARE PULSED.
11500
11501 032652 012737 000002 002414 31$: MOV #2,R6LOAD ;SETUP EXPECTED ADDRESS TO EQUAL 2
11502 032660 012737 174000 002416 MOV #174000,R6MASK ;SETUP TO IGNORE UNWANTED BITS
11503 032666 004737 006256 JSR PC,READR6 ;GO READ AND CHECK TRAM ADDRESS REG
11504 032672 001404 BEQ 32$ ;IF ADDRESS = 2 THEN CONTINUE
11505 032674 ERRDF 4,TRADER,R026ER ;TRACING F/F FAILED TO CLEAR VIA FUSL1
11506 032674 104455 TRAP C$ERDF
11507 032676 000004 .WORD 4
11508 032700 002462 .WORD TRADER
11509 032702 004734 .WORD R026ER
11510 032704 32$: ENDSEG
11511 032704 10000$:
11512 032704 104405 TRAP C$ESEG
11513 032706 .WORD 0
11514 032706 L10166: ENDTST
11515 032706 104401 TRAP C$ETST
11516

```

11517
 11518
 11519
 11520
 11521
 11522
 11523
 11524
 11525
 11526
 11527
 11528
 11529
 11530
 11531
 11532
 11533
 11534
 11535
 11536
 11537
 11538
 11539
 11540
 11541
 11542
 11543
 11544
 11545
 11546
 11547
 11548
 11549
 11550
 11551
 11552
 11553
 11554
 11555
 11556
 11557
 11558
 11559
 11560
 11561
 11562
 11563
 11564
 11565
 11566
 11567
 11568
 11569
 11570
 11571
 11572

.SBTTL TEST 61: SBL58 AND SBL56 FLIP-FLOP TEST

```

:++
: THIS TEST WILL CHECK THAT SBL56 AND SBL58 FLIP-FLOPS CAN BE SET AND CLEARED.
: SBL57 AND SBL59 ARE CHECKED TO REMAIN CLEARED DURING THIS TEST. SBL 59:56
: FLIP-FLOPS ARE CHECKED BY THE PROGRAM ON THE TRACE RAM DATA IN BUS WHEN THE
: SIGNAL "TRSL2 L" IS ASSERTED LOW. SBL 59:56 FLIP-FLOPS WILL BE READBACK ON
: TRDI 59:56 SIGNAL LINES. SBL56 FLIP-FLOP IS SET VIA A BORROW FROM EVENT
: COUNTER 0 AND EVENT COUNTER 0 COUNT DOWN PULSE. SBL56 FLIP-FLOP IS CLEARED
: BY RELOADING EVENT COUNTER 0. SBL58 FLIP-FLOP IS SET BY 'OR ARRAY RAM' DATA
: BIT OR04 L BEING SET LOW AND THE SIGNAL ORST L BEING PULSED. SBL58
: FLIP-FLOP IS CLEARED BY RELOADING EVENT COUNTER 2.
:--
  
```

```

T61:: BGNTST
      JSR    PC,INITED          ;SELECT AND INITIALIZE STATE ANALYZER
      BGNSEG
      TRAP   C$BSEG

      ;CLEAR CDAL4 IN CONTROL REGISTER 0. CDAL4 ON A 0 WILL ALLOW ONLY ONE
      ;AND/OR ARRAY RAM TO BE SELECTED AT A TIME.

      CLRB   R0LOAD            ;SETUP BITS TO BE LOADED
      JSR    PC,LDRDR0        ;GO LOAD, READ AND CHECK REGISTER 0
      BEQ    1$                ;IF LOADED OK THEN CONTINUE
      ERRDF  1,,R0EROR        ;REGISTER 0 NOT EQUAL EXPECTED
      TRAP   C$ERDF
      .WORD  1
      .WORD  0
      .WORD  R0EROR
      CKLOOP
      TRAP   C$CLP1

      ;THE FOLLOWING LOOP WILL LOAD ZEROES INTO EACH OF THE EVENT COUNTER
      ;REGISTERS AND EVENT COUNTERS. BY LOADING EACH EVENT COUNTER, THE
      ;SBL FLIP-FLOPS 59:56 WILL BE CLEARED BY SIGNALS W9 L, W10 L, W11 L, AND W12 L.

      1$: MOV    #PTER9,R2LOAD    ;SETUP TO START LOADING AT COUNTER 0
      2$: JSR    PC,LDRDR2        ;GO LOAD, READ AND CHECK REGISTER 2
      BEQ    3$                ;IF LOADED OK THEN CONTINUE
      ERRDF  2,,R2EROR        ;REGISTER 2 NOT EQUAL EXPECTED
      TRAP   C$ERDF
      .WORD  2
      .WORD  0
      .WORD  R2EROR
      CKLOOP
      TRAP   C$CLP1

      3$: MOV    #0,RREG6        ;LOAD ALL ZEROES INTO EVENT COUNTERS
      INC    R2LOAD            ;UPDATE THE POINTER TO NEXT COUNTER
      CMP    #PTER13,R2LOAD    ;CHECK IF ALL EVENT COUNTERS LOADED
      BNE    2$                ;IF NOT THEN LOAD THE NEXT EVENT COUNTER

      ;SET CDAL3 TO A ONE AND CDAL2 TO A 0 IN CONTROL REGISTER 0 TO SET THE
      ;SIGNAL TRSL2 L. THE SIGNAL TRSL2 L WILL ALLOW SBL BITS 59:56 TO BE
      ;READBACK ON TRDI BITS 59:56.
  
```

```

11573
11574 033012 052737 000010 002370 BIS #CDAL3,R0LOAD ;SETUP BITS TO BE LOADED
11575 033020 004737 006102 JSR PC,LDRDR0 ;GO LOAD, READ AND CHECK REGISTER 0
11576 033024 001405 BEQ 4$ ;IF LOADED OK THEN CONTINUE
11577 033026 ERRDF 1,,R0EROR ;REGISTER 0 NOT EQUAL EXPECTED.
11578 033026 104455 TRAP C$ERDF
11579 033030 000001 .WORD 1
11580 033032 000000 .WORD 0
11581 033034 004604 .WORD R0EROR
11582 033036 CKLOOP
11583 033036 104406 TRAP C$CLP1
11584
11585 ;ASSERT THE SIGNAL PTER4 L IN THE POINTER REGISTER VIA CONTROL REGISTER
11586 ;2. THIS IS DONE TO SETUP FOR A READBACK OF TRDI BITS 59:48.
11587
11588 033040 012737 000004 002376 4$: MOV #PTER4,R2LOAD ;SETUP BITS TO BE LOADED
11589 033046 004737 006134 JSR PC,LDRDR2 ;GO LOAD, READ AND CHECK REGISTER 2
11590 033052 001405 BEQ 5$ ;IF LOADED OK THEN CONTINUE
11591 033054 ERRDF 2,,R2EROR ;REGISTER 2 NOT EQUAL EXPECTED
11592 033054 104455 TRAP C$ERDF
11593 033056 000002 .WORD 2
11594 033060 000000 .WORD 0
11595 033062 004704 .WORD R2EROR
11596 033064 CKLOOP
11597 033064 104406 TRAP C$CLP1
11598
11599 ;READ CONTROL REGISTER 6 TO CHECK THAT SBL FLIP-FLOPS 59:56 ARE CLEARED.
11600 ;SBL BITS 59:56 ARE READBACK ON TRDI BITS 59:56 WHEN THE SIGNAL TRSI 2 L
11601 ;IS ASSERTED. THE SBL FLIP-FLOPS SHOULD HAVE BEEN CLEARED WHEN THE
11602 ;EVENT COUNTERS WERE LOADED.
11603
11604 033066 005037 002414 5$: CLR R6LOAD ;SETUP EXPECTED DATA
11605 033072 012737 170377 002416 MOV #170377,R6MASK ;SETUP TO CHECK ONLY TRDI 59:56 BITS
11606 033100 004737 006256 JSR PC,READR6 ;GO READ AND CHECK SBL 59:56 BITS
11607 033104 001405 BEQ 6$ ;IF ALL FLIP-FLOPS CLEARED THEN CONT
11608 033106 ERRDF 4,SBLERR,R026ER ;WRITING EVNT CNTR'S FAILED TO 0 SBL F/F'S 59:56
11609 033106 104455 TRAP C$ERDF
11610 033110 000004 .WORD 4
11611 033112 003416 .WORD SBLERR
11612 033114 004734 .WORD R026ER
11613 033116 CKLOOP
11614 033116 104406 TRAP C$CLP1
11615
11616 ;CLEAR CDAL3 IN CONTROL REGISTER 0 TO ASSERT THE SIGNAL TRSLO L. THE
11617 ;SIGNAL TRSLO L WILL ENABLE THE OUTPUTS OF THE TRACE RAM DATA IN BUFFERS
11618
11619 033120 042737 000010 002370 6$: BIC #CDAL3,R0LOAD ;SETUP BIT TO BE CLEARED
11620 033126 004737 006102 JSR PC,LDRDR0 ;GO LOAD, READ AND CHECK REGISTER 0
11621 033132 001405 BEQ 7$ ;IF LOADED OK THEN CONTINUE
11622 033134 ERRDF 1,,R0EROR ;REGISTER 0 NOT EQUAL EXPECTED
11623 033134 104455 TRAP C$ERDF
11624 033136 000001 .WORD 1
11625 033140 000000 .WORD 0
11626 033142 004604 .WORD R0EROR
11627 033144 CKLOOP
11628 033144 104406 TRAP C$CLP1

```

```

11629
11630 ;THE FOLLOWING SECTION OF CODE WILL LOAD ALL ZEROES INTO ALL THE TRACE
11631 ;RAM DATA IN BUFFERS. THIS WILL SELECT ADDRESS ZERO OF ALL THE AND ARRAYS.
11632
11633 033146 005037 002414 7$: CLR R6LOAD ;SETUP TO LOAD ALL ZEROES
11634 033152 005037 002416 CLR R6MASK ;SETUP TO CHECK ALL BITS
11635
11636 ;LOAD ALL ZEROES INTO TRACE RAM DATA IN BUFFER BITS TRDI 15:0
11637
11638 033156 004537 006426 JSR R5,TRDIBF ;LOAD, READ AND CHECK TRAM DATA IN BUF
11639 033162 000000 .WORD PTER5 ;SELECT TRDI BITS 15:0
11640
11641 ;LOAD ALL ZEROES INTO TRACE RAM DATA IN BUFFER BITS TRDI 31:16
11642
11643 033164 004537 006426 JSR R5,TRDIBF ;LOAD, READ AND CHECK TRAM DATA IN BUF
11644 033170 000006 .WORD PTER6 ;SELECT TRDI BITS 31:16
11645
11646 ;LOAD ALL ZEROES INTO TRACE RAM DATA IN BUFFER BITS TRDI 47:32
11647
11648 033172 004537 006426 JSR R5,TRDIBF ;LOAD, READ AND CHECK TRAM DATA IN BUF
11649 033176 000007 .WORD PTER7 ;SELECT TRDI BITS 47:32
11650
11651 ;LOAD ALL ZEROES INTO TRACE RAM DATA IN BUFFER BITS TRDI 59:48
11652
11653 033200 004537 006426 JSR R5,TRDIBF ;LOAD, READ AND CHECK TRAM DATA IN BUF
11654 033204 000010 .WORD PTER8 ;SELECT TRDI BITS 59:48
11655
11656 ;THE FOLLOWING SECTION OF CODE WILL WRITE DATA EQUAL TO 16 INTO ADDRESS
11657 ;ZERO OF THE AND ARRAY SELECTED BY PTERO L. THE REMAINING AND ARRAYS
11658 ;WILL BE WRITTEN WITH DATA EQUAL TO ZERO.
11659
11660 033206 012737 000000 002376 MOV #PTERO,R2LOAD ;SETUP TO SELECT AND ARRAY ZERO
11661 033214 012737 000016 002402 MOV #16,R4LOAD ;SETUP DATA FOR THE FIRST AND ARRAY
11662 033222 012737 170377 002406 MOV #170377,R4MASK ;SETUP TO CHECK ONLY AND ARRAY DATA BITS
11663 033230 004737 006134 8$: JSR PC,LDRDR2 ;LOAD, READ AND CHECK CONTROL REG 2
11664 033234 001405 BEQ 9$ ;IF LOADED OK THEN GO WRITE DATA
11665 033236 ERRDF 2,R2EROR ;REGISTER 2 NOT EQUAL EXPECTED
11666 033236 104455 TRAP C$ERDF
11667 033240 000002 .WORD 2
11668 033242 000000 .WORD 0
11669 033244 004704 .WORD R2EROR
11670 033246 CKLOOP
11671 033246 104406 TRAP C$CLP1
11672 033250 004737 006166 9$: JSR PC,LDRDAR ;GO LOAD, READ AND CHECK AND ARRAY
11673 033254 001405 BEQ 10$ ;IF LOADED OK THEN CONTINUE
11674 033256 ERRDF 3,ANDERR,R4EROR ;AND ARRAY DATA ERROR
11675 033256 104455 TRAP C$ERDF
11676 033260 000003 .WORD 3
11677 033262 003550 .WORD ANDERR
11678 033264 004720 .WORD R4EROR
11679 033266 CKLOOP
11680 033266 104406 TRAP C$CLP1
11681 033270 005037 002402 10$: CLR R4LOAD ;NOT LOAD REMAINING AND ARRAYS TO 0
11682 033274 005237 002376 INC R2LOAD ;UPDATE POINTER TO NEXT AND ARRAY
11683 033300 022737 000017 002376 CMP #PTER15,R2LOAD ;CHECK IF ALL AND ARRAYS WRITTEN
11684 033306 001350 BNE 8$ ;IF NOT THEN LOAD 0 INTO NEXT ARRAY

```



```

11685
11686 ;ASSERT THE SIGNAL PTER15 L IN THE POINTER REGISTER VIA CONTRROL REG 2
11687
11688 033310 004737 006134 JSR PC,LDRDR2 ;GO LOAD, READ AND CHECK REGISTER 2
11689 033314 001405 BEQ 11$ ;IF LOADED OK THEN CONTINUE
11690 033316 ERRDF 2,R2EROR ;REGISTER 2 NOT EQUAL EXPECTED
11691 033316 104455 TRAP C$ERDF
11692 033320 000002 .WORD 2
11693 033322 000000 .WORD 0
11694 033324 004704 .WORD R2EROR
11695 033326 CKLOOP
11696 033326 104406 TRAP C$CLP1
11697
11698 ;SELECT ADDRESS ONE IN THE OR ADDRESS REGISTER. LOCATION 1 WILL BE
11699 ;WRITTEN WITH DATA TO SET SBL58 FLIP-FLOP LATER ON IN TEST.
11700
11701 033330 012737 000001 002414 11$: MOV #1,R6LOAD ;SETUP ADDRESS TO BE LOADED
11702 033336 012737 177760 002416 MOV #177760,R6MASK ;SETUP TO IGNORE UNWANTED BITS
11703 033344 004737 006250 JSR PC,LDRDR6 ;GO LOAD, READ AND CHECK OR ADDRESS REG
11704 033350 001405 BEQ 12$ ;IF LOADED OK THEN CONTINUE
11705 033352 ERRDF 4,ORADR,R026ER ;OR ADDRESS REGISTER ERROR - ORAD 3:0
11706 033352 104455 TRAP C$ERDF
11707 033354 000004 .WORD 4
11708 033356 003161 .WORD ORADR
11709 033360 004734 .WORD R026ER
11710 033362 CKLOOP
11711 033362 104406 TRAP C$CLP1
11712
11713 ;LOAD LOCAT'JN ONE OF THE OR ARRAY RAMS WITH DATA EQUAL TO 20. THIS
11714 ;DATA PATTERN WILL SET THE SIGNLA OR04 L TO THE LOW STATE AND ALL OTHER
11715 ;OR ARRAY DATA BITS TO THE HIGH STATE. THIS DATA PATTERN WILL CAUSE
11716 ;SBL58 FLIP-FLOP TO BE SET TO THE HIGH STATE LATER ON IN THE TEST.
11717
11718 033364 012737 000020 002402 12$: MOV #BIT4,R4LOAD ;SETUP DATA TO BE LOADED
11719 033372 012737 177400 002406 MOV #177400,R4MASK ;SETUP TO IGNORE UNWANTED BITS
11720 033400 004737 006202 JSR PC,LDRDR4 ;GO LOAD, READ AND CHECK OR ARRAY RAM
11721 033404 001405 BEQ 13$ ;IF LOADED OK THEN CONTINUE
11722 033406 ERRDF 3,ORDATA,R4EROR ;OR ARRAY DATA ERROR
11723 033406 104455 TRAP C$ERDF
11724 033410 000003 .WORD 3
11725 033412 003512 .WORD ORDATA
11726 033414 004720 .WORD R4EROR
11727 033416 CKLOOP
11728 033416 104406 TRAP C$CLP1
11729
11730 ;SET CDAL4 TO A 1 IN CONTROL REGISTER 0. CDAL4 ON A 1 WILL ENABLE THE
11731 ;OUTPUTS OF ALL THE AND AND OR ARRAY RAMS AT THE SAME TIME.
11732
11733 033420 052737 000020 002370 13$: BIS #CDAL4,R0LOAD ;SETUP BE TO BE CLEARED
11734 033426 04737 006102 JSR PC,LDRDR0 ;GO LOAD, READ AND CHECK REGISTER 0
11735 033432 01405 BEQ 14$ ;IF LOADED OK THEN CONTINUE
11736 033434 ERRDF 1,R0EROR ;REGISTER 0 NOT EQUAL EXPECTED
11737 033434 104455 TRAP C$ERDF
11738 033436 000001 .WORD 1
11739 033440 000000 .WORD 0
11740 033442 004604 .WORD R0EROR
  
```

```

11741 033444          CKLOOP
11742 033444 104406   TRAP    C$CLP1
11743
11744                :READ BOTH THE AND ARRAY RAM AND THE OR ARRAY RAMS DATA. A DATA
11745                :PATTERN OF 16 WAS WRITTEN INTO THE FIRST AND ARRAY AND ALL ZEROES
11746                :WERE WRITTEN INTO THE REMAINING AND ARRAYS. A DATA PATTERN EQUAL
11747                :TO 16 SHOULD BE READ BACK FROM THE AND ARRAY DO TO THE WIRED OR
11748                :EFFECT OF THE AND ARRAY OUTPUTS. A DATA PATTERN EQUAL TO 20 SHOULD
11749                :BE READ BACK FROM THE OR ARRAY RAMS.
11750
11751 033446 112737 0000 6 002405 14$:  MOVB    #16,R4GOOD+1      :ADD AND ARRAY DATA TO OR ARRAY DATA
11752 033454 012737 170000 002406     MOV     #170000,R4MASK    :SETUP TO CHECK AND/OR ARRAY DATA
11753 033462 004737 006216             JSR     PC,READR4        :GO READ AND CHECK AND/OR ARRAY DATA
11754 033466 001405             BEQ     15$              :IF DATA OK THEN CONTINUE
11755 033470             ERRDF   3,ANDOR,R4EROR    :AND/OR ARRAY RAM DATA ERROR
11756 033470 104455             TRAP    C$ERDF
11757 033472 000003             .WORD   3
11758 033474 003647             .WORD   ANDOR
11759 033476 004720             .WORD   R4EROR
11760 033500             CKLOOP
11761 033500 104406             TRAP    C$CLP1
11762
11763                :SET CDAL7 TO A ONE IN CONTROL REGISTER 0 TO CAUSE THE FOUT FLIP-
11764                :FLOPS TO BE USED TO ADDRESS THE OR ARRAY RAMS.
11765
11766 033502 052737 000200 002370 15$:  BIS     #CDAL7,ROLOAD    :SETUP BIT TO BE LOADED
11767 033510 004737 006102             JSR     PC,LDRDRO        :GO LOAD, READ AND CHECK REGISTER 0
11768 033514 001405             BEQ     16$              :IF LOADED OK THEN CONTINUE
11769 033516             ERRDF   1,ROEROR    :REGISTER 0 NOT EQUAL EXPECTED
11770 033516 104455             TRAP    C$ERDF
11771 033520 000001             .WORD   1
11772 033522 000000             .WORD   0
11773 033524 004604             .WORD   ROEROR
11774 033526             CKLOOP
11775 033526 104406             TRAP    C$CLP1
11776
11777                :SET AND CLEAR CDAL6 IN CONTROL REGISTER 0. SETTING AND CLEARING CDAL6
11778                :WILL CAUSE THE SIGNALS TRANSI H AND TRST L TO BE PULSED, WHICH WILL
11779                :CAUSE THE SIGNAL ANST L TO BE PULSED, WHICH WILL CAUSE THE SIGNAL
11780                :ORST L TO BE PULSED. WHEN THE SIGNAL ANST L IS PULSED
11781                :A COUNT DOWN PULSE WILL BE ISSUED TO EVENT COUNTER 0 BECAUSE OF THE
11782                :AND ARRAY DATA PATTERN (16). A BORROW SHOULD BE GENERATED FOR EVENT
11783                :COUNTER 0 BECAUSE ALL ZEROES WERE LOADED INTO THE EVENT COUNTERS. A
11784                :BORROW BEING GENERATED ALONG WITH THE COUNT DOWN PULSE WILL CAUSE THE
11785                :OUTPUT OF THE FOUT0 FLIP-FLOP TO GO TO THE LOW STATE, THUS SELECTING
11786                :ADDRESS ONE ON THE OR ADDRESS LINES ORAD 3:0. SBL56 FLIP-FLOP SHOULD
11787                :ALSO GET SET AS A RESULT OF THE BORROW AND THE COUNT DOWN PULSE. WHEN
11788                :THE SIGNAL ORST L IS PULSED, DATA BITS 4 AND 5 OF ADDRESS ONE OF
11789                :THE OR ARRAY RAM WILL BE LOADED INTO SBL5 FLIP-FLOPS 59 AND 58, THUS
11790                :SETTING SBL58 FLIP-FLOP TO THE HIGH STATE.
11791
11792 033530 004737 006640 16$:  JSR     PC,TRANST        :SET AND CLEAR CDAL6 IN CONTROL REG 0
11793
11794                :WITH CDAL7 SET TO A ONE, READ CONTROL REGISTER 6 TO CHECK THAT ONLY
11795                :FOUT0 FLIP-FLOP IS SET TO A ONE. THE FOUT FLIP-FLOPS ARE USED TO
11796                :ADDRESS THE OR ADDRESS REGISTER VIA SIGNAL LINES ORAD 3:0.
    
```

```

1797
11798 033534 012737 000001 002414 18$: MOV #1,R6LOAD ;SETUP EXPECTED ADDRESS TO BE ONE
11799 033542 012737 177760 002416 MOV #177760,R6MASK ;SETUP TO IGNORE UNWANTED BITS
11800 033550 004737 006256 JSR PC,READR6 ;GO READ FOUT FLIP-FLOPS 3:0
11801 033554 001405 BEQ 19$ ;IF EQUAL TO A ONE THEN CONTINUE
11802 033556 ERRDF 4,EVNTCT,EVNTER ;EVENT COUNTER OR FOUT 3:0 ERROR
11803 033556 104455 TRAP C$ERDF
11804 033560 000004 .WORD 4
11805 033562 003213 .WORD EVNTCT
11806 033564 005024 .WORD EVNTER
11807 033566 CKLOOP
11808 033566 104406 TRAP C$CLP1
11809
11810 ;SET CDAL3 TO A ONE AND CDAL2 TO A ZERO IN CONTROL REGISTER 0 TO
11811 ;ASSERT THE SIGNAL TRSL2 L. THIS SIGNAL WILL ALLOW THE SBL FLIP-FLOPS
11812 ;TO BE READBACK ON THE TRDI 59:56 SIGNAL LINES.
11813
11814 033570 052737 000010 002370 19$: BIS #CDAL3,ROLOAD ;SETUP BITS TO BE LOADED
11815 033576 004737 006102 JSR PC,LDRDR0 ;GO LOAD, READ AND CHECK REGISTER 0
11816 033602 001405 BEQ 20$ ;IF LOADED OK THEN CONTINUE
11817 033604 ERRDF 1,,ROEROR ;REGISTER 0 NOT EQUAL EXPECTED
11818 033604 104455 TRAP C$ERDF
11819 033606 000001 .WORD 1
11820 033610 000000 .WORD 0
11821 033612 004604 .WORD ROEROR
11822 033614 CKLOOP
11823 033614 104406 TRAP C$CLP1
11824
11825 ;ASSERT THE SIGNAL PTER4 L IN POINTER REG VIA CONTROL REG 2. THIS IS
11826 ;TO SETUP FOR A READBACK OF THE SBL F/F'S ON TRDI 59:56 SIGNAL LINES.
11827
11828 033616 012737 000004 002376 20$: MOV #PTER4,R2LOAD ;SETUP BITS TO BE LOADED
11829 033624 004737 006134 JSR PC,LDRDR2 ;GO LOAD, READ AND CHECK REGISTER 2
11830 033630 001405 BEQ 21$ ;IF LOADED OK THEN CONTINUE
11831 033632 ERRDF 2,,R2EROR ;REGISTER 2 NOT EQUAL EXPECTED
11832 033632 104455 TRAP C$ERDF
11833 033634 000002 .WORD 2
11834 033636 000000 .WORD 0
11835 033640 004704 .WORD R2EROR
11836 033642 CKLOOP
11837 033642 104406 TRAP C$CLP1
11838
11839 ;READ CONTROL REGISTER 6 TO CHECK THAT SBL FLIP-FLOPS 58 AND 56 ARE
11840 ;SET AND THAT SBL FLIP-FLOPS 59 AND 57 ARE CLEARED. SBL BITS 59:56
11841 ;ARE READBACK ON TRDI 59:56 SIGNAL LINES WHEN TRSL2 L IS ASSERTED.
11842
11843 033644 012737 002400 002414 21$: MOV #BIT10:BIT8,R6LOAD ;SETUP TO EXPECT SBL 58 AND 56 SET
11844 033652 012737 170377 002416 MOV #170377,R6MASK ;SETUP TO CHECK ONLY SBL BITS
11845 033660 004737 006256 JSR PC,READR6 ;GO READ AND CHECK SBL BITS
11846 033664 001405 BEQ 22$ ;IF SBL 58 AND 56 SET THEN CONT
11847 033666 ERRDF 4,SBLERR,R026ER ;SBL 59:56 FLIP-FLOP ERROR
11848 033666 104455 TRAP C$ERDF
11849 033670 000004 .WORD 4
11850 033672 003416 .WORD SBLERR
11851 033674 004734 .WORD R026ER
11852 033676 CKLOOP

```

```

11853 033676 104406 TRAP C$CLP1
11854
11855 ;LOAD EVENT COUNTERS 0 AND 2 AGAIN WITH 0 TO CHECK THAT THE SBL
11856 ;FLIP-FLOPS ARE CLEARED WHEN THE SIGNALS W9 L AND W11 L ARE ISSUED
11857 ;FROM LOADING THE EVENT COUNTERS.
11858
11859 033700 012737 000011 002376 22$: MOV #PTER9,R2LOAD ;SETUP BITS TO BE LOADED
11860 033706 004737 006134 23$: JSR PC,LDRDR2 ;GO LOAD, READ AND CHECK REGISTER 2
11861 033712 001405 BEQ 24$ ;IF LOADED OK THEN CONTINUE
11862 033714 ERRDF 2,,R2EROR ;REGISTER 2 NOT EQUAL EXPECTED
11863 033714 104455 TRAP C$ERDF
11864 033716 000002 .WORD 2
11865 033720 000000 .WORD 0
11866 033722 004704 .WORD R2EROR
11867 033724 CKLOOP
11868 033724 104406 TRAP C$CLP1
11869 033726 012777 000000 146422 24$: MOV #0,R6 ;CLEAR EVENT COUNTERS 0 AND 2
11870 033734 022737 000013 002376 CMP #PTER11,R2LOAD ;CHECK TO EVENT COUNTER 2 LOADED YET
11871 033742 001404 BEQ 25$ ;IF YES THEN CONTINUE
11872 033744 062737 000002 002376 ADD #2,R2LOAD ;UPDATE POINTER REGISTER TO COUNTER 2
11873 033752 000755 BR 23$ ;GO LOAD EVENT COUNTER 2
11874
11875 ;ASSERT THE SIGNAL PTER4 L IN THE POINTER REGISTER TO SETUP FOR A
11876 ;READBCK OF THE SBL BITS ON THE TRDI SIGNAL LINES 59:56. WITH THE
11877 ;SIGNAL TRSL2 L ASSERTED, THE SBL FLIP-FLOPS WILL BE READBACK ON
11878 ;TRDI BITS 59:56 WHEN A READ COMMAND IS ISSUED TO CONTROL REGISTER 6.
11879
11880 033754 012737 000004 002376 25$: MOV #PTER4,R2LOAD ;SETUP BITS TO BE LOADED
11881 033762 004737 006134 JSR PC,LDRDR2 ;GO LOAD, READ AND CHECK REGISTER 2
11882 033766 001405 BEQ 26$ ;IF LOADED OK THEN CONTINUE
11883 033770 ERRDF 2,,R2EROR ;REGISTER 2 NOT EQUAL EXPECTED
11884 033770 104455 TRAP C$ERDF
11885 033772 000002 .WORD 2
11886 033774 000000 .WORD 0
11887 033776 004704 .WORD R2EROR
11888 034000 CKLOOP
11889 034000 104406 TRAP C$CLP1
11890
11891 ;READ CONTROL REGISTER 6 AGAIN TO CHECK THAT LOADING EVENT COUNTERS
11892 ;0 AND 2 CLEARED SBL FLIP-FLOPS 58 AND 56.
11893
11894 034002 005037 002414 26$: CLR R6LOAD ;SETUP TO EXPECT SBL FLIP-FLOPS AS 0
11895 034006 004737 006256 JSR PC,READR6 ;GO READ AND CHECK SBL FLIP-FLOPS
11896 034012 001404 BEQ 27$ ;IF SBL F/F'S = 0 THEN CONTINUE
11897 034014 ERRDF 4,SBLERR,R026ER ;WRITING EVNT CNTR'S FAILED TO 0 THE SBL F/F'S
11898 034014 104455 TRAP C$ERDF
11899 034016 000004 .WORD 4
11900 034020 003416 .WORD SBLERR
11901 034022 004734 .WORD R026ER
11902 034024 27$: ENDSEG
11903 034024 10000$: TRAP C$ESEG
11904 034024 104405 TRAP C$ESEG
11905 034026 ENDTST
11906 034026 L10167: TRAP C$ESEG
11907 034026 104401 TRAP C$ESEG

```

```

11908 .SBTTL TEST 62: SBL59 AND SBL57 FLIP-FLOP TEST
11909
11910 :++
11911 : THIS TEST WILL CHECK THAT SBL57 AND SBL59 FLIP-FLOPS CAN BE SET AND CLEARED.
11912 : SBL56 AND SBL58 ARE CHECKED TO REMAIN CLEARED DURING THIS TEST. SBL 59:56
11913 : FLIP-FLOPS ARE CHECKED BY THE PROGRAM ON THE TRACE RAM DATA IN BUS WHEN THE
11914 : SIGNAL 'TRSL2 L' IS ASSERTED LOW. SBL 59:56 FLIP-FLOPS WILL BE READBACK ON
11915 : TRDI 59:57 SIGNAL LINES. SBL56 FLIP-FLOP IS SET VIA A BORROW FROM EVENT
11916 : COUNTER 1 AND EVENT COUNTER 1 COUNT DOWN PULSE. SBL57 FLIP-FLOP IS CLEARED
11917 : BY RELOADING EVENT COUNTER 1. SBL5 FLIP-FLOP IS SET BY 'OR ARRAY RAM' DATA
11918 : BIT ORO5 L BEING SET LOW AND THE SIGNAL ORST L BEING PULSED. SBL59
11919 : FLIP-FLOP IS CLEARED BY RELOADING EVENT COUNTER 3.
11920 :--
11921
11922 034030          BGNTST
11923 034030          T62::
11924 034030 004737 005474      JSR      PC,INITED          ;SELECT AND INITIALIZE STATE ANALYZER
11925 034034          BGNSEG
11926 034034 104404          TRAP     C$BSEG
11927
11928          ;CLEAR CDAL4 IN CONTROL REGISTER 0. CDAL4 ON A ZERO WILL ALLOW ONLY ONE
11929          ;AND/OR ARRAY RAM TO BE SELECTED AT A TIME.
11930
11931 034036 105037 002370      CLR#    R0LOAD          ;SETUP BITS TO BE LOADED
11932 034042 004737 006102      JSR      PC,LDRDR0      ;GO LOAD, READ AND CHECK REGISTER 0
11933 034046 001405          BEQ      1$             ;IF LOADED OK THEN CONTINUE
11934 034050          ERRDF 1,R0EROR          ;REGISTER 0 NOT EQUAL EXPECTED
11935 034050 104455          TRAP     C$ERDF
11936 034052 000001          .WORD   1
11937 034054 000000          .WORD   0
11938 034056 004604          .WORD   R0EROR
11939 034060          CKLOOP
11940 034060 104406          TRAP     C$CLP1
11941
11942          ;THE FOLLOWING LOOP WILL LOAD ZEROES INTO EACH OF THE EVENT COUNTER
11943          ;REGISTERS AND EVENT COUNTERS. BY LOADING EACH EVENT COUNTER, THE
11944          ;SBL FLIP-FLOPS 59:56 WILL BE CLEARED BY SIGNALS W9 L, W10 L, W11 L, AND W12 L.
11945
11946 034062 012737 000011 002376 1$:  MOV     #PTER9,R2LOAD      ;SETUP TO START LOADING AT COUNTER 0
11947 034070 004737 006134 2$:  JSR      PC,LDRDR2      ;GO LOAD, READ AND CHECK REGISTER 2
11948 034074 001405          BEQ      3$             ;IF LOADED OK THEN CONTINUE
11949 034076          ERRDF 2,R2EROR          ;REGISTER 2 NOT EQUAL EXPECTED
11950 034076 104455          TRAP     C$ERDF
11951 034100          .WORD   2
11952 034102 000000          .WORD   0
11953 034104 004704          .WORD   R2EROR
11954 034106          CKLOOP
11955 034106 104406          TRAP     C$CLP1
11956 034110 012777 000000 146240 3$:  MOV     #0,RREG6         ;LOAD ALL ZEROES INTO EVENT COUNTERS
11957 034116 005237 002376          INC     R2LOAD          ;UPDATE THE POINTER TO NEXT COUNTER
11958 034122 022737 000015 002376          CMP     #PTER13,R2LOAD  ;CHECK IF ALL EVENT COUNTERS LOADED
11959 034130 001357          BNE     2$             ;IF NOT THEN LOAD THE NEXT EVENT COUNTER
11960
11961          ;SET CDAL3 TO A ONE AND CDAL2 TO A 0 IN CONTROL REGISTER 0 TO SET THE
11962          ;SIGNAL TRSL2 L. THE SIGNAL TRSL2 L WILL ALLOW SBL BITS 59:56 TO BE
11963          ;READBACK ON TRDI BITS 59:56.

```

```

11964
11965 034132 052737 000010 002370      BIS      #CDAL3,ROLOAD      ;SETUP BITS TO BE LOADED
11966 034140 004737 006102              JSR      PC,LDRDR0      ;GO LOAD, READ AND CHECK REGISTER 0
11967 034144 001405              BEQ      4$             ;IF LOADED OK THEN CONTINUE
11968 034146              ERRDF    1,,ROEROR      ;REGISTER 0 NOT EQUAL EXPECTED.
11969 034146 104455              TRAP    C$ERDF
11970 034150 000001              .WORD   1
11971 034152 000000              .WORD   0
11972 034154 004604              .WORD   ROEROR
11973 034156              CKLOOP
11974 034156 104406              TRAP    C$CLP1
11975
11976              ;ASSERT THE SIGNAL PTER4 L IN THE POINTER REGISTER VIA CONTROL REGISTER
11977              ;2. THIS IS DONE TO SETUP FOR A READBACK OF TRDI BITS 59:48.
11978
11979 034160 012737 000004 002376 4$:      MOV      #PTER4,R2LOAD  ;SETUP BITS TO BE LOADED
11980 034166 004737 006134              JSR      PC,LDRDR2      ;GO LOAD, READ AND CHECK REGISTER 2
11981 034172 001405              BEQ      5$             ;IF LOADED OK THEN CONTINUE
11982 034174              ERRDF    2,,R2EROR      ;REGISTER 2 NOT EQUAL EXPECTED
11983 034174 104455              TRAP    C$ERDF
11984 034176 000002              .WORD   2
11985 034200 000000              .WORD   0
11986 034202 004704              .WORD   R2EROR
11987 034204              CKLOOP
11988 034204 104406              TRAP    C$CLP1
11989
11990              ;READ CONTROL REGISTER 6 TO CHECK THAT SBL FLIP-FLOPS 59:56 ARE CLEARED.
11991              ;SBL BITS 59:56 ARE READBACK ON TRDI BITS 59:56 WHEN THE SIGNAL TRSL2 L
11992              ;IS ASSERTED. THE SBL FLIP-FLOPS SHOULD HAVE BEEN CLEARED WHEN THE
11993              ;EVENT COUNTERS WERE LOADED.
11994
11995 034206 005037 002414 002416 5$:      CLR      R6LOAD         ;SETUP EXPECTED DATA
11996 034212 012737 170377 002416      MOV      #170377,R6MASK ;SETUP TO CHECK ONLY TRDI 59:56 BITS
11997 034220 004737 006256              JSR      PC,READR6      ;GO READ AND CHECK SBL 59:56 BITS
11998 034224 001405              BEQ      6$             ;IF ALL FLIP-FLOPS CLEARED THEN CONT
11999 034226              ERRDF    4,SBLERR,R026ER ;WRITING EVNT CNTR'S FAILED TO 0 SBL F/F'S 59:56
12000 034226 104455              TRAP    C$ERDF
12001 034230 000004              .WORD   4
12002 034232 003416              .WORD   SBLERR
12003 034234 004734              .WORD   R026ER
12004 034236              CKLOOP
12005 034236 104406              TRAP    C$CLP1
12006
12007              ;CLEAR CDAL3 IN CONTROL REGISTER 0 TO ASSERT THE SIGNAL TRSLO L. THE
12008              ;SIGNAL TRSLO L WILL ENABLE THE OUTPUTS OF THE TRACE RAM DATA IN BUFFERS
12009
12010 034240 042737 000010 002370 6$:      BIC      #CDAL3,ROLOAD  ;SETUP BIT TO BE CLEARED
12011 034246 004737 006102              JSR      PC,LDRDR0      ;GO LOAD, READ AND CHECK REGISTER 0
12012 034252 001405              BEQ      7$             ;IF LOADED OK THEN CONTINUE
12013 034254              ERRDF    1,,ROEROR      ;REGISTER 0 NOT EQUAL EXPECTED
12014 034254 104455              TRAP    C$ERDF
12015 034256 000001              .WORD   1
12016 034260 000000              .WORD   0
12017 034262 004604              .WORD   ROEROR
12018 034264              CKLOOP
12019 034264 104406              TRAP    C$CLP1
  
```

```

12020
12021 ;THE FOLLOWING SECTION OF CODE WILL LOAD ALL ZEROES INTO ALL THE TRACE
12022 ;RAM DATA IN BUFFERS. THIS WILL SELECT ADDRESS ZERO OF ALL THE AND ARRAYS.
12023
12024 034266 005037 002414 7$: CLR R6LOAD ;SETUP TO LOAD ALL ZEROES
12025 034272 005037 002416 CLR R6MASK ;SETUP TO CHECK ALL BITS
12026
12027 ;LOAD ALL ZEROES INTO TRACE RAM DATA IN BUFFER BITS TRDI 15:0
12028
12029 034276 004537 006426 JSR R5,TRDIBF ;LOAD, READ AND CHECK TRAM DATA IN BUF
12030 034302 000005 .WORD PTER5 ;SELECT TRDI BITS 15:0
12031
12032 ;LOAD ALL ZEROES INTO TRACE RAM DATA IN BUFFER BITS TRDI 31:16
12033
12034 034304 004537 006426 JSR R5,TRDIBF ;LOAD, READ AND CHECK TRAM DATA IN BUF
12035 034310 000006 .WORD PTER6 ;SELECT TRDI BITS 31:16
12036
12037 ;LOAD ALL ZEROES INTO TRACE RAM DATA IN BUFFER BITS TRDI 47:32
12038
12039 034312 004537 006426 JSR R5,TRDIBF ;LOAD, READ AND CHECK TRAM DATA IN BUF
12040 034316 000007 .WORD PTER7 ;SELECT TRDI BITS 47:32
12041
12042 ;LOAD ALL ZEROES INTO TRACE RAM DATA IN BUFFER BITS TRDI 59:48
12043
12044 034320 004537 006426 JSR R5,TRDIBF ;LOAD, READ AND CHECK TRAM DATA IN BUF
12045 034324 000010 .WORD PTER8 ;SELECT TRDI BITS 59:48
12046
12047 ;THE FOLLOWING SECTION OF CODE WILL WRITE DATA EQUAL TO 15 INTO ADDRESS
12048 ;ZERO OF THE AND ARRAY SELECTED BY PTERO L. THE REMAINING AND ARRAYS
12049 ;WILL BE WRITTEN WITH DATA EQUAL TO ZERO.
12050
12051 034326 012737 000000 002376 MOV #PTERO,R2LOAD ;SETUP TO SELECT AND ARRAY ZERO
12052 034334 012737 000015 002402 MOV #15,R4LOAD ;SETUP DATA FOR THE FIRST AND ARRAY
12053 034342 012737 170377 002406 MOV #170377,R4MASK ;SETUP TO CHECK ONLY AND ARRAY DATA BITS
12054 034350 004737 006134 8$: JSR PC,LDRDR2 ;LOAD, READ AND CHECK CONTROL REG 2
12055 034354 001405 BEQ 9$ ;IF LOADED OK THEN GO WRITE DATA
12056 034356 104455 ERRDF 2,R2EROR ;REGISTER 2 NOT EQUAL EXPECTED
12057 034356 104455 TRAP C$ERDF
12058 034360 000002 .WORD 2
12059 034362 000000 .WORD 0
12060 034364 004704 .WORD R2EROR
12061 034366 CKLOOP
12062 034366 104406 TRAP C$CLP1
12063 034370 004737 006166 9$: JSR PC,LDRDRAR ;LOAD, READ AND CHECK AND ARRAY
12064 034374 001405 BEQ 10$ ;IF LOADED OK THEN CONTINUE
12065 034376 104455 ERRDF 3,ANDERR,R4EROR ;AND ARRAY DATA ERROR
12066 034376 104455 TRAP C$ERDF
12067 034400 000003 .WORD 3
12068 034402 003550 .WORD ANDERR
12069 034404 004720 .WORD R4EROR
12070 034406 CKLOOP
12071 034406 104406 TRAP C$CLP1
12072 034410 005037 002402 10$: CLR R4LOAD ;NOT LOAD REMAINING AND ARRAYS TO 0
12073 034414 005237 002376 INC R2LOAD ;UPDATE POINTER TO NEXT AND ARRAY
12074 034420 022737 000017 002376 CMP #PTER15,R2LOAD ;CHECK IF ALL AND ARRAYS WRITTEN
12075 034426 001350 BNE 8$ ;IF NOT THEN LOAD 0 INTO NEXT ARRAY

```

```

12076
12077 ;ASSERT THE SIGNAL PTER15 L IN THE POINTER REGISTER VIA CONTRROL REG 2
12078
12079 034430 004737 006134 JSR PC,LDRDR2 ;GO LOAD, READ AND CHECK REGISTER 2
12080 034434 001405 BEQ 11$ ;IF LOADED OK THEN CONTINUE
12081 034436 ERRDF 2,R2EROR ;REGISTER 2 NOT EQUAL EXPECTED
12082 034436 104455 TRAP C$ERDF
12083 034440 000002 .WORD 2
12084 034442 000000 .WORD 0
12085 034444 004704 .WORD R2EROR
12086 034446 CKLOOP
12087 034446 104406 TRAP C$CLP1
12088
12089 ;SELECT ADDRESS TWO IN THE OR ADDRESS REGISTER. LOCATION 2 WILL BE
12090 ;WRITTEN WITH DATA TO SET SBL59 FLIP-FLOP LATER ON IN TEST.
12091
12092 034450 012737 000002 002414 11$: MOV #2,R6LOAD ;SETUP ADDRESS TO BE LOADED
12093 034456 012737 177760 002416 MOV #177760,R6MASK ;SETUP TO IGNORE UNWANTED BITS
12094 034464 004737 006250 JSR PC,LDRDR6 ;GO LOAD, READ AND CHECK OR ADDRESS REG
12095 034470 001405 BEQ 12$ ;IF LOADED OK THEN CONTINUE
12096 034472 ERRDF 4,ORADR,R026ER ;OR ADDRESS REGISTER ERROR - ORAD 3:0
12097 034472 104455 TRAP C$ERDF
12098 034474 000004 .WORD 4
12099 034476 003161 .WORD ORADR
12100 034500 004734 .WORD R026ER
12101 034502 CKLOOP
12102 034502 104406 TRAP C$CLP1
12103
12104 ;LOAD LOCATION TWO OF THE OR ARRAY RAMS WITH DATA EQUAL TO 40. THIS
12105 ;DATA PATTERN WILL SET THE SIGNLA OROS L TO THE LOW STATE AND ALL OTHER
12106 ;OR ARRAY DATA BITS TO THE HIGH STATE. THIS DATA PATTERN WILL CAUSE
12107 ;SBL59 FLIP-FLOP TO BE SET TO THE HIGH STATE LATER ON IN THE TEST.
12108
12109 034504 012737 000040 002402 12$: MOV #BITS,R4LOAD ;SETUP DATA TO BE LOADED
12110 034512 012737 177400 002406 MOV #177400,R4MASK ;SETUP TO IGNORE UNWANTED BITS
12111 034520 004737 006202 JSR PC,LDRDR4 ;GO LOAD, READ AND CHECK OR ARRAY RAM
12112 034524 001405 BEQ 13$ ;IF LOADED OK THEN CONTINUE
12113 034526 ERRDF 3,ORDATA,R4EROR ;OR ARRAY DATA ERROR
12114 034526 104455 TRAP C$ERDF
12115 034530 000003 .WORD 3
12116 034532 003512 .WORD ORDATA
12117 034534 004720 .WORD R4EROR
12118 034536 CKLOOP
12119 034536 104406 TRAP C$CLP1
12120
12121 ;SET CDAL4 TO A 1 IN CONTROL REGISTER 0. CDAL4 ON A 1 WILL ENABLE THE
12122 ;OUTPUTS OF ALL THE AND AND OR ARRAY RAMS AT THE SAME TIME.
12123
12124 034540 052737 000020 002370 13$: BIS #CDAL4,R0LOAD ;SETUP BE TO BE CLEARED
12125 034546 004737 006102 JSR PC,LDRDR0 ;GO LOAD, READ AND CHECK REGISTER 0
12126 034552 001405 BEQ 14$ ;IF LOADED OK THEN CONTINUE
12127 034554 ERRDF 1,R0EROR ;REGISTER 0 NOT EQUAL EXPECTED
12128 034554 104455 TRAP C$ERDF
12129 034556 000001 .WORD 1
12130 034560 000000 .WORD 0
12131 034562 004604 .WORD R0EROR

```



```

12132 034564          CKLOOP
12133 034564 104406  TRAP  C$CLP1
12134
12135                ;READ BOTH THE AND ARRAY RAM AND THE OR ARRAY RAMS DATA. A DATA
12136                ;PATTERN OF 15 WAS WRITTEN INTO THE FIRST AND ARRAY AND ALL ZEROES
12137                ;WERE WRITTEN INTO THE REMAINING AND ARRAYS. A DATA PATTERN EQUAL
12138                ;TO 15 SHOULD BE READ BACK FROM THE AND ARRAY DO TO THE WIRED OR
12139                ;EFFECT OF THE AND ARRAY OUTPUTS. A DATA PATTERN EQUAL TO 40 SHOULD
12140                ;BE READ BACK FROM THE OR ARRAY RAMS.
12141
12142 034566 112737 000015 002405 14$:  MOVB  #15,R4GOOD+1          ;ADD AND ARRAY DATA TO OR ARRAY DATA
12143 034574 012737 170000 002406      MOV   #170000,R4MASK      ;SETUP TO CHECK AND/OR ARRAY DATA
12144 034602 004737 006216              JSR   PC,READR4         ;GO READ AND CHECK AND/OR ARRAY DATA
12145 034606 001405                    BEQ   15$              ;IF DATA OK THEN CONTINUE
12146 034610                          ERRDF 3,ANDOR,R4EROR      ;AND/OR ARRAY RAM DATA ERROR
12147 034610 104455                    TRAP  C$ERDF
12148 034612 000003                    .WORD 3
12149 034614 003647                    .WORD ANDOR
12150 034616 004720                    .WORD R4EROR
12151 034620                          CKLOOP
12152 034620 104406                    TRAP  C$CLP1
12153
12154                ;SET CDAL7 TO A ONE IN CONTROL REGISTER 0 TO CAUSE THE FOUT FLIP-
12155                ;FLOPS TO BE USED TO ADDRESS THE OR ARRAY RAMS.
12156
12157 034622 052737 000200 002370 15$:  BIS   #CDAL7,ROLOAD     ;SETUP BIT TO BE LOADED
12158 034630 004737 006102              JSR   PC,LDRDRO        ;GO LOAD, READ AND CHECK REGISTER 0
12159 034634 001405                    BEQ   16$              ;IF LOADED OK THEN CONTINUE
12160 034636                          ERRDF 1,ROEROR          ;REGISTER 0 NOT EQUAL EXPECTED
12161 034636 104455                    TRAP  C$ERDF
12162 034640 000001                    .WORD 1
12163 034642 000000                    .WORD 0
12164 034644 004604                    .WORD ROEROR
12165 034646                          CKLOOP
12166 034646 104406                    TRAP  C$CLP1
12167
12168                ;SET AND CLEAR CDAL6 IN CONTROL REGISTER 0. SETTING AND CLEARING CDAL6
12169                ;WILL CAUSE THE SIGNALS TRANST H AND TRST L TO BE PULSED, WHICH WILL
12170                ;CAUSE THE SIGNAL ANST L TO BE PULSED, WHICH WILL CAUSE THE SIGNAL
12171                ;ORST L TO BE PULSED. WHEN THE SIGNAL ANST L IS PULSED
12172                ;A COUNT DOWN PULSE WILL BE ISSUED TO EVENT COUNTER 1 BECAUSE OF THE
12173                ;AND ARRAY DATA PATTERN (15). A BORROW SHOULD BE GENERATED FOR EVENT
12174                ;COUNTER 1 BECAUSE ALL ZEROES WERE LOADED INTO THE EVENT COUNTERS. A
12175                ;BORROW BEING GENERATED ALONG WITH THE COUNT DOWN PULSE WILL CAUSE THE
12176                ;OUTPUT OF THE FOUT1 FLIP-FLOP TO GO TO THE LOW STATE, THUS SELECTING
12177                ;ADDRESS TWO ON THE OR ADDRESS LINES ORAD 3:0. SBL57 FLIP-FLOP SHOULD
12178                ;ALSO GET SET AS A RESULT OF THE BORROW AND THE COUNT DOWN PULSE. WHEN
12179                ;THE SIGNAL ORST L IS PULSED, DATA BITS 4 AND 5 OF ADDRESS TWO OF
12180                ;THE OR ARRAY RAM WILL BE LOADED INTO SBL FLIP-FLOPS 59 AND 58, THUS
12181                ;SETTING SBL59 FLIP-FLOP TO THE HIGH STATE.
12182
12183 034650 004737 006640 16$:  JSR   PC,TRANST          ;SET AND CLEAR CDAL6 IN CONTROL REG 0
12184
12185                ;WITH CDAL7 SET TO A ONE, READ CONTROL REGISTER 6 TO CHECK THAT ONLY
12186                ;FOUT1 FLIP-FLOP IS SET TO A ONE. THE FOUT FLIP-FLOPS ARE USED TO
12187                ;ADDRESS THE OR ADDRESS REGISTER VIA SIGNAL LINES URAD 3:0.

```

```

12188
12189 034654 012737 000002 002414 18$: MOV #2,R6LOAD ;SETUP EXPECTED ADDRESS TO BE TWO
12190 034662 012737 177760 002416 MOV #177760,R6MASK ;SETUP TO IGNORE UNWANTED BITS
12191 034670 004737 006256 JSR PC,READR6 ;GO READ FOUT FLIP-FLOPS 3:0
12192 034674 001405 BEQ 19$ ;IF EQUAL TO A ONE THEN CONTINUE
12193 034676 ERRDF 4,EVNTCT,EVNTER ;EVENT COUNTER OR FOUT 3:0 ERROR
12194 034676 104455 TRAP C$ERDF
12195 034700 000004 .WORD 4
12196 034702 003213 .WORD EVNTCT
12197 034704 005024 .WORD EVNTER
12198 034706 CKLOOP
12199 034706 104406 TRAP C$CLP1
12200
12201 ;SET CDAL3 TO A ONE AND CDAL2 TO A ZERO IN CONTROL REGISTER 2 TO
12202 ;ASSERT THE SIGNAL TRSL2 L. THIS SIGNAL WILL ALLOW THE SBL FLIP-FLOPS
12203 ;TO BE READBACK ON THE TRDI 59:56 SIGNAL LINES.
12204
12205 034710 052737 000010 002370 19$: BIS #CDAL3,ROLOAD ;SETUP BITS TO BE LOADED
12206 034716 004737 006102 JSR PC,LDRDR0 ;GO LOAD, READ AND CHECK REGISTER 0
12207 034722 001405 BEQ 20$ ;IF LOADED OK THEN CONTINUE
12208 034724 ERRDF 1,ROEROR ;REGISTER 0 NOT EQUAL EXPECTED
12209 034724 104455 TRAP C$ERDF
12210 034726 000001 .WORD 1
12211 034730 000000 .WORD 0
12212 034732 004604 .WORD ROEROR
12213 034734 CKLOOP
12214 034734 104406 TRAP C$CLP1
12215
12216 ;ASSERT THE SIGNAL PTER4 L IN THE POINTER REG VIA CONTROL REG 2. THIS IS
12217 ;DONE TO SETUP FOR READBACK OF THE SBL F/F'S ON TRDI 59:56 SIGNAL LINES
12218
12219 034736 012737 000004 002376 20$: MOV #PTER4,R2LOAD ;SETUP BITS TO BE LOADED
12220 034744 004737 006134 JSR PC,LDRDR2 ;GO LOAD, READ AND CHECK REGISTER 2
12221 034750 001405 BEQ 21$ ;IF LOADED OK THEN CONTINUE
12222 034752 ERRDF 2,R2EROR ;REGISTER 2 NOT EQUAL EXPECTED
12223 034752 104455 TRAP C$ERDF
12224 034754 000002 .WORD 2
12225 034756 000000 .WORD 0
12226 034760 004704 .WORD R2EROR
12227 034762 CKLOOP
12228 034762 104406 TRAP C$CLP1
12229
12230 ;READ CONTROL REGISTER 6 TO CHECK THAT SBL FLIP-FLOPS 59 AND 57 ARE
12231 ;SET AND THAT SBL FLIP-FLOPS 58 AND 56 ARE CLEARED. SBL BITS 59:56
12232 ;ARE READBACK ON TRDI 59:56 SIGNAL LINES WHEN TRSL2 L IS ASSERTED.
12233
12234 034764 012737 005000 002414 21$: MOV #BIT11:BIT9,R6LOAD ;SETUP TO EXPECT SBL 59 AND 57 SET
12235 034772 012737 170377 002416 MOV #170377,R6MASK ;SETUP TO CHECK ONLY SBL BITS
12236 035000 004737 006256 JSR PC,READR6 ;GO READ AND CHECK SBL BITS
12237 035004 001405 BEQ 22$ ;IF SBL 58 AND 56 SET THEN CONT
12238 035006 ERRDF 4,SBLERR,R026ER ;SBL 59:56 FLIP-FLOP ERROR
12239 035006 104455 TRAP C$ERDF
12240 035010 000004 .WORD 4
12241 035012 003416 .WORD SBLERR
12242 035014 004734 .WORD R026ER
12243 035016 CKLOOP

```

```

12244 035016 104406 TRAP CSCLP1
12245
12246 ;LOAD EVENT COUNTERS 1 AND 3 AGAIN WITH 0 TO CHECK THAT THE SBL
12247 ;FLIP-FLOPS ARE CLEARED WHEN THE SIGNALS W10 L AND W12 L ARE ISSUED
12248 ;FROM LOADING THE EVENT COUNTERS.
12249
12250 035020 012737 000012 002376 22$: MOV #PTER10,R2LOAD ;SETUP BITS TO BE LOADED
12251 035026 004737 006134 23$: JSR PC,LDRDR2 ;GO LOAD, READ AND CHECK REGISTER 2
12252 035032 001405 BEQ 24$ ;IF LOADED OK THEN CONTINUE
12253 035034 ERRDF 2,R2EROR ;REGISTER 2 NOT EQUAL EXPECTED
12254 035034 104455 TRAP CSERDF
12255 035036 000002 .WORD 2
12256 035040 000000 .WORD 0
12257 035042 004704 .WORD R2EROR
12258 035044 CKLOOP
12259 035044 104406 TRAP CSCLP1
12260 035046 012777 000000 145302 24$: MOV #0,@REG6 ;CLEAR EVENT COUNTERS 1 AND 3
12261 035054 022737 000014 002376 CMP #PTER12,R2LOAD ;CHECK TO EVENT COUNTER 2 LOADED YET
12262 035062 001404 BEQ 25$ ;IF YES THEN CONTINUE
12263 035064 062737 000002 002376 ADD #2,R2LOAD ;UPDATE POINTER REGISTER TO COUNTER 3
12264 035072 000755 BR 23$ ;GO LOAD EVENT COUNTER 2
12265
12266 ;ASSERT THE SIGNAL PTER4 L IN THE POINTER REGISTER TO SETUP FOR A
12267 ;READBCK OF THE SBL BITS ON THE TRDI SIGNAL LINES 59:56. WITH THE
12268 ;SIGNAL TRSL2 L ASSERTED, THE SBL FLIP-FLOPS WILL BE READBACK ON
12269 ;TRDI BITS 59:56 WHEN A READ COMMAND IS ISSUED TO CONTROL REGISTER 6.
12270
12271 035074 012737 000004 002376 25$: MOV #PTER4,R2LOAD ;SETUP BITS TO BE LOADED
12272 035102 004737 006134 JSR PC,LDRDR2 ;GO LOAD, READ AND CHECK REGISTER 2
12273 035106 001405 BEQ 26$ ;IF LOADED OK THEN CONTINUE
12274 035110 ERRDF 2,R2EROR ;REGISTER 2 NOT EQUAL EXPECTED
12275 035110 104455 TRAP CSERDF
12276 035112 000002 .WORD 2
12277 035114 000000 .WORD 0
12278 035116 004704 .WORD R2EROR
12279 035120 CKLOOP
12280 035120 104406 TRAP CSCLP1
12281
12282 ;READ CONTROL REGISTER 6 AGAIN TO CHECK THAT LOADING EVENT COUNTERS
12283 ;1 AND 3 CLEARED SBL FLIP-FLOPS 59 AND 57.
12284
12285 035122 005037 002414 26$: CLR R6LOAD ;SETUP TO EXPECT SBL FLIP-FLOPS AS 0
12286 035126 004737 006256 JSR PC,READR6 ;GO READ AND CHECK SBL FLIP-FLOPS
12287 035132 001404 BEQ 27$ ;IF SBL F/F'S = 0 THEN CONTINUE
12288 035134 ERRDF 4,SBLERR,R026ER ;WRITING EVNT CNTR'S FAILED TO 0 SBL F/F''
12289 035134 104455 TRAP CSERDF
12290 035136 000004 .WORD 4
12291 035140 003416 .WORD SBLERR
12292 035142 004734 .WORD R026ER
12293 035144 27$: ENDSEG
12294 035144 10000$:
12295 035144 104405 TRAP CSESEG
12296 035146 ENDTST
12297 035146 L:0170:
12298 035146 104401 TRAP CSETST
  
```

12299
12300
12301
12302
12303
12304
12305
12306
12307
12308
12309
12310
12311
12312
12313
12314
12315
12316
12317
12318
12319
12320
12321
12322
12323
12324
12325
12326
12327
12328
12329
12330
12331
12332
12333
12334
12335
12336
12337
12338
12339
12340
12341
12342
12343
12344
12345
12346
12347
12348
12349
12350
12351
12352
12353
12354

035150
035150
035150 004737 005474
035154
035154 104404
035156 105037 002370
035162 004737 006102
035166 001405
035170
035170 104455
035172 000001
035174 000000
035176 004604
035200
035200 104406
035202 012737 000011 002376 1\$:
035210 004737 006134 2\$:
035214 001405
035216
035216 104455
035220 000002
035222 000000
035224 004704
035226
035226 104406
035230 012777 000000 145120 3\$:
035236 005237 002376
035242 022737 000015 002376
035250 001357

```
.SBTTL TEST 63: CHECK SBL FLIP-FLOPS 59:56 TO CLEAR VIA CDALG  
:  
:++  
: THIS TEST WILL CHECK THAT SBL 59:56 FLIP-FLOPS CAN BE SET AND THAT THEY CAN BE  
: CLEARED BY SETTING AND CLEARING CDALG IN CONTROL REGISTER 0. SBL57 AND SBL56  
: ARE SET VIA A BORROW FROM EVENT COUNTER 0 AND EVENT COUNTER 1 ALONG WITH THE  
: APPROPRIATE COUNT DOWN PULSES. SBL59 AND SBL58 ARE SET BY 'OR ARRAY RAM' DATA  
: BITS 'OR05 L' AND 'OR04 L' BEING SET LOW AND THE SIGNAL ORST L BEING  
: PULSED. THE TEST WILL CHECK THAT THE SBL 59:56 FLIP-FLOPS GOT SET BY READING  
: THE SBL 59:56 FLIP-FLOPS BACK ON THE TRACE RAM DATA IN BUS BITS TRDI 59:56  
: WHEN THE SIGNAL 'TRSL2 L' IS ASSERTED LOW. THE TEST WILL THEN SET AND CLEAR  
: CDALG IN CONTROL REGISTER 0 TO CLEAR THE SBL 59:56 FLIP-FLOPS. THE TEST WILL  
: THEN CHECK THAT THE SBL 59:56 FLIP-FLOPS GOT CLEARED.  
:--  
T63:: BGNSTST  
JSR PC,INITED ;SELECT AND INITIALIZE STATE ANALYZER  
BGNSEG  
TRAP C$BSEG  
;CLEAR CDALG IN CONTROL REGISTER 0. CDALG ON A ZERO WILL ALLOW ONLY ONE  
;AND/OR ARRAY RAM TO BE SELECTED AT A TIME.  
CLRB R0LOAD ;SETUP BITS TO BE LOADED  
JSR PC,LDRDR0 ;GO LOAD, READ AND CHECK REGISTER 0  
BEQ 1$ ;IF LOADED OK THEN CONTINUE  
ERRDF 1,ROEROR ;REGISTER 0 NOT EQUAL EXPECTED  
TRAP C$ERDF  
.WORD 1  
.WORD 0  
.WORD ROEROR  
CKLOOP  
TRAP C$CLP1  
;THE FOLLOWING LOOP WILL LOAD ZEROES INTO EACH OF THE EVENT COUNTER  
;REGISTERS AND EVENT COUNTERS. BY LOADING EACH EVENT COUNTER, THE  
;SBL FLIP-FLOPS 59:56 WILL BE CLEARED BY SIGNALS W9 L, W10 L, W11 L,  
;AND W12 L.  
MOV #PTER9,R2LOAD ;SETUP TO START LOADING AT COUNTER 0  
JSR PC,LDRDR2 ;GO LOAD, READ AND CHECK REGISTER 2  
BEQ 3$ ;IF LOADED OK THEN CONTINUE  
ERRDF 2,R2EROR ;REGISTER 2 NOT EQUAL EXPECTED  
TRAP C$ERDF  
.WORD 2  
.WORD 0  
.WORD R2EROR  
CKLOOP  
TRAP C$CLP1  
MOV #0,RREG6 ;LOAD ALL ZEROES INTO EVENT COUNTERS  
INC R2LOAD ;UPDATE THE POINTER TO NEXT COUNTER  
CMP #PTER13,R2LOAD ;CHECK IF ALL EVENT COUNTERS LOADED  
BNE 2$ ;IF NOT THEN LOAD THE NEXT EVENT COUNTER
```

HARDWARE TESTS MACY11 30(1046)
CVCDBA.P11 10-SEP-81 15:42

16-SEP-81 15:15 PAGE 251

TEST 63: CHECK SBL FLIP-FLOPS 59:56 TO CLEAR VIA CDALO

SEQ 0251

```

12355                                     ;SET CDAL3 TO A ONE AND CDAL2 TO A 0 IN CONTROL REGISTER 0 TO SET THE
12356                                     ;SIGNAL TRSL2 L. THE SIGNAL TRSL2 L WILL ALLOW SBL BITS 59:56 TO BE
12357                                     ;READBAC ON TRDI BITS 59:56.
12358
12359 035252 052737 000010 002370      BIS      #CDAL3,ROLOAD      ;SETUP BITS TO BE LOADED
12360 035260 004737 006102              JSR      PC,LDRDR0        ;GO LOAD, READ AND CHECK REGISTER 0
12361 035264 001405                      BEQ      4$               ;IF LOADED OK THEN CONTINUE
12362 035266                               ERRDF   1,ROEROR          ;REGISTER 0 NOT EQUAL EXPECTED.
12363 035266 104455                      TRAP    C$ERDF
12364 035270 000001                      .WORD   1
12365 035272 000000                      .WORD   0
12366 035274 004604                      .WORD   ROEROR
12367 035276                               CKLOOP
12368 035276 104406                      TRAP    C$CLP1
12369
12370                                     ;ASSERT THE SIGNAL PTER4 L IN THE POINTER REGISTER VIA CONTROL REGISTER
12371                                     ;2. THIS IS DONE TO SETUP FOR A READBAC OF TRDI BITS 59:48.
12372
12373 035300 012737 000004 002376 4$:     MOV      #PTER4,R2LOAD    ;SETUP BITS TO BE LOADED
12374 035306 004737 006134              JSR      PC,LDRDR2        ;GO LOAD, READ AND CHECK REGISTER 2
12375 035312 001405                      BEQ      5$               ;IF LOADED OK THEN CONTINUE
12376 035314                               ERRDF   2,R2EROR          ;REGISTER 2 NOT EQUAL EXPECTED
12377 035314 104455                      TRAP    C$ERDF
12378 035316 000002                      .WORD   2
12379 035320 000000                      .WORD   0
12380 035322 004704                      .WORD   R2EROR
12381 035324                               CKLOOP
12382 035324 104406                      TRAP    C$CLP1
12383
12384                                     ;READ CONTROL REGISTER 6 TO CHECK THAT SBL FLIP-FLOPS 59:56 ARE CLEARED.
12385                                     ;SBL BITS 59:56 ARE READBAC ON TRDI BITS 59:56 WHEN THE SIGNAL TRSL2 L
12386                                     ;IS ASSERTED. THE SBL FLIP-FLOPS SHOULD HAVE BEEN CLEARED WHEN THE
12387                                     ;EVENT COUNTERS WERE LOADED.
12388
12389 035326 005037 002414 002416 5$:     CLR      R6LOAD          ;SETUP EXPECTED DATA
12390 035332 012737 170377 002416      MOV      #170377,R6MASK  ;SETUP TO CHECK ONLY TRDI 59:56 BITS
12391 035340 004737 006256              JSR      PC,READR6        ;GO READ AND CHECK SBL 59:56 BITS
12392 035344 001405                      BEQ      6$               ;IF ALL FLIP-FLOPS CLEARED THEN CONT
12393 035346                               ERRDF   4,SBLERR,R026ER ;WRITING EVENT COUNTERS FAILED TO
12394 035346 104455                      TRAP    C$ERDF
12395 035350 000004                      .WORD   4
12396 035352 003416                      .WORD   SBLERR
12397 035354 004734                      .WORD   R026ER
12398 035356                               CKLOOP
12399 035356 104406                      TRAP    C$CLP1
12400                                     ;ZERO SBL FLIP-FLOPS 59:56
12401
12402                                     ;CLEAR CDAL3 IN CONTROL REGISTER 0 TO ASSERT THE SIGNAL TRSLO L. THE
12403                                     ;SIGNAL TRSLO L WILL ENABLE THE OUTPUTS OF THE TRACE RAM DATA IN BUFFERS
12404
12405 035360 042737 000010 002370 6$:     BIC      #CDAL3,ROLOAD    ;SETUP BIT TO BE CLEARED
12406 035366 004737 006102              JSR      PC,LDRDR0        ;GO LOAD, READ AND CHECK REGISTER 0
12407 035372 001405                      BEQ      7$               ;IF LOADED OK THEN CONTINUE
12408 035374                               ERRDF   1,ROEROR          ;REGISTER 0 NOT EQUAL EXPECTED
12409 035374 104455                      TRAP    C$ERDF
12410 035376 000001                      .WORD   1

```

```

12411 035400 000000          .WORD 0
12412 035402 004604          .WORD ROEROR
12413 035404                CKLOOP
12414 035404 104406          TRAP C$CLP1
12415
12416                        ;THE FOLLOWING SECTION OF CODE WILL LOAD ALL ZEROES INTO ALL THE TRACE
12417                        ;RAM DATA IN BUFFERS. THIS WILL SELECT ADDRESS ZERO OF ALL THE AND
12418                        ;ARRAYS.
12419
12420 035406 005037 002414      7$: CLR R6LOAD          ;SETUP TO LOAD ALL ZEROES
12421 035412 005037 002416      CLR R6MASK          ;SETUP TO CHECK ALL BITS
12422
12423                        ;LOAD ALL ZEROES INTO TRACE RAM DATA IN BUFFER BITS TRDI 15:0
12424
12425 035416 004537 006426      JSR R5,TRDIBF       ;LOAD, READ AND CHECK TRAM DATA IN BUF
12426 035422 000005                .WORD PIER5         ;SELECT TRDI BITS 15:0
12427
12428                        ;LOAD ALL ZEROES INTO TRACE RAM DATA IN BUFFER BITS TRDI 31:16
12429
12430 035424 004537 006426      JSR R5,TRDIBF       ;LOAD, READ AND CHECK TRAM DATA IN BUF
12431 035430 000006                .WORD PTER6         ;SELECT TRDI BITS 31:16
12432
12433                        ;LOAD ALL ZEROES INTO TRACE RAM DATA IN BUFFER BITS TRDI 47:32
12434
12435 035432 004537 006426      JSR R5,TRDIBF       ;LOAD, READ AND CHECK TRAM DATA IN BUF
12436 035436 000007                .WORD PTER7         ;SELECT TRDI BITS 47:32
12437
12438                        ;LOAD ALL ZEROES INTO TRACE RAM DATA IN BUFFER BITS TRDI 59:48
12439
12440 035440 004537 006426      JSR R5,TRDIBF       ;LOAD, READ AND CHECK TRAM DATA IN BUF
12441 035444 000010                .WORD PTER8         ;SELECT TRDI BITS 59:48
12442
12443                        ;THE FOLLOWING SECTION OF CODE WILL WRITE DATA EQUAL TO 14 INTO ADDRESS
12444                        ;ZERO OF THE AND ARRAY SELECTED BY PTERO L. THE REMAINING AND ARRAYS
12445                        ;WILL BE WRITTEN WITH DATA EQUAL TO ZERO.
12446
12447 035446 012737 000000 002376  MOV #PTERO,R2LOAD    ;SETUP TO SELECT AND ARRAY ZERO
12448 035454 012737 000014 002402  MOV #14,R4LOAD       ;SETUP DATA FOR THE FIRST AND ARRAY
12449 035462 012737 170377 002406  MOV #170377,R4MASK   ;SETUP TO CHECK ONLY AND ARRAY DATA BITS
12450 035470 004737 006134      8$: JSR PC,LDRDR2     ;LOAD, READ AND CHECK CONTROL REG 2
12451 035474 001405                BEQ 9$              ;IF LOADED OK THEN GO WRITE DATA
12452 035476                ERRDF 2,R2EROR    ;REGISTER 2 NOT EQUAL EXPECTED
12453 035476 104455                TRAP C$ERDF
12454 035500 000002                .WORD 2
12455 035502 000000                .WORD 0
12456 035504 004704                .WORD R2EROR
12457 035506                CKLOOP
12458 035506 104406                TRAP C$CLP1
12459 035510 004737 006166      9$: JSR PC,LDRDAR     ;GO LOAD, READ AND CHECK AND ARRAY
12460 035514 001405                BEQ 1^$            ;IF LOADED OK THEN CONTINUE
12461 035516                ERRDF 3,ANDERR,R4EROR ;AND ARRAY DATA EPROR
12462 035516 104455                TRAP C$ERDF
12463 035520 000003                .WORD 3
12464 035522 003550                .WORD ANDERR
12465 035524 004720                .WORD R4EROR
12466 035526                CKLOOP

```

```

12467 035526 104406          TRAP    C$CLP1
12468 035530 005037 002402    10$:   CLR     R4LOAD          ;NOT LOAD REMAINING AND ARRAYS TO 0
12469 035534 005237 002376          INC     R2LOAD          ;UPDATE POINTER TO NEXT AND ARRAY
12470 035540 022737 000017 002376    CMP     #PTER15,R2LOAD  ;CHECK IF ALL AND ARRAYS WRITTEN
12471 035546 001350          BNE     8$              ;IF NOT THEN LOAD C INTO NEXT ARRAY
12472
12473          ;ASSERT THE SIGNAL PTER15 L IN THE POINTER REGISTER VIA CONTRROL REG
12474
12475 035550 004737 006134    JSR     PC,LDRDR2      ;GO LOAD, READ AND CHECK REGISTER 2
12476 035554 001405          BEQ     11$            ;IF LOADED OK THEN CONTINUE
12477 035556          ERRDF  2,R2EROR      ;REGISTER 2 NOT EQUAL EXPECTED
12478 035556 104455    TRAP   C$ERDF
12479 035560 000002          .WORD  2
12480 035562 000000          .WORD  0
12481 035564 004704          .WORD  R2EROR
12482 035566          CKLOOP
12483 035566 104406    TRAP   C$CLP1
12484
12485          ;SELECT ADDRESS THREE IN THE OR ADDRESS REGISTER. LOCATION 3 WILL BE
12486          ;WRITTEN WITH DATA TO SET SBL59 AND SBL58 FLIP-FLOPS LATER ON IN TEST.
12487
12488 035570 012737 000003 002414 11$:   MOV     #3,R6LLAD      ;SETUP ADDRESS TO BE LOADED
12489 035576 012737 177760 002416    MOV     #17776C,R6MASK ;SETUP TO IGNORE UNWANTED BITS
12490 03560' 004737 006250          JSR     PC,LDRDR6      ;GO LOAD, READ AND CHECK OR ADDRESS REG
12491 035610 001405          BEQ     12$            ;IF LOADED OK THEN CONTINUE
12492 035612          ERRDF  4,ORADR,R026ER ;OR ADDRESS REGISTER ERROR - ORAD 3:0
12493 035612 104455    TRAP   C$ERDF
12494 035614 000004          .WORD  4
12495 035616 003161          .WORD  ORADR
12496 035620 004734          .WORD  R026ER
12497 035622          CKLOOP
12498 035622 104406    TRAP   C$CLP1
12499
12500          ;LOAD LOCATION 3 OF THE OR ARRAY RAMS WITH DATA EQUAL TO 60. THIS DATA
12501          ;PATTERN WILL SET THE SIGNAL ORO5 L AND ORO6 L TO THE LOW STATE AND ALL
12502          ;OTHER OR ARRAY DATA BITS TO THE HIGH STATE. THIS DATA PATTERN WILL
12503          ;CAUSE SBL59 AND SBL58 FLIP-FLOPS TO BE SET TO THE HIGH STATE LATER
12504          ;ON IN THIS TEST.
12505
12506 035624 012737 000060 002402 12$:   MOV     #BITS!BIT4,R4LOAD ;SETUP DATA TO BE LOADED
12507 035632 012737 177'00 002406    MOV     #177400,R4MASK  ;SETUP TO IGNORE UNWANTED BITS
12508 035640 004737 006202          JSR     PC,LDRDR4      ;GO LOAD, READ AND CHECK OR ARRAY RAM
12509 035644 001405          BEQ     13$            ;IF LOADED OK THEN CONTINUE
12510 035646          ERRDF  3,ORDATA,R4EROR ;OR ARRAY DATA ERROR
12511 035646 104455    TRAP   C$ERDF
12512 035650 000003          .WORD  3
12513 035652 003512          .WORD  ORDATA
12514 035654 004720          .WORD  R4EROR
12515 035656          CKLOOP
12516 035656 104406    TRAP   C$CLP1
12517
12518          ;SET CDAL4 TO A 1 IN CONTROL REGISTER 0. CDAL4 ON A 1 WILL ENABLE THE
12519          ;OUIPUTS OF ALL THE AND AND OR ARRAY RAMS AT THE SAME TIME.
12520
12521 035660 052737 000020 002370 13$:   BIS     #CDAL4,RCLOAD  ;SETUP BE TO BE CLEARED
12522 035666 004737 006102          JSR     PC,LDRDR0      ;GO LOAD, READ AND CHECK REGISTER 0

```

```

12523 035672 001405          BEQ      14$                ;IF LOADED OK THEN CONTINUE
12524 035674                ERRDF   1,ROEROR          ;REGISTER 0 NOT EQUAL EXPECTED
12525 035674 104455          TRAP   C$ERRDF
12526 035676 000001          .WORD  1
12527 035700 000000          .WORD  0
12528 035702 004604          .WORD  ROEROR
12529 035704                CKLOOP
12530 035704 104406          TRAP   C$CLP1
12531
12532                          ;READ BOTH THE AND ARRAY RAM AND THE OR ARRAY RAMS DATA. A DATA
12533                          ;PATTERN OF 14 WAS WRITTEN INTO THE FIRST AND ARRAY AND ALL ZEROES
12534                          ;WERE WRITTEN INTO THE REMAINING AND ARRAYS. A DATA PATTERN EQUAL
12535                          ;TO 14 SHOULD BE READ BACK FROM THE AND ARRAY DO TO THE WIRED OR
12536                          ;EFFECT OF THE AND ARRAY OUTPUTS. A DATA PATTERN EQUAL TO 60 SHOULD
12537                          ;BE READ BACK FROM THE OR ARRAY RAMS.
12538
12539 035706 112737 000014 002405 14$:  MOVB   #14,R4GOOD+1      ;ADD AND ARRAY DATA TO OR ARRAY DATA
12540 035714 012737 170000 002406      MOV    #170000,R4MASK    ;SETUP TO CHECK AND/OR ARRAY DATA
12541 035722 004737 006216              JSR   PC,READR4         ;GO READ AND CHECK AND/OR ARRAY DATA
12542 035726 001405              BEQ   15$                ;IF DATA OK THEN CONTINUE
12543 035730                ERRDF   3,ANDOR,R4EROR    ;AND/OR ARRAY RAM DATA ERROR
12544 035730 104455          TRAP   C$ERRDF
12545 035732 000003          .WORD  3
12546 035734 003647          .WORD  ANDOR
12547 035736 004720          .WORD  R4EROR
12548 035740                CKLOOP
12549 035740 104406          TRAP   C$CLP1
12550
12551                          ;SET CDAL7 TO A ONE IN CONTROL REGISTER 0 TO CAUSE THE F
12552                          ;FLOPS TO BE USED TO ADDRESS THE OR ARRAY RAMS.
12553
12554 035742 052737 000200 002370 15$:  BIS    #CDAL7,ROLOAD     ;SETUP BIT TO BE LOADED
12555 035750 004737 006102              JSR   PC,LDRDRO         ;C) LOAD, READ AND CHECK REGISTER 0
12556 035754 001405              BEQ   16$                ;IF LOADED OK THEN CONTINUE
12557 035756                ERRDF   1,ROEROR          ;REGISTER 0 NOT EQUAL EXPECTED
12558 035756 104455          TRAP   C$ERRDF
12559 035760 000001          .WORD  1
12560 035762 000000          .WORD  0
12561 035764 004604          .WORD  ROEROR
12562 035766                CKLOOP
12563 035766 104406          TRAP   C$CLP1
12564
12565                          ;SET AND CLEAR CDAL6 IN CONTROL REGISTER 0. SETTING AND CLEARING CDAL6
12566                          ;WILL CAUSE THE SIGNALS TRANST H AND TRST L TO BE PULSED, WHICH WILL
12567                          ;CAUSE THE SIGNAL ANST L TO BE PULSED, WHICH WILL CAUSE THE SIGNAL
12568                          ;ORST L TO BE PULSED. WHEN THE SIGNAL ANST L IS PULSED,
12569                          ;A COUNT DOWN PULSE WILL BE ISSUED TO EVENT COUNTERS 0 AND 1 BECAUSE OF
12570                          ;THE AND ARRAY DATA PATTERN (14). A BORROW SHOULD BE GENERATED FOR EVENT
12571                          ;COUNTERS 0 + 1 BECAUSE ALL ZEROES WERE LOADED INTO THE EVENT COUNTERS.
12572                          ;A BORROW BEING GENERATED ALONG WITH THE COUNT DOWN PULSE WILL CAUSE THE
12573                          ;OUTPUT OF THE FOUT1 AND FOUT0 FLIP-FLOP TO GO TO THE LOW STATE, THUS
12574                          ;SELECTING ADDRESS 3 ON THE OR ADDRESS LINES ORAD 3:0. SBL57 AND SBL56
12575                          ;FLIP-FLOPS SHOULD ALSO GET SET AS A RESULT OF THE BORROW AND THE COUNT
12576                          ;COUNT DOWN PULSES. WHEN THE SIGNAL ORST L IS PULSED, DATA BITS 4
12577                          ;AND 5 OF ADDRESS 3 OF THE OR ARRAY RAM WILL BE LOADED INTO SBL FLIP-
12578                          ;FLOPS 59 AND 58, THUS SETTING SBL59 AND SBL58 F/F'S TO THE HIGH STATE.

```



```

12579
12580 035770 004737 006640      16$: JSR      PC,TRANST          ;SET AND CLEAR CDAL6 IN CONTROL REG 0
12581
12582                               ;WITH CDAL7 SET TO A ONE, READ CONTROL REGISTER 6 TO CHECK THAT ONLY
12583                               ;FOUT1 AND FOUT0 F/F'S ARE SET TO A ONE. THE FOUT F/F'SS ARE USED TO
12584                               ;ADDRESS THE OR ADDRESS REGISTER VIA SIGNAL LINES ORAD 3:0.
12585
12586 035774 012737 000003 002414 18$: MOV      #3,R6LOAD          ;SETUP EXPECTED ADDRESS TO BE TWO
12587 036002 012737 177760 002416  MOV      #177760,R6MASK      ;SETUP TO IGNORE UNWANTED BITS
12588 036010 004737 006256          JSR      PC,READR6          ;GO READ FOUT FLIP-FLOPS 3:0
12589 036014 001405          BEQ      19$                ;IF EQUAL TO A ONE THEN CONTINUE
12590 036016          ERRDF 4,EVNTCT,EVNTER      ;EVENT COUNTER OR FOUT 3:0 ERROR
12591 036016 104455          TRAP   C$ERDF
12592 036020 000004          .WORD 4
12593 036022 003213          .WORD  EVNTCT
12594 036024 005024          .WORD  EVNTER
12595 036026          CKLOOP
12596 036026 104406          TRAP   C$CLP1
12597
12598                               ;SET CDAL3 TO A ONE AND CDAL2 TO A ZERO IN CONTROL REGISTER 0 TO
12599                               ;ASSERT THE SIGNAL TRSL2 L. THIS SIGNAL WILL ALLOW THE SBL FLIP-FLOPS
12600                               ;TO BE READBACK ON THE TRDI 59:56 SIGNAL LINES.
12601
12602 036030 052737 000010 002370 19$: BIS      #CDAL3,ROLOAD      ;SETUP BITS TO BE LOADED
12603 036036 004737 006102          JSR      PC,LDRDR0          ;GO LOAD, READ AND CHECK REGISTER 0
12604 036042 001405          BEQ      20$                ;IF LOADED JK THEN CONTINUE
12605 036044          ERRDF 1,,ROEROR          ;REGISTER 0 NOT EQUAL EXPECTED
12606 036044 104455          TRAP   C$ERDF
12607 036046 000001          .WORD 1
12608 036050 000000          .WORD 0
12609 036052 004604          .WORD  ROEROR
12610 036054          CKLOOP
12611 036054 104406          TRAP   C$CLP1
12612
12613                               ;ASSERT THE SIGNAL PTER4 L IN THE POINTER REGISTER VIA CONTROL REGISTER
12614                               ;2. THIS IS DONE TO SETUP FOR A READBACK OF THE SBL FLIP-FLOPS ON
12615                               ;TRDI 59:56 SIGNAL LINES.
12616
12617 036056 012737 000004 002376 20$: MOV      #PTER4,R2LOAD      ;SETUP BITS TO BE LOADED
12618 036064 004737 006134          JSR      PC,LDRDR2          ;GO LOAD, READ AND CHECK REGISTER 2
12619 036070 001405          BEQ      21$                ;IF LOADED OK THEN CONTINUE
12620 036072          ERRDF 2,,R2EROR          ;REGISTER 2 NOT EQUAL EXPECTED
12621 036072 104455          TRAP   C$ERDF
12622 036074 000002          .WORD 2
12623 036076 000000          .WORD 0
12624 036100 004704          .WORD  R2EROR
12625 036102          CKLOOP
12626 036102 104406          TRAP   C$CLP1
12627
12628                               ;READ CONTROL REGISTER 6 TO CHECK THAT SBL FLIP-FLOPS 59:56 ARE SET.
12629                               ;SBL BITS 59:56 ARE READBACK ON TRDI 59:56 SIGNAL LINES WHEN TRSL2 L IS
12630                               ;ASSERTED.
12631
12632 036104 012737 007400 002414 21$: MOV      #7400,R:LOAD        ;SETUP TO EXPECT SBL 59:56 BIT
12633 036112 012737 170377 002416  MOV      #170377,R6MASK      ;SETUP TO CHECK ONLY SBL BITS
12634 036120 004737 006256          JSR      PC,READR6          ;GO READ AND CHECK SBL BITS

```

```

12635 036124 001405      BEQ      22$      ;IF SBL 58 AND 56 SET THEN CONT
12636 036126              ERRDF     4,SBLERR,R026ER ;SBL 59:56 FLIP-FLOP ERROR
12637 036126 104455      TRAP     C$ERDF
12638 036130 000004      .WORD   4
12639 036132 003416      .WORD   SBLERR
12640 036134 004734      .WORD   R026ER
12641 036136              CKLOOP
12642 036136 104406      TRAP     C$CLP1
12643
12644              ;SET AND CLEAR CDALO IN CONTROL REGISTER 0 TO CLEAR SBL 59:56 F/F'S.
12645
12646 036140 052737 000001 002370 22$:  BIS      #CDALO,ROLOAD ;SETUP BIT TO BE LOADED
12647 036146 004737 006102      JSR      PC,LDRDRO ;GO LOAD, READ AND CHECK REGISTER 0
12648 036152 001405      BEQ      23$      ;IF LOADED OK THEN CONTINUE
12649 036154              ERRDF     1,,ROEROR ;REGISTER 0 NOT EQUAL EXPECTED
12650 036154 104455      TRAP     C$ERDF
12651 036156 000001      .WORD   1
12652 036160 000000      .WORD   0
12653 036162 004604      .WORD   ROEROR
12654 036164              CKLOOP
12655 036164 104406      TRAP     C$CLP1
12656 036166 0+2737 000001 002370 23$:  BIC      #CDALO,ROLOAD ;SETUP TO CLEAR CDALO
12657 036174 004737 006102      JSR      PC,LDRDRO ;GO LOAD, READ AND CHECK REGISTER 0
12658 036200 001405      BEQ      24$      ;IF LOADED OK THEN CONTINUE
12659 036202              ERRDF     1,,ROEROR ;REGISTER 0 NOT EQUAL EXPECTED
12660 036202 104455      TRAP     C$ERDF
12661 036204 000001      .WORD   1
12662 036206 000000      .WORD   0
12663 036210 004604      .WORD   ROEROR
12664 036212              CKLOOP
12665 036212 104406      TRAP     C$CLP1
12666
12667              ;READ CONTROL REGISTER 6 AGAIN TO CHECK THAT SETTING AND CLEARING
12668              ;CDALO IN CONTROL REGISTER 0 ZEROED SBL FLIP-FLOPS 59:56.
12669
12670 036214 005037 002414 24$:  CLR      R6LOAD ;SETUP TO EXPECT SBL FLIP-FLOPS AS 0
12671 036220 004737 006256      JSR      PC,READR6 ;GO READ AND CHECK SBL FLIP-FLOPS
12672 036224 001404      BEQ      25$      ;IF SBL F/F'S = 0 THEN CONTINUE
12673 036226              ERRDF     4,SBLERR,R026ER ;SETTING/CLEARING CDALO FAILED TO
12674 036226 104455      TRAP     C$ERDF
12675 036230 000004      .WORD   4
12676 036232 003416      .WORD   SBLERR
12677 036234 004734      .WORD   R026ER
12678
12679 036236              ;CLEAR THE SBL FLIP-FLOPS
12680 036236 25$:  ENDSEG
12681 036236 104405 10000$:  TRAP     C$ESEG
12682 036240              ENDTST
12683 036240 L10171:  TRAP     C$ETST
12684 036240 104401
12685

```

12686
12687
12688
12689
12690
12691
12692
12693
12694
12695
12696
12697
12698
12699
12700
12701
12702
12703
12704
12705
12706
12707
12708
12709
12710
12711
12712
12713
12714
12715
12716
12717
12718
12719
12720
12721
12722
12723
12724
12725
12726
12727
12728
12729
12730
12731
12732
12733
12734
12735
12736
12737
12738
12739
12740
12741

036242
036242
036242 004737 005474
036246 005737 002366
036252 001002
036254
036254 104432
036256 001046
036260
036260 104404

036262 112737 000010 002370
036270 004737 006102
036274 001405
036276
036276 104455
036300 000001
036302 000000
036304 004604
036306
036306 104404

.SBTTL TEST 64: EXTERNAL PROBE LOGIC TEST

..**
: IF THE OPERATOR ANSWERED YES TO THE HARDWARE QUESTION 'EXTERNAL PROBE CON-
: NECTED', THE FOLLOWING TEST WILL BE EXECUTED, OTHERWISE, THE TEST WILL BE
: ABORTED. BEFORE THIS TEST CAN BE PERFORMED, THE OPERATOR MUST PLUG THE
: EXTERNAL PROBE INTO THE STATE ANALYZER MODULE AND CONNECT THE PROBE LEADS.
: 7:0 TO EVENT COUNTER 0 SIGNALS SDBL 7:0 H RESPECTIVELY. THE PROBE'S 'CLK'
: LEAD MUST BE CONNECTED TO EVENT COUNTER 1'S SIGNAL SDBL8 H.
:
: THIS TEST WILL CHECK THE EXTERNAL PROBE AND THE EXTERNAL PROBE LOGIC ON THE
: STATE ANALYZER MODULE. DATA PATTERNS OF 252 AND 125 WILL BE LOADED INTO
: EVENT COUNTER 0 TO PROVIDE LOGIC LEVELS TO THE EXTERNAL PROBE'S INPUTS. THE
: SIGNAL SDBL8 H IN EVENT COUNTER 1 WILL BE SET AND CLEARED TO PROVIDE THE 'CLK'
: SIGNAL FOR THE EXTERNAL PROBE'S INPUT. WHEN PDAL4, IN CONTROL REGISTER 2, IS
: SET TO A ZERO AND THE CLK SIGNAL IS SET HIGH FROM A LOW STATE, EVENT COUNTER
: 0'S DATA WILL BE LOADED INTO EXTP 7:0 FLIP-FLOPS. WHEN PDAL4 IS SET TO A ONE
: AND THE CLK SIGNAL IS SET LOW FROM A HIGH STATE, EVENT COUNTER 0'S DATA WILL
: BE LOADED INTO EXTP 7:0 FLIP-FLOPS. THIS TEST WILL CHECK THAT THE CORRECT
: DATA IS LOADED INTO EXTP 7:0 FLIP-FLOPS AND THAT THE DATA IS ONLY LOADED ON
: THE CORRECT TRANSITION OF THE CLK SIGNAL. EXTP 7:0 FLIP-FLOPS ARE READBACK
: OF THE TRACE RAM DATA IN BUS SIGNAL LINES TRDI 55:48 WHEN THE SIGNAL TRSL2 L
: IS ASSERTED LOW.
:--

T64:: BGNTST
JSR PC,INITED ;SELECT AND INITIALIZE STATE ANALYZER
TST EXTPRB ;CHECK IF EXTERNAL PROBE CONNECTED
BNE 1\$;IF YES THEN DO THE TEST
EXIT TST ;OTHERWISE SKIP THE TEST
TRAP C\$EXIT
.WORD L10172-.
1\$: BGNSEG
TRAP C\$BSEG

:ASSERT THE SIGNAL TRSL2 L BY SETTING THE SIGNAL CDAL3 TO A ONE IN
:CONTROL REGISTER 0. TRSL2 L BEING ASSERTED WILL ENABLE THE OUTPUTS
:OF THE EXTP 7:0 FLIP-FLOPS ONTO THE TRACE RAM DATA IN BUS. THE
:SIGNALS EXTP 7:0 WILL BE READBACK ON TRDI BITS 55:48 RESPECTIVELY.

MOV B #CDAL3,ROLOAD ;SETUP BIT TO BE LOADED
JSR PC,LDRDRO ;GO LOAD, READ AND CHECK REGISTER 0
BEQ 2\$;IF LOADED OK THEN CONTINUE
ERRDF 1,ROEROR ;REGISTER 0 NOT EQUAL EXPECTED
TRAP C\$ERDF
.WORD 1
.WORD 0
.WORD ROEROR
CKLOOP
TRAP C\$CLP1

:DURING THIS TEST, EVENT COUNTER 0 SIGNALS SDBL 7:0 MUST BE CONNECTED
:TO EXTERNAL PROBE SIGNALS EXT 7:0 RESPECTIVELY. EVENT COUNTER 1
:SIGNAL SDBL8 MUST BE CONNECTED TO EXTERNAL PROBE SIGNAL CLK.

```

12742                                     :THE FOLLOWING SECTION OF CODE WILL LOAD EVENT COUNTER 0 WITH A DATA
12743                                     :PATTERN OF 252 AND EVENT COUNTER 1 WITH A DATA PATTERN OF 0. THE
12744                                     :TEST WILL THEN LOAD EVENT COUNTER 1 WITH A DATA PATTERN OF 1 TO SET
12745                                     :THE SIGNAL "CLK" TO THE HIGH STATE. SETTING THE SIGNAL "CLK" TO THE
12746                                     :HIGH STATE WITH PDAL4 ON A 0 WILL CAUSE EVENT COUNTER 0 DATA TO BE
12747                                     :LOADED INTO EXTP 7:0 FLIP-FLOP'S.
12748
12749 036310 012701 000252 2$: MOV #252,R1 ;SETUP EVENT COUNTER 0 DATA
12750 036314 012737 000011 002376 MOV #PTER9,R2LOAD ;SETUP TO SLLCT EVENT COUNTER 0
12751 036322 004737 006134 3$: JSR PC,LDRDR2 ;GO LOAD, READ AND CHECK REGISTER 2
12752 036326 001405 BEQ 4$ ;IF LOADED OK THEN CONTINUE
12753 036330 ERRDF 2,,R2EROR ;REGISTER 2 NOT EQUAL EXPECTED
12754 036330 104455 TRAP C$ERDF
12755 036332 000002 .WORD 2
12756 036334 000000 .WORD 0
12757 036336 004704 .WORD R2EROR
12758 036340 CKLOOP
12759 036340 104406 TRAP C$CLP1
12760 036342 010177 144010 4$: MOV R1,@REG6 ;WRITE DATA INTO EVENT COUNTER 0 OR 1
12761 036346 012737 000012 002376 MOV #PTER10,R2LOAD ;SETUP TO LOAD EVENT COUNTER 1
12762 036354 105701 TSTB R1 ;CHECK IF JUST LOADED EVENT COUNTER 0
12763 036356 100002 BPL 5$ ;IF NO THEN CHECK EVENT COUNTER 1
12764 036360 005001 CLR R1 ;SETUP EVENT COUNTER 0 DATA TO = 0
12765 036362 000757 BR 3$ ;GO LOAD EVENT COUNTER 1 WITH 0
12766 036364 001002 5$: BNE 6$ ;IF A ONE LOADED THEN GO READ DATA
12767 036366 005201 INC R1 ;SETUP EVENT COUNTER 1 DATA TO = 1
12768 036370 000754 BR 3$ ;GO LOAD EVENT COUNTER 1 WITH 1
12769
12770                                     :ASSERT PTER4 L IN THE POINTER REG TO ENABLE TRDI BITS 59:48 TO BE READ.
12771
12772 036372 012737 000004 002376 6$: MOV #PTER4,R2LOAD ;SETUP BITS TO BE LOADED
12773 036400 004737 006134 JSR PC,LDRDR2 ;GO LOAD, READ AND CHECK REGISTER 2
12774 036404 001405 BEQ 7$ ;IF LOADED OK THEN CONTINUE
12775 036406 ERRDF 2,,R2EROR ;REGISTER 2 NOT EQUAL EXPECTED
12776 036406 104455 TRAP C$ERDF
12777 036410 000002 .WORD 2
12778 036412 000000 .WORD 0
12779 036414 004704 .WORD R2EROR
12780 036416 CKLOOP
12781 036416 104406 TRAP C$CLP1
12782
12783                                     :READ TRDI BITS 55:48 TO CHECK THAT EVENT COUNTER 0 DATA WAS LOADED
12784                                     :INTO EXTP 7:0 FLIP-FLOPS WHEN THE SIGNAL "CLK" WAS SET HIGH BY SETTING
12785                                     :SDBL BIT C IN EVENT COUNTER 1.
12786
12787 036420 012737 000252 002414 7$: MOV #252,R6LOAD ;SETUP EXPECTED DATA TO = EVNT CNTR 0
12788 036426 012737 177400 002416 MOV #177400,R6MASK ;SETUP TO IGNORE UNWANTED BITS
12789 036434 004737 006256 JSR PC,READR6 ;GO READ EXTP 7:0 ON TRDI BITS 55:48
12790 036440 001405 BEQ 8$ ;IF DATA EQUAL DATA LOADED THEN CONT
12791 036442 ERRDF 4,EXTPER,R026ER ;EXTP 7:0 FLIP-FLOP ERROR OR LOGIC
12792 036442 104455 TRAP C$ERDF
12793 036444 000004 .WORD 4
12794 036446 003450 .WORD EXTPER
12795 036450 004734 .WORD R026ER
12796 036452 CKLOOP
12797 036452 104406 TRAP C$CLP1

```

```

12798
12799
12800
12801
12802
12803
12804 036454 012701 000125
12805 036460 012737 000011 002376
12806 036466 004737 006134
12807 036472 001405
12808 036474
12809 036474 104455
12810 036476 000002
12811 036500 000000
12812 036502 004704
12813 036504
12814 036504 104406
12815 036506 010177 143644
12816 036512 001404
12817 036514 005237 002376
12818 036520 005001
12819 036522 000761
12820
12821
12822
12823
12824 036524 012737 000004 002376
12825 036532 004737 006134
12826 036536 001405
12827 036540
12828 036540 104455
12829 036542 000002
12830 036544 000000
12831 036546 004704
12832 036550
12833 036550 104406
12834
12835
12836
12837
12838
12839
12840 036552 004737 006256
12841 036556 001405
12842 036560
12843 036560 104455
12844 036562 000004
12845 036564 003450
12846 036566 004734
12847 036570
12848 036570 104406
12849
12850
12851
12852
12853

;LOAD EVENT COUNTER 0 WITH DATA EQUAL TO 125 AND LOAD EVENT COUNTER 1
;WITH DATA EQUAL TO 0 TO SET THE SIGNAL 'CLK' TO THE LOW STATE.
;DATA (252) ALREADY IN THE EXTP 7:0 FLIP-FLOPS SHOULD NOT CHANGE BY
;SETTING THE SIGNAL 'CLK' LOW.

8$: MOV #125,R1 ;SETUP EVENT COUNTER 0 DATA
MOV #PTER9,R2LOAD ;SETUP TO SELECT EVENT COUNTER 0
10$: JSR PC,LDRDR2 ;GO LOAD, READ AND CHECK REGISTER 2
BEQ 11$ ;IF LOADED OK THEN CONTINUE
ERRDF 2,R2EROR ;REGISTER 2 NOT EQUAL EXPECTED
TRAP C$ERDF
.WORD 2
.WORD 0
.WORD R2EROR
CKLOOP
TRAP C$CLP1
11$: MOV R1,@REG6 ;LOAD EVENT COUNTER 0 OR 1
BEQ 12$ ;EXIT IF EVENT COUNTER 1 LOADED
INC R2LOAD ;UPDATE POINTER TO EVENT COUNTER 1
CLR R1 ;SETUP TO LOAD EVENT COUNTER 1 WITH 0
BR 10$ ;GO LOAD EVENT COUNTER 1 WITH 0

;ASSERT THE SIGNAL PTER4 L IN THE POINTER REGISTER TO ENABLE THE
;READBCK OF TRDI BITS 59:48.

12$: MOV #PTER4,R2LOAD ;SETUP BITS TO BE LOADED
JSR PC,LDRDR2 ;GO LOAD, READ AND CHECK REGISTER 2
BEQ 13$ ;IF LOADED OK THEN CONTINUE
ERRDF 2,R2EROR ;REGISTER 2 NOT EQUAL EXPECTED
TRAP C$ERDF
.WORD 2
.WORD 0
.WORD R2EROR
CKLOOP
TRAP C$CLP1

;READ TRDI BITS 55:48 AGAIN TO CHECK THAT SETTING THE SIGNAL 'CLK'
;TO THE LOW STATE DID NOT CHANGE THE PREVIOUS DATA (252) LOADED.
;AT THIS POINT THE DATA INPUTS TO THE EXTP 7:0 FLIP-FLOPS WILL
;EQUAL 125 WHICH IS THE DATA IN EVENT COUNTER 0.

13$: JSR PC,READR6 ;GO CHECK EXTP F/F'S TO EQUAL 252
BEQ 14$ ;IF DATA OK THEN CONTINUE
ERRDF 4,EXTPER,R026ER ;EXTP 7:0 FLIP-FLOPS NOT EQUAL 252
TRAP C$ERDF
.WORD 4
.WORD EXTPER
.WORD R026ER
CKLOOP
TRAP C$CLP1

;LOAD EVENT COUNTER 1 WITH DATA EQUAL TO 1 TO SET THE SIGNAL 'CLK'
;TO THE HIGH STATE. SETTING THE SIGNAL 'CLK' TO THE HIGH STATE WILL
;LOAD THE DATA (125) FROM EVENT COUNTER 0 INTO EXTP 7:0 FLIP-FLOPS.

```

12854	036572	012737	00012	002376	14\$:	MOV	#PTER10,R2LOAD	:SETUP TO SELECT EVENT COUNTER 1
12855	036600	004737	0061			JSR	PC,LDRDR2	:GO LOAD, READ AND CHECK REGISTER 2
12856	036604	001405				BEQ	15\$:IF LOADED OK THEN CONTINUE
12857	036606					ERRDF	2,,R2EROR	:REGISTER 2 NOT EQUAL EXPECTED
12858	036606	104455				TRAP	C\$ERDF	
12859	036610	000002				.WORD	2	
12860	036612	000000				.WORD	0	
12861	036614	004704				.WORD	R2EROR	
12862	036616					CKLOOP		
12863	036616	104406				TRAP	C\$CLP1	
12864	036620	012777	000001	143530	15\$:	MOV	#1,@REG6	:WRITE 1 INTO EVENT COUNTER 1
12865								
12866								:ASSERT THE SIGNAL PTER4 L IN THE POINTER REGISTER TO ENABLE THE
12867								:READBCK OF TRDI BITS 59:48
12868								
12869	036626	012737	000004	002376		MOV	#PTER4,R2LOAD	:SETUP BITS TO BE LOADED
12870	036634	004737	006134			JSR	PC,LDRDR2	:GO LOAD, READ AND CHECK REGISTER 2
12871	036640	001404				BEQ	16\$:IF LOADED OK THEN CONTINUE
12872	036642					ERRDF	2,,R2EROR	:REGISTER 2 NOT EQUAL EXPECTED
12873	036642	104455				TRAP	C\$ERDF	
12874	036644	000002				.WORD	2	
12875	036646	000000				.WORD	0	
12876	036650	004704				.WORD	R2EROR	
12877								
12878								:READ TRDI BITS 55:48 AGAIN TO CHECK THAT SETTING THE SIGNAL "CLK"
12879								:TO THE HIGH STATE LOADED THE DATA (125) FROM EVENT COUNTER 0 INTO
12880								:EXTP 7:0 FLIP-FLOPS.
12881								
12882	036652	012737	000125	002414	16\$:	MOV	#125,R6LOAD	:SETUP DATA LOADED INTO EVENT CNTR 0
12883	036660	004737	006256			JSR	PC,READR6	:GO READ EXTP 7:0 ON TRDI BITS 55:48
12884	036664	001405				BEQ	17\$:IF DATA OK THEN CONTINUE
12885	036666					ERRDF	4,EXTPER,R026ER	:EXTP 7:0 FLIP-FLOP'S NOT EQUAL 125
12886	036666	104455				TRAP	C\$ERDF	
12887	036670	000004				.WORD	4	
12888	036672	003450				.WORD	EXTPER	
12889	036674	004734				.WORD	R026ER	
12890	036676					CKLOOP		
12891	036676	104406				TRAP	C\$CLP1	
12892								
12893								:LOAD EVENT COUNTER 0 WITH DATA EQUAL TO 252 AND LOAD EVENT COUNTER 1
12894								:WITH DATA EQUAL TO 0 TO SET THE SIGNAL "CLK" TO THE LOW STATE. THE
12895								:EXTP 7:0 FLIP-FLOPS SHOULD REMAIN UNCHANGED WHEN THE "CLK" SIGNAL
12896								:GOES FROM A HIGH LEVEL TO A LOW LEVEL WHEN THE SIGNAL PDAL4 IS A 0.
12897								
12898	036700	012701	000252		17\$:	MOV	#252,R1	:SETUP EVENT COUNTER 0 DATA
12899	036704	012737	000011	002376		MOV	#PTER9,R2LOAD	:SETUP TO SELECT EVENT COUNTER 0
12900	036712	004737	006134		18\$:	JSR	PC,LDRDR2	:GO LOAD READ AND CHECK REGISTER 2
12901	036716	001405				BEQ	19\$:IF LOADED OK THEN CONTINUE
12902	036720					ERRDF	2,,R2EROR	:REGISTER 2 NOT EQUAL EXPECTED
12903	036720	104455				TRAP	C\$ERDF	
12904	036722	000002				.WORD	2	
12905	036724	000000				.WORD	0	
12906	036726	004704				.WORD	R2EROR	
12907	036730					CKLOOP		
12908	036730	104406				TRAP	C\$CLP1	
12909	036732	010177	143420		19\$:	MOV	R1,@REG6	:LOAD DATA INTO EVENT COUNTER 0 OR 1

```

12910 036736 001404          BEQ      20$          ;EXIT IF EVENT COUNTER 1 LOADED WITH 0
12911 036740 005237 002376  INC      R2LOAD      ;SETUP TO SELECT EVENT COUNTER 1
12912 036744 005001          CLR      R1          ;SETUP TO SET 'CLK' TO A LOW STATE
12913 036746 000761          BR       18$          ;GO LOAD EVENT COUNTER 1
12914
12915                          ;ASSERT THE SIGNAL PTER4 L IN THE POINTER REGISTER TO SETUP FOR A
12916                          ;READBCK OF TRDI BITS 59:48.
12917
12918 036750 012737 000004 002376 20$:  MOV      #PTER4,R2LOAD ;SETUP BITS TO BE LOADED
12919 036756 004737 006134          JSR      PC,LDRDR2   ;GO LOAD, READ AND CHECK REGISTER 2
12920 036762 001405          BEQ      21$          ;IF LOADED OK THEN CONTINUE
12921 036764          ERRDF  2,R2EROR    ;REGISTER 2 NOT EQUAL EXPECTED
12922 036764 104455          TRAP    C$ERRDF
12923 036766 000002          .WORD   2
12924 036770 000000          .WORD   0
12925 036772 004704          .WORD   R2EROR
12926 036774          CKLOOP
12927 036774 104406          TRAP    C$CLP1
12928
12929                          ;READ TRDI BITS 55:48 AGAIN TO CHECK THAT SETTING THE SIGNAL 'CLK'
12930                          ;TO THE LOW STATE DID NOT LOAD THE NEW EVENT COUNTER DATA (252) INTO
12931                          ;THE EXTP 7:0 FLIP-FLOPS.
12932
12933 036776 004737 006256          21$:  JSR      PC,READR6   ;CHECK EXTP 7:0 F/F'S TO EQUAL 125
12934 037002 001405          BEQ      22$          ;IF DATA OK THEN CONTINUE
12935 037004          ERRDF  4,EXTPER,R026ER ;EXTP 7:0 FLIP-FLOP ERROR OR LOGIC
12936 037004 104455          TRAP    C$ERRDF
12937 037006 000004          .WORD   4
12938 037010 003450          .WORD   EXTPER
12939 037012 004734          .WORD   R026ER
12940 037014          CKLOOP
12941 037014 104406          TRAP    C$CLP1
12942
12943                          ;SET THE SIGNAL PDAL4 TO A ONE IN CONTROL REGISTER 4 ALONG WITH THE
12944                          ;BITS TO ASSERT THE SIGNAL PTER4 L IN THE POINTER REGISTER.  SETTING
12945                          ;PDAL4 TO A ONE WHEN THE SIGNAL 'CLK' IS SET LOW, WILL CAUSE EVENT
12946                          ;COUNTER 0 DATA (252), PREVIOUSLY LOADED, TO BE LOADED INTO EXTP 7:0 F/F'S.
12947
12948 037016 052737 000020 002376 22$:  BIS      #PDAL4,R2LOAD ;SETUP ADDITIONAL BIT TO BE LOADED
12949 037024 004737 006134          JSR      PC,LDRDR2   ;GO LOAD, READ AND CHECK REGISTER 2
12950 037030 001405          BEQ      23$          ;IF LOADED OK THEN CONTINUE
12951 037032          ERRDF  2,R2EROR    ;REGISTER 2 NOT EQUAL EXPECTED
12952 037032 104455          TRAP    C$ERRDF
12953 037034 000002          .WORD   2
12954 037036 000000          .WORD   0
12955 037040 004704          .WORD   R2EROR
12956 037042          CKLOOP
12957 037042 104406          TRAP    C$CLP1
12958
12959                          ;READ TRDI BITS 55:48 AGAIN CHECKING THAT SETTING PDAL4 TO A ONE WITH
12960                          ;THE 'CLK' SIGNAL IN THE LOW STATE, CAUSED THE DATA (252) IN EVENT
12961                          ;COUNTER 0 TO BE LOADED INTO EXTP 7:0 FLIP-FLOPS.
12962
12963 037044 012737 000252 002414 23$:  MOV      #252,R6LOAD  ;SETUP DATA LOADED IN EVENT COUNTER 0
12964 037052 004737 006256          JSR      PC,READR6   ;GO READ EXTP 7:0 BITS ON TRDI 55:48
12965 037056 001405          BEQ      24$          ;IF LOADED OK THEN CONTINUE
  
```

```

12966 037060 ERRDF 4,EXTPER,R026ER ;EXTP 7:0 FLIP-FLOP ERROR OR LOGIC
12967 037060 104455 TRAP C$ERDF
12968 037062 000004 .WORD 4
12969 037064 003450 .WORD EXTPER
12970 037066 004734 .WORD R026ER
12971 037070 CKLOOP
12972 037070 104406 TRAP C$CLP1
12973
12974
12975 ;LOAD EVENT COUNTER 0 WITH DATA PATTERN EQUAL TO 125 AND EVENT COUNTER
12976 ;1 WITH DATA PATTERN EQUAL TO 1 TO SET THE SIGNAL 'CLK' TO THE HIGH
12977 ;STATE. WITH PDAL4 SET TO A ONE AND 'CLK' SET HIGH, THE NEW DATA WILL
12978 ;NOT BE LOADED INTO EXTP 7:0 FLIP-FLOPS. THE DATA IN EXTP 7:0 FLIP-
12979 ;FLOPS SHOULD REMAIN AS 252.
12980 037072 012701 000125 24$: MOV #125,R1 ;SETUP EVENT COUNTER 0 DATA PATTERN
12981 037076 012737 000031 002376 MOV #PDAL4!PTER9,R2LOAD ;SETUP TO SELECT EVENT COUNTER 0
12982 037104 004737 006134 25$: JSR PC,LDRDR2 ;GO LOAD, READ AND CHECK REGISTER 2
12983 037110 001405 BEQ 26$ ;IF LOADED OK THEN CONTINUE
12984 037112 ERRDF 2,R2EROR ;REGISTER 2 NOT EQUAL EXPECTED
12985 037112 104455 TRAP C$ERDF
12986 037114 000002 .WORD 2
12987 037116 000000 .WORD 0
12988 037120 004704 .WORD R2EROR
12989 037122 CKLOOP
12990 037122 104406 TRAP C$CLP1
12991 037124 010177 143226 26$: MOV R1,@REG6 ;LOAD EVENT COUNTER 0 OR 1
12992 037130 005301 DEC R1 ;CHECK IF EVENT COUNTER 1 LOADED
12993 037132 001405 BEQ 27$ ;EXIT IF EVENT COUNTER 1 LOADED
12994 037134 005237 002376 INC R2LOAD ;UPDATE POINTER TO EVENT COUNTER 1
12995 037140 012701 000001 MOV #1,R1 ;SETUP TO LOAD 1 INTO EVNT CNTR 1
12996 037144 000757 BR 25$ ;GO LOAD EVENT COUNTER 1 WITH 1
12997
12998 ;ASSERT THE SIGNAL PTER4 L IN THE POINTER REGISTER TO SETUP FOR A
12999 ;READBCK OF TRDI BITS 59:48. PDAL4 WILL ALSO REMAIN SET IN CONTROL REG 2.
13000
13001 037146 012737 000024 002376 27$: MOV #PDAL4!PTER4,R2LOAD ;SETUP BITS TO BE LOADED
13002 037154 004737 006134 JSR PC,LDRDR2 ;GO LOAD, READ AND CHECK REGISTER 2
13003 037160 001405 BEQ 28$ ;IF LOADED OK THEN CONTINUE
13004 037162 ERRDF 2,R2EROR ;REGISTER 2 NOT EQUAL EXPECTED
13005 037162 104455 TRAP C$ERDF
13006 037164 000002 .WORD 2
13007 037166 000000 .WORD 0
13008 037170 004704 .WORD R2EROR
13009 037172 CKLOOP
13010 037172 104406 TRAP C$CLP1
13011
13012 ;READ TRDI BITS 55:48 AGAIN TO CHECK THAT SETTING THE 'CLK' SIGNAL TO
13013 ;THE HIGH STATE DID NOT LOAD THE DATA (125) IN THE EVENT COUNTERS
13014 ;INTO EXTP 7:0 FLIP-FLOPS. THE EXTP 7:0 FLIP-FLOPS SHOULD CONTAIN
13015 ;THE PREVIOUS EVENT COUNTER DATA (252).
13016
13017 037174 004737 006256 28$: JSR PC,READR6 ;CHECK DATA TO EQUAL PREVIOUS DATA
13018 037200 001405 BEQ 29$ ;IF DATA EQUAL THEN CONTINUE
13019 037202 ERRDF 4,EXTPER,R026ER ;EXTP 7:0 FLIP-FLOP OR LOGIC ERROR
13020 037202 104455 TRAP C$ERDF
13021 037204 000004 .WORD 4

```



```

13022 037206 003450 .WORD EXTPER
13023 037210 004734 .WORD R026ER
13024 037212 CKLOOP
13025 037212 104406 TRAP C$CLP1
13026
13027 ;LOAD EVENT COUNTER 1 WITH DATA EQUAL TO 0 TO SET THE 'CLK' SIGNAL
13028 ;TO THE LOW STATE. SETTING THE 'CLK' SIGNAL TO THE LOW STATE SHOULD
13029 ;LOAD THE DATA (125) FROM EVENT COUNTER 0 INTO THE EXTP 7:0 FLIP-FLOPS.
13030
13031 037214 012737 000032 002376 29$: MOV #PDAL4!PTER10,R2LOAD ;SETUP BITS TO BE LOADED
13032 037222 004737 006134 JSR PC,LDRDR2 ;GO LOAD READ AND CHECK REGISTER 2
13033 037226 001405 BEQ 30$ ;IF LOADED OK THEN CONTINUE
13034 037230 ERRDF 2,R2EROR ;REGISTER 2 NOT EQUAL EXPECTED
13035 037230 104455 TRAP C$ERDF
13036 037232 000002 .WORD 2
13037 037234 000000 .WORD 0
13038 037236 004704 .WORD R2EROR
13039 037240 CKLOOP
13040 037240 104406 TRAP C$CLP1
13041 037242 012777 000000 143106 30$: MOV #0,RREG6 ;LOAD EVENT COUNTER 1 WITH 0
13042
13043 ;ASSERT THE SIGNAL PTER4 L IN THE POINTER REGISTER TO SETUP FOR A
13044 ;READBCK OF TRDI BITS 59:48
13045
13046 037250 012737 000024 002376 MOV #PDAL4!PTER4,R2LOAD ;SETUP BITS TO BE LOADED
13047 037256 004737 006134 JSR PC,LDRDR2 ;GO LOAD, READ AND CHECK REGISTER 2
13048 037262 001405 BEQ 31$ ;IF LOADED OK THEN CONTINUE
13049 037264 ERRDF 2,R2EROR ;REGISTER 2 NOT EQUAL EXPECTED
13050 037264 104455 TRAP C$ERDF
13051 037266 000002 .WORD 2
13052 037270 000000 .WORD 0
13053 037272 004704 .WORD R2EROR
13054 037274 CKLOOP
13055 037274 104406 TRAP C$CLP1
13056
13057 ;READ TRDI BITS 55:48 AGAIN TO CHECK THAT SETTING THE SIGNAL 'CLK'
13058 ;TO THE LOW STATE WITH PDAL4 SET TO A ONE WILL LOAD EVENT COUNTER 0
13059 ;DATA (125) INTO EXTP 7:0 FLIP-FLOPS.
13060
13061 037276 012737 000025 002414 31$: MOV #125,R6LOAD ;SETUP EVENT COUNTER 0 DATA LOADED
13062 037304 004737 006256 JSR PC,READR6 ;CHECK DATA TO EQUAL EVENT COUNTER 0
13063 037310 001404 BEQ 32$ ;IF DATA EQUAL THEN CONTINUE
13064 037312 ERRDF 4,EXTPER,R026ER ;EXTP 7:0 FLIP-FLOP OR LOGIC ERROR
13065 037312 104455 TRAP C$ERDF
13066 037314 000004 .WORD 4
13067 037316 003450 .WORD EXTPER
13068 037320 004734 .WORD R026ER
13069 037322 32$: ENDSEG
13070 037322 10000$: TRAP C$ESEG
13071 037322 104405 TRAP C$ESEG
13072 037324 L10172: ENDTST
13073 037324 TRAP C$ESETST
13074 037324 104401
    
```

HARDWARE TESTS MACY11 30(1046) 16-SEP-81 15:15 PAGE 264
 CVCDBA.P11 10-SEP-81 15:42

TEST 65: CHECK THAT INIT L CLEARS REG 0 AND REG 2

SEQ 0264

.SBTTL TEST 65: CHECK THAT INIT L CLEARS REG 0 AND REG 2

;++
 ; THE FOLLOWING TEST WILL CHECK THAT INIT L CAN CLEAR CONTROL REGISTER 2 AND
 ; THE LOW BYTE OF CONTROL REGISTER 0. THIS IS DONE BY LOADING ALL ONES INTO
 ; CONTROL REGISTER 2 AND THE LOW BYTE OF CONTROL REGISTER 0. THEN A BRESET
 ; INSTRUCTION IS ISSUED WHICH SHOULD CLEAR REG 2 AND THE LOW BYTE OF REG 0.
 ;--

```

13075
13076
13077
13078
13079
13080
13081
13082
13083
13084 037326          BGNTST
13085 037326          T65::
13086 037326 004737 005474      JSR    PC,INITED          ;SELECT AND INITIALIZE STATE ANALYZER
13087 037332          BGNSEG
13088 037332 104404      TRAP   C$BSEG
13089
13090          ;CHECK THAT CDAL7 H, CDAL6 H, CDAL5 H, CDAL4 H, CDAL3 H, CDAL2 H,
13091          ;CDAL1 H, AND CDAL0 H OF CONTROL REGISTER 0 CAN BE SET TO ONES.
13092
13093 037334 112737 000377 002370  MOVB   #377,R0LOAD      ;SETUP TO LOAD ALL ONES
13094 037342 004737 006102          JSR    PC,LDRDRO        ;GO LOAD, READ AND CHECK REG 0
13095 037346 001405          BFG    1$              ;IF LOADED OK THEN CONTINUE
13096 037350          ERRDF  1,ROEROR          ;CDAL7 TO CDAL0 NOT EQUAL TO 377
13097 037350 104455      TRAP   C$ERDF
13098 037352 000001      .WORD  1
13099 037354 000000      .WORD  0
13100 037356 004604      .WORD  ROEROR
13101 037360          CKLOOP
13102 037360 104406      TRAP   C$CLP1
13103
13104          ;CHECK THAT PDAL7 H TO PDAL0 H OF CONTROL REGISTER 2 CAN BE SET TO ONES
13105
13106 037362 012737 000377 002376 1$:  MOV    #377,R2LOAD      ;SETUP BITS TO BE LOADED
13107 037370 004737 006134          JSR    PC,LDRDR2        ;GO LOAD, READ AND CHECK REG 2
13108 037374 001405          BEQ    2$              ;IF ALL ONES THEN CONTINUE
13109 037376          ERRDF  2,R2EROR          ;REG 2 NOT EQUAL 377
13110 037376 104455      TRAP   C$ERDF
13111 037400 000002      .WORD  2
13112 037402 000000      .WORD  0
13113 037404 004704      .WORD  R2EROR
13114 037406          CKLOOP
13115 037406 104406      TRAP   C$CLP1
13116
13117          ;ISSUE A BRESET INSTRUCTION. PDAL7 TO PDAL0 SHOULD THEN BE ZEROS.
13118          ;ALSO CDAL7 TO CDAL0 SHOULD THEN BE ZEROS.
13119
13120 037410          2$:  BRESET          ;CLEAR REG 2 AND THE LOW BYTE OF REG 0
13121 037410 104433      TRAP   C$RESET
13122 037412          SETVEC  #4,#3$,#PRI07
13123 037412 012746 000340      MOV    #PRI07,-(SP)
13124 037416 012746 037464      MOV    #3$,-(SP)
13125 037422 012746 000004      MOV    #4,-(SP)
13126 037426 012746 000003      MOV    #3,-(SP)
13127 037432 104437      TRAP   C$SVFC
13128 037434 062706 000010      ADD    #10,SP
13129 037440 013705 002350      MOV    REG0,R5          ;SAVE ADDRESS OF REG 0
13130 037444 113765 002361 000001  MOVB   IDDEV+1,1(R5)    ;SAVE ID NUMBER

```

```

13131 037452 000240      NOP
13132 037454             CLRVEC #4           ;RELEASE DEVICE TIMEOUT VECTOR
13133 037454 012700 000004 MOV #4,R0
13134 037460 104436      TRAP C$CVEC
13135 037462 000420      BR 4$             ;IF NO DEVICE TIMEOUT THEN CHECK REG 0
13136
13137
13138 ;A DEVICE TIMEOUT OCCURED WHICH INDICATES THAT THERE IS NO DEVICE #0
13139 ;IN THE SYSTEM, THEREFORE, THE STATE ANALYZER HAS TO BE RESELECTED BY
13140 ;DOING A 'MOV WORD' OPERATION. A 'MOV B' OPERATION PERFORMED ABOVE DOES
13141 ;A READ/MODIFY WRITE. THEREFORE, IF THERE IS NO DEVICE #0 IN THE SYSTEM
13142 ;A DEVICE TIMEOUT WILL OCCUR TO ADDRESS 4.
13143 037464 005726      3$: TST (SP)+         ;CLEAR UP STACK FROM DEVICE TIMEOUT
13144 037466 005726      TST (SP)+
13145 037470             CLRVEC #4           ;RELEASE DEVICE TIMEOUT VECTOR
13146 037470 012700 000004 MOV #4,R0
13147 037474 104436      TRAP C$CVEC
13148 037476 105037 002370 CLRB R0LOAD        ;SETUP TO LOAD ALL ZEROES IN LOW BYTE
13149 037502 004737 006102 JSR PC,LDRDRO      ;GO LOAD, READ AND CHECK REG 0
13150 037506 001420      BEQ 5$             ;IF OK THEN GO CHECK REGISTER 2
13151 037510             ERRDF 1,R0EROR
13152 037510 104455      TRAP C$ERDF        ;REGISTER 0 NOT EQUAL EXPECTED
13153 037512 000001      .WORD 1
13154 037514 000000      .WORD 0
13155 037516 004604      .WORD R0EROR
13156 037520             CKLOOP
13157 037520 104406      TRAP C$CLP1
13158 037522 000412      BR 5$             ;PROCEED IF NO LOOPING INVOKED
13159
13160 037524 105037 002372 4$: CLRB R0GOOD        ;CLEAR LOWER BYTE OF EXPECTED
13161 037530 004737 006116 JSR PC,READR0     ;GO READ AND CHECK REG 0
13162 037534 001405      BEQ 5$             ;IF OK THEN CONTINUE
13163 037536             ERRDF 1,R0EROR
13164 037536 104455      TRAP C$ERDF        ;REG 0 NOT EQUAL EXPECTED
13165 037540 000001      .WORD 1
13166 037542 000000      .WORD 0
13167 037544 004604      .WORD R0EROR
13168 037546             CKLOOP
13169 037546 104406      TRAP C$CLP1
13170 037550 005037 002376 5$: CLR R2LOAD        ;SETUP EXPECTED DATA
13171 037554 004737 006142 JSR PC,READR2     ;GO READ AND CHECK REG 2
13172 037560 001404      BEQ 6$             ;IF OK THEN CONTINUE
13173 037562             ERRDF 2,R2EROR
13174 037562 104455      TRAP C$ERDF        ;REG 2 NOT EQUAL TO EXPECTED
13175 037564 000002      .WORD 2
13176 037566 000000      .WORD 0
13177 037570 004704      .WORD R2EROR
13178 037572      6$: ENDSEG
13179 037572      10000$:
13180 037572 104405      TRAP C$ESEG
13181 037574             ENDTST
13182 037574      L10173:
13183 037574 104401      TRAP C$ETST
13184 037576             ENDMOD

```

PARAMETER CODING
CVCDBA.P11

MACY11 30(1046)
10-SEP-81 15:42

16-SEP-81 15:15 PAGE 266
TEST 65: CHECK THAT INIT L CLEARS REG 0 AND REG 2

I 5

SEQ 0266

13185
13186
13187
13188
13189 037576
13190
13191
13192
13193
13194
13195
13196
13197
13198
13199
13200 037576
13201 037576 000014
13202 037600
13203
13204
13205
13206
13207
13208
13209
13210
13211
13212 037600
13213 037600 000031
13214 037602 037630
13215 037604 000000
13216 037606 177777
13217 037610
13218 037610 001032
13219 037612 037644
13220 037614 177777
13221 037616 000000
13222 037620 000017
13223 037622
13224 037622 002130
13225 037624 037662
13226 037626 177777
13227
13228
13229
13230 037630
13231
13232 037630

.TITLE PARAMETER CODING
.SBTTL HARDWARE PARAMETER CODING SECTION
BGNMOC
:++
: THE HARDWARE PARAMETER CODING SECTION CONTAINS MACROS
: THAT ARE USED BY THE SUPERVISOR TO BUILD P-TABLES. THE
: MACROS ARE NOT EXECUTED AS MACHINE INSTRUCTIONS BUT ARE
: INTERPRETED BY THE SUPERVISOR AS DATA STRUCTURES. THE
: MACROS ALLOW THE SUPERVISOR TO ESTABLISH COMMUNICATIONS
: WITH THE OPERATOR.
:--
BGNHRD
.WORD L10 74-LSHARD/2
LSHARD: :
:
: HARDWARE P-TABLE QUESTIONS
:
: ASK FOR CDS STATE ANALYZER CSR ADDRESS
: ASK FOR CDS STATE ANALYZER DEVICE NUMBER
: ASK IF CDS STATE ANALYZER EXTERNAL PROBE CONNECTED
:
GPRMA MSG1,0,0,0,177777,YES
.WORD T\$CODE
.WORD MSG1
.WORD T\$LOLIM
.WORD T\$HILIM
GPRMD MSG2,2,0,177777,0,000017,YES
.WORD T\$CODE
.WORD MSG2
.WORD 177777
.WORD T\$LOLIM
.WORD T\$HILIM
GPRML MSG3,4,177777,YES
.WORD T\$CODE
.WORD MSG3
.WORD 177777
ENDHRD
.EVEN
L10174:

PARAMETER CODING
CVCDBA.P11

10-SEP-81

MACY11 30(1046)
15:42

15-SEP-81 15:15 PAGE 267
HARDWARE PARAMETER CODING SECTION

J 5

SEQ 0267

```
13233
13234
13235      ;HARDWARE P-TABLE MESSAGES
13236      ;
13237
13238 037630 051503 020122 042101 MSG1: .ASCIZ /CSR ADDRESS/
13239 037636 051104 051505 000123
13240 037644 042504 044526 042503 MSG2: .ASCIZ /DEVICE NUMBER/
13241 037652 047040 046525 042502
13242 037660 000122
13243 037662 054105 042524 047122 MSG3: .ASCIZ /EXTERNAL PROBE CONNECTED/
13244 037670 046101 050040 047522
13245 037676 042502 041440 047117
13246 037704 042516 052103 042105
13247 037712      000
13248      037714      .EVEN
13249
13250
13251      .SBTTL SOFTWARE PARAMETER CODING SECTION
13252
13253      ;++
13254      ; THE SOFTWARE PARAMETER CODING SECTION CONTAINS MACROS
13255      ; THAT ARE USED BY THE SUPERVISOR TO BUILD P-TABLES. THE
13256      ; MACROS ARE NOT EXECUTED AS MACHINE INSTRUCTIONS BUT ARE
13257      ; INTERPRETED BY THE SUPERVISOR AS DATA STRUCTURES. THE
13258      ; MACROS ALLOW THE SUPERVISOR TO ESTABLISH COMMUNICATIONS
13259      ; WITH THE OPERATOR.
13260      ;--
13261
13262 037714      BGNSFT
13263 037714 000000      .WORD L10175-L2-urT/2
13264 037716      L$SOFT::
13265
13266      .EVEN
13267
13268      ENDSFT
13269 037716      .EVEN
13270
13271 037716      L10175:
13272
13273
13274
13275 037716      $PATCH::
13276 037716 000010      .BLKW 10
13277
13278
13279 037736      LASTAD
13280      .EVEN
13281 037736 037754      .WORD T$FREE
13282 037740 000005      .WORD T$SIZE
13283 037742      L$LAST::
13284 037742      ENDMOD
13285
13286
13287
13288
```

13289	037742		BGNSETUP	1.
13290	037742		BGNPTAB	
13291	037742	000000	.WORD	0
13292	037744	000003	.WORD	L10200-./2-1
13293	037746		L10176:	
13294	037746	163010	.WORD	163010
13295	037750	000001	.WORD	1
13296	037752	000000	.WORD	0
13297	037754		ENDPTAB	
13298	037754		L10200:	
13299	037754		ENDSETUP	
13300	000001		.END	

PARAMETER CODING
CVCDBA.P11 10-SEP-81

MACY11 30(1046)
15:42

16-SEP-81 15:15 PAGE 271
CROSS REFERENCE TABLE -- USER SYMBOLS

SEQ 0270

CDAL9 = 001000 G	1818#	2973												
C\$AU = 000052	1500#	3077												
C\$AUTO= 000061	1500#	3007												
C\$BRK = 000022	1500#													
C\$BSEG= 000004	1500#	2468	2510	2530	2557	2660	2708	2757	2850	3126	3143	3174	3192	
	3226	3257	3274	3306	3324	3358	3400	3466	3535	3553	3592	4253	4329	
	4406	4513	4620	4730	4837	4923	4981	5061	5154	5240	5298	5378	5470	
	5556	5614	5694	5786	5874	5934	6017	6102	6249	6480	6916	6984	7058	
	7179	7258	7317	7393	7458	7552	7646	7748	7849	7951	8053	8155	8256	
	8358	8460	8562	8663	8765	8867	9037	9083	9151	9214	9258	9284	9379	
	9442	9734	9797	10080	10148	10329	10531	10742	11044	11535	11926	12319	12720	
	13088													
C\$BSUB= 000002	1500#	3718	3738	3786	3806	3874	3923	3943	3991	4011	4059	4079		
	4127	4147	4195	4215	4834	5019	5057	5151	5236	5374	5467	5552	5690	
	5783	5870	6013	6678	6692	6706	6720	6734	7172	7249	7308	7384	8979	
	9026	9072												
C\$CEFG= 000045	1500#													
C\$CLCK= 000062	1500#													
C\$CLEA= 000012	1500#	3032												
C\$CLOS= 000035	1500#													
C\$CLP1= 000006	1500#	2491	2541	2577	2675	2772	2795	2860	3414	3432	3480	3499	3628	
	3641	3655	3668	4272	4294	4342	4421	4453	4528	4560	4635	4667	4745	
	4777	4852	4886	4938	4958	4995	5026	5077	5096	5169	5203	5255	5275	
	5312	5343	5394	5413	5485	5519	5571	5591	5628	5659	5710	5729	5801	
	5835	5889	5909	5948	5980	6033	6052	6120	6136	6149	6164	6195	6263	
	6279	6292	6306	6329	6343	6356	6370	6391	6412	6428	6495	6513	6527	
	6542	6568	6593	6607	6749	6768	6794	6814	6833	6851	6869	6942	7074	
	7098	7121	7195	7213	7270	7330	7352	7405	7475	7512	7569	7606	7663	
	7687	7708	7765	7789	7810	7866	7890	7911	7968	7992	8013	8070	8094	
	8115	8172	8196	8217	8273	8297	8318	8375	8399	8420	8477	8501	8522	
	8579	8603	8624	8680	8704	8725	8782	8806	8827	8884	8908	8929	8995	
	9047	9093	9167	9188	9235	9305	9396	9417	9457	9471	9489	9508	9547	
	9571	9612	9640	9654	9751	9772	9812	9826	9844	9863	9902	9926	9967	
	9995	10009	10103	10125	10166	10180	10198	10211	10226	10242	10260	10298	10345	
	10377	10385	10399	10427	10441	10457	10472	10486	10547	10572	10587	10601	10628	
	10642	10658	10673	10687	10757	10771	10791	10834	10854	10866	10883	10897	10922	
	10936	10950	10971	11013	11060	11070	11084	11098	11127	11150	11167	11183	11199	
	11225	11241	11255	11269	11285	11313	11330	11344	11358	11374	11403	11421	11435	
	11449	11465	11493	11549	11564	11583	11597	11614	11628	11671	11680	11696	11711	
	11728	11742	11761	11775	11808	11823	11837	11853	11868	11889	11940	11955	11974	
	11988	12005	12019	12062	12071	12087	12102	12119	12133	12152	12166	12199	12214	
	12228	12244	12259	12280	12333	12349	12368	12382	12399	12414	12458	12467	12483	
	12498	12516	12530	12549	12563	12596	12611	12626	12642	12655	12665	12736	12759	
	12781	12797	12814	12833	12848	12863	12891	12908	12927	12941	12957	12972	12990	
	13010	13025	13040	13055	13102	13115	13157	13169						
C\$CVEC= 000036	1500#	2502	2588	13134	13147									
C\$DCLN= 000044	1500#													
C\$DODU= 000051	1500#													
C\$DRPT= 000024	1500#													
C\$DU = 000053	1500#	3054												
C\$EDIT= 000003	1500#	1562												
C\$ERDF= 000055	1500#	2486	2496	2516	2536	2545	2572	2582	2670	2689	2712	2767	2790	
	2812	2820	2828	2834	2855	2875	3134	3151	3183	3201	3230	3265	3282	
	3315	3333	3362	3409	3427	3441	3475	3494	3509	3544	3561	3600	3611	
	3623	3636	3650	3663	3676	4267	4289	4306	4337	4355	4416	4448	4463	
	4523	4555	4570	4630	4662	4677	4740	4772	4789	4847	4881	4895	4933	

CSGPRI=	000040	1500#																		
CSINIT=	000011	1500#	2990																	
CSINLP=	000020	1500#																		
CSMANI=	000050	1500#																		
CSMEM =	000031	1500#																		
CSMSG =	000023	1500#	2200	2223	2232	2241	2250	2259	2275	2292	2303	2315								
CSOPEN=	000034	1500#																		
CSPNTB=	000014	1500#	2270	2299	2311	2323														
CSPNTF=	000017	1500#																		
CSPNTS=	000016	1500#																		
CSPNTX=	000015	1500#	2210	2219	2287	2349	2357	2367	2375	2385	2396	2407	2415							
CSQIO =	000377	1500#																		
CSRDBGU=	000007	1500#																		
C\$REFG=	000047	1500#	2929	2934	2939	2946	2952													
C\$RESE=	000033	1500#	2943	13121																
C\$REVI=	000003	1500#	1561																	
C\$RFLA=	000021	1500#																		
C\$RPT =	000025	1500#	2899																	
C\$SEFG=	000046	1500#																		
C\$SPRI=	000041	1500#	2978																	
C\$SVEC=	000037	1500#	2474	2563	13127															
C\$TPRI=	000013	1500#																		
DFPTBL	002330	G	1691#																	
DIAGMC=	000000		1500																	
EF.CON=	000036	G	1769#	2951																
EF.NEW=	000035	G	1770#	2945																
EF.PWR=	000034	G	1771#	2938																
EF.RES=	000037	G	1768#	2933																
EF.STA=	000040	G	1767#	2928																
EMSGRO	003702	G	2092#	2191	2205															
EMSGR2	003732	G	2096#	2228																
EMSGR4	003762	G	2100#	2237																
EMSGR6	004012	G	2104#	2246	2255	2264	2280													
ERORRO	004620	G	2203#	2519																
ERRBLK	002346	G	1895#																	
ERRMSG	002344	G	1894#																	
ERRNBR	002342	G	1893#																	
ERRTYP	002340	G	1892#																	
EVL =	000004	G	1787#																	
EVNTCL	003254	G	2027#	9688	10043															
EVNTCT	003213	G	2021#	9544	9609	9899	9964	10831	11010	11805	12196	12593								
EVNTER	005024	G	2278#	9545	9610	9689	9900	9965	10044	10296	10832	11011	11806	12197	12594					
EVNTRL	003321	G	2034#	10295																
EXTPER	003450	G	2051#	12794	12845	12888	12938	12969	13022	13067										
EXTPRB	002366	G	1909#	2975*	12714															
E\$END =	002100		1500#																	
E\$LOAD=	000035		1500#	1585																
FRMTEC	004360	G	2147#	2284																
FRMTR0	004217	G	2129#	2354	2372	2412														
FRMTR4	004253	G	2135#	2393																
FRMTR8	004145	G	2121#	2216																
FUSL30	003365	G	2041#	10454	10483	10655	10684													
FUSL7	003601	G	2072#	10424	10503	10625	10703	10880	10919	10947										
F\$AU =	000015		1500#	3065	3076															
F\$AUTO=	000020		1500#	3002	3006															
F\$BGN =	000040		1500#	1507	1720	1725	2189	2203	2226	2235	2244	2253	2262	2278	2294					

2306	2468	2510	2530	2557	2660	2708	2757	2850	2875	2880	2887	2893
2909	2926	2982	3002	3017	3024	3042	3048	3065	3071	3080	3086	3103
3110	3122	3126	3143	3159	3170	3174	3192	3209	3220	3226	3241	3253
3257	3274	3290	3302	3306	3324	3341	3353	3358	3373	3396	3400	3449
3462	3466	3517	3529	3535	3553	3573	3589	3684	3684	3713	3717	3732
3737	3747	3751	3781	3785	3800	3805	3815	3819	3849	3853	3868	3873
3883	3887	3918	3922	3937	3942	3952	3956	3986	3990	4005	4010	4020
4024	4054	4058	4073	4078	4088	4092	4122	4126	4141	4146	4156	4160
4190	4194	4209	4214	4224	4228	4244	4253	4329	4372	4400	4406	4480
4507	4513	4587	4614	4620	4694	4724	4730	4805	4824	4833	4837	4906
4918	4923	4981	5046	5056	5061	5118	5121	5141	5150	5154	5223	5235
5240	5298	5363	5373	5378	5435	5438	5457	5466	5470	5539	5551	5556
5614	5679	5689	5694	5751	5754	5773	5782	5786	5857	5869	5874	5934
6002	6012	6017	6076	6079	6097	6102	6202	6245	6249	6452	6475	6480
6638	6673	6677	6687	6691	6701	6705	6715	6719	6729	6733	6888	6891
6912	6916	6963	6974	6984	7014	7052	7058	7144	7167	7171	7179	7241
7248	7258	7299	7307	7317	7374	7383	7393	7436	7439	7452	7458	7533
7546	7552	7627	7640	7646	7729	7742	7748	7830	7843	7849	7932	7945
7951	8034	8047	8053	8136	8149	8155	8237	8250	8256	8339	8352	8358
8441	8454	8460	8543	8556	8562	8644	8657	8663	8746	8759	8765	8848
8861	8867	8950	8972	8978	9021	9025	9037	9067	9071	9083	9114	9117
9139	9151	9214	9258	9284	9353	9375	9379	9442	9708	9730	9734	9797
10063	10082	10086	10148	10307	10325	10329	10509	10527	10531	10709	10738	10742
11021	11040	11044	11514	11532	11535	11906	11923	11926	12297	12315	12319	12683
12712	12717	12720	13073	13085	13088	13182	13185	13190	13201	13263	13285	13290
13291	13298	13300										
1500#	3017	3031										
1500#	3042	3053										
1500#	1507	1720	1725	2201	2224	2233	2242	2251	2260	2276	2293	2304
2316	2506	2523	2553	2593	2696	2719	2841	2872	2875	2880	2891	2900
2982	2991	3008	3024	3033	3046	3055	3069	3078	3080	3086	3103	3110
3112	3122	3141	3158	3159	3161	3170	3190	3208	3209	3211	3220	3237
3241	3243	3253	3272	3289	3290	3292	3302	3322	3340	3341	3343	3353
3369	3373	3375	3396	3448	3449	3451	3462	3516	3517	3519	3529	3551
3568	3573	3575	3589	3683	3684	3686	3713	3717	3732	3734	3737	3747
3749	3751	3753	3781	3785	3800	3802	3805	3815	3817	3819	3821	3849
3853	3868	3870	3873	3883	3885	3887	3889	3918	3922	3937	3939	3942
3952	3954	3956	3958	3986	3990	4005	4007	4010	4020	4022	4024	4026
4054	4058	4073	4075	4078	4088	4090	4092	4094	4122	4126	4141	4143
4146	4156	4158	4160	4162	4190	4194	4209	4211	4214	4224	4226	4228
4230	4244	4313	4362	4372	4374	4400	4470	4480	4482	4507	4577	4587
4589	4614	4684	4694	4696	4724	4796	4805	4807	4824	4833	4902	4906
4908	4918	4976	5042	5046	5048	5056	5114	5118	5120	5121	5123	5141
5150	5219	5223	5225	5235	5293	5359	5363	5365	5373	5431	5435	5437
5438	5440	5457	5466	5535	5539	5541	5551	5609	5675	5679	5681	5689
5747	5751	5753	5754	5756	5773	5782	5853	5857	5859	5869	5929	5998
6002	6004	6012	6072	6076	6078	6079	6081	6097	6201	6202	6204	6245
6451	6452	6454	6475	6636	6638	6640	6673	6677	6687	6689	6691	6701
6703	6705	6715	6717	6719	6729	6731	6733	6888	6890	6891	6893	6912
6961	6963	6965	6974	7009	7014	7016	7052	7138	7144	7146	7167	7171
7236	7241	7243	7248	7294	7299	7301	7307	7369	7374	7376	7383	7431
7436	7438	7439	7441	7452	7528	7533	7535	7546	7622	7627	7629	7640
7724	7729	7731	7742	7826	7830	7832	7843	7927	7932	7934	7945	8029
8034	8036	8047	8131	8136	8138	8149	8233	8237	8239	8250	8334	8339
8341	8352	8436	8441	8443	8454	8538	8543	8545	8556	8640	8644	8646
8657	8741	8746	8748	8759	8843	8848	8850	8861	8945	8950	8952	8972

F\$CLEA= 000007
F\$DU = 000016
F\$END = 000041

GSEXCP=	000400	1500#																		
GSHILI=	000002	1500#																		
GSLOLI=	000001	1500#																		
GSNO =	000000	1500#																		
GSOFFS=	000400	1500#	13213	13218	13224															
GSOFSI=	000376	1500#	13213	13218	13224															
GSPRMA=	000001	1500#	13213																	
GSPRMD=	000002	1500#	13218																	
GSPRML=	000000	1500#	13224																	
GSRADA=	000140	1500#																		
GSRADB=	000000	1500#																		
GSRADD=	000040	1500#																		
GSRADL=	000120	1500#	13224																	
GSRADO=	000020	1500#	13213	13218																
GSXFER=	000004	1500#																		
GSYES =	000010	1500#	13213	13218	13224															
HELP =	000000	1498#	1500	1515	1603	1679	1697	1715	1720#	1723	1731	1889	1945	2087						
		2177	2179	2194	2430	2435	2438	2444	2447	2453	2459	2463	2465	2466						
		2876#	2889	2894	2917	2980	2985	3004	3022	3027	3044	3049	3067	3072						
		3082#	3100	3101	3106	3107	13186#	13228	13250	13266	13274	13278	13288							
HOE =	100000	G	1800#																	
IBE =	010000	G	1797#																	
IDDEV	002360	G	1906#	2479	2531	2971*	2972*	3018	13130											
IDTYPE	002364	G	1908#	2512	2973*															
IDU =	000040	G	1790#																	
IER =	020000	G	1798#																	
INITED	005474	G	2467#	3104	3123	3171	3221	3254	3303	3354	3397	3463	3530	3590	3714					
			3782	3850	3919	3987	4055	4123	4191	4245	4401	4508	4615	4725	4825					
			5142	5458	5774	6099	6246	6477	6674	6913	6975	7053	7168	7453	7547					
			7641	7743	7844	7946	8048	8150	8251	8353	8455	8557	8658	8760	8862					
			8973	9140	9376	9731	10083	10326	10528	10739	11041	11533	11924	12316	12713					
			13086																	
ISR =	000100	G	1791#																	
IXE =	004000	G	1796#																	
ISAU =	000041		1500#	3065#	3078#															
ISAUTO=	000041		1500#	3002#	3008#															
ISCLN =	000041		1500#	3017#	3024	3033#														
ISDU =	000041		1500#	3042#	3055#															
ISHRD =	000041		13201#	13233#																
ISINIT=	000041		1500#	2926#	2982	2991#														
ISMOD =	000041		1500#	1507#	1720#	1725#	2875#	2880#	3080#	3086#	13185#	13190#	13285#							
ISMSG =	000041		1500#	2189#	2201#	2203#	2224#	2226#	2233#	2235#	2242#	2244#	2251#	2253#	2260#					
			2262#	2276#	2278#	2293#	2294#	2304#	2306#	2316#										
			1500#	2909#																
ISPROT=	000040		1500#	2887#	2900#															
ISPTAB=	000041		1500#	13291#	13298#															
ISPR =	000041		1500#																	
ISRPT =	000041		1500#	2887#	2900#															
ISSEG =	000041		1500#	2468#	2506#	2510#	2523#	2530#	2553#	2557#	2593#	2660#	2696#	2708#	2719#					
			2757#	2841#	2850#	2872#	3103	3122	3126#	3141#	3143#	3158#	3170	3174#	3190#					
			3192#	3208#	3220	3226#	3237#	3253	3257#	3272#	3274#	3289#	3302	3306#	3322#					
			3324#	3340#	3353	3358#	3369#	3396	3400#	3448#	3462	3466#	3516#	3529	3535#					
			3551#	3553#	3568#	3589	3592#	3683#	3713	3717	3737	3781	3785	3805	3849					
			3853	3873	3918	3922	3942	3986	3990	4010	4054	4058	4078	4122	4126					
			4146	4190	4194	4214	4244	4253#	4313#	4329#	4362#	4400	4406#	4470#	4507					
			4513#	4577#	4614	4620#	4684#	4724	4730#	4796#	4824	4833	4837#	4902#	4918					
			4923#	4976#	4981#	5042#	5056	5061#	5114#	5141	5150	5154#	5219#	5235	5240#					

PARAMETER CODING
CVCDBA.P11 10-SEP-81

MACY11 30(1046)
15:42

16-SEP-81 15:15 PAGE 277
CROSS REFERENCE TABLE -- USER SYMBOLS

F 6

SEQ 0276

5293#	5298#	5359#	5373	5378#	5431#	5457	5466	5470#	5535#	5551	5556#	5609#
5614#	5675#	5689	5694#	5747#	5773	5782	5786#	5853#	5869	5874#	5929#	5934#
5998#	6012	6017#	6072#	6097	6102#	6201#	6245	6249#	6451#	6475	6480#	6636#
6673	6677	6691	6705	6719	6733	6912	6916#	6961#	6974	6984#	7009#	7052
7058#	7138#	7167	7171	7179#	7236#	7248	7258#	7294#	7307	7317#	7369#	7383
7393#	7431#	7452	7458#	7528#	7546	7552#	7622#	7640	7646#	7724#	7742	7748#
7826#	7843	7849#	7927#	7945	7951#	8029#	8047	8053#	8131#	8149	8155#	8233#
8250	8256#	8334#	8352	8358#	8436#	8454	8460#	8538#	8556	8562#	8640#	8657
8663#	8741#	8759	8765#	8843#	8861	8867#	8945#	8972	8978	9025	9037#	9063#
9071	9083#	9110#	9139	9151#	9203#	9214#	9253#	9258#	9273#	9284#	9325#	9375
9379#	9438#	9442#	9693#	9730	9734#	9793#	9797#	10048#	10082	10086#	10146#	10148#
10305#	10325	10329#	10508#	10527	10531#	10708#	10738	10742#	11019#	11040	11044#	11513#
11532	11535#	11905#	11923	11926#	12296#	12315	12319#	12682#	12712	12720#	13072#	13085
13088#	13181#											
1500#	13290#	13291	13300#									
13263#	13272#											
1500#												
1500#	3103	3122	3170	3220	3253	3302	3353	3396	3462	3529	3589	3713
3717#	3732#	3734#	3737#	3747#	3749#	3781	3785#	3800#	3802#	3805#	3815#	3817#
3849	3853#	3868#	3870#	3873#	3883#	3885#	3918	3922#	3937#	3939#	3942#	3952#
3954#	3986	3990#	4005#	4007#	4010#	4020#	4022#	4054	4058#	4073#	4075#	4078#
4088#	4090#	4122	4126#	4141#	4143#	4146#	4156#	4158#	4190	4194#	4209#	4211#
4214#	4224#	4226#	4244	4400	4507	4614	4724	4824	4833#	4906#	4908#	4918#
5046#	5048#	5056#	5118#	5120#	5141	5150#	5223#	5225#	5235#	5363#	5365#	5373#
5435#	5437#	5457	5466#	5539#	5541#	5551#	5679#	5681#	5689#	5751#	5753#	5773
5782#	5857#	5859#	5869#	6002#	6004#	6012#	6076#	6078#	6097	6245	6475	6673
6677#	6687#	6689#	6691#	6701#	6703#	6705#	6715#	6717#	6719#	6729#	6731#	6733#
6888#	6890#	6912	6974	7052	7167	7171#	7241#	7243#	7248#	7299#	7301#	7307#
7374#	7376#	7383#	7436#	7438#	7452	7546	7640	7742	7843	7945	8047	8149
8250	8352	8454	8556	8657	8759	8861	8972	8978#	9021#	9023#	9025#	9067#
9069#	9071#	9114#	9116#	9139	9375	9730	10082	10325	10527	10738	11040	11532
11923	12315	12712	13085									
1500#	3103#	3110#	3112#	3122#	3159#	3161#	3170#	3209#	3211#	3220#	3241#	3243#
3253#	3290#	3292#	3302#	3341#	3343#	3353#	3373#	3375#	3396#	3449#	3451#	3462#
3517#	3519#	3529#	3573#	3575#	3589#	3684#	3686#	3713#	3717	3737	3751#	3753#
3781#	3785	3805	3819#	3821#	3849#	3853	3873	3887#	3889#	3918#	3922	3942
3956#	3958#	3986#	3990	4010	4024#	4026#	4054#	4058	4078	4092#	4094#	4122#
4126	4146	4160#	4162#	4190#	4194	4214	4228#	4230#	4244#	4372#	4374#	4400#
4480#	4482#	4507#	4587#	4589#	4614#	4694#	4696#	4724#	4805#	4807#	4824#	4833
4918	5056	5121#	5123#	5141#	5150	5235	5373	5438#	5440#	5457#	5466	5551
5689	5754#	5756#	5773#	5782	5869	6012	6079#	6081#	6097#	6202#	6204#	6245#
6452#	6454#	6475#	6638#	6640#	6673#	6677	6691	6705	6719	6733	6891#	6893#
6912#	6963#	6965#	6974#	7014#	7016#	7052#	7144#	7146#	7167#	7171	7248	7307
7383	7439#	7441#	7452#	7533#	7535#	7546#	7627#	7629#	7640#	7729#	7731#	7742#
7830#	7832#	7843#	7932#	7934#	7945#	8034#	8036#	8047#	8136#	8138#	8149#	8237#
8239#	8250#	8339#	8341#	8352#	8441#	8443#	8454#	8543#	8545#	8556#	8644#	8646#
8657#	8746#	8748#	8759#	8848#	8850#	8861#	8950#	8952#	8972#	8978	9025	9071
9117#	9119#	9139#	9353#	9355#	9375#	9708#	9710#	9730#	10063#	10065#	10082#	10307#
10309#	10325#	10509#	10511#	10527#	10709#	10711#	10738#	11021#	11023#	11040#	11514#	11516#
11532#	11906#	11908#	11923#	12297#	12299#	12315#	12683#	12685#	12712#	12717	13073#	13075#
13085#	13182#	13184#										
1500#	2891	3046	3069									
2617#	7504	7518	7598	7612	7700	7714	7802	7816	7903	7917	8005	8019
8107	8121	8209	8223	8310	8324	8412	8426	8514	8528	8616	8630	8717
8731	8819	8833	8921	8935	9053	9193	9263	9428	9783	10136	11672	12063
12459												

ISSetu= 000041
ISSFT = 000041
ISSRV = 000041
ISSUB = 000041

ISTST = 000041

JSJMP = 000167
LDRDAR 006166 G

LSHPCP	002016	G	1534#		
LSHPTP	002022	G	1538#		
LSHW	002330	G	1539	1689	1690#
LSICP	002104	G	1588#		
LSINIT	006734	G	1589	2926#	
LSLADP	002026	G	1542#		
LSLAST	037742	G	1543	13283#	13300
LSLOAD	002100	G	1584#		
LSLUN	002074	G	1580#		
LSMREV	002050	G	1560#		
LSNAME	002000	G	1517#		
LSPRIO	002042	G	1554#		
LSPROT	006726	G	1595	2909#	
LSPRT	002112	G	1594#		
LSREPP	002062	C	1570#		
LSREV	002010	G	1526#		
LSRPT	006720	G	2887#		
LSSOFT	037716	G	13263	13264#	
LSSPC	002056	G	1566#		
LSSPCP	002020	G	1536#		
LSSPTP	002024	G	1540#		
LSSTA	002030	G	1544#		
LSSW	002340	G	1711	1712#	
LSTEST	002114	G	1596#		
LSTIML	002014	G	1532#		
LSUNIT	002012	G	1530#		
L10000	002336		1689	1699#	
L10001	002340		1711	1717#	
L10002	004616		2199#		
L10003	004732		2222#		
L10004	004716		2231#		
L10005	004732		2240#		
L10006	004746		2249#		
L10007	004762		2258#		
L10010	005022		2274#		
L10011	005062		2291#		
L10012	005104		2302#		
L10013	005126		2314#		
L10014	006724		2892	2898#	
L10016	007116		2983	2989#	
L10017	007120		3006#		
L10020	007142		3025	3031#	
L10021	007150		3047	3053#	
L10022	007156		3070	3076#	
L10023	007164		3110#		
L10024	007250		3159#		
L10025	007336		3209#		
L10026	007400		3241#		
L10027	007464		3290#		
L10030	007552		3341#		
L10031	007614		3373#		
L10032	007730		3449#		
L10033	010046		3517#		
L10034	010152		3573#		
L10035	010400		3684#		
L10036	010444		3751#		

L10037	010424	3732#
L10040	010442	3747#
L10041	010512	3819#
L10042	010470	3800#
L10043	010510	3815#
L10044	010556	3887#
L10045	010536	3868#
L10046	010554	3883#
L10047	010624	3956#
L10050	010602	3937#
L10051	010622	3952#
L10052	010670	4024#
L10053	010650	4005#
L10054	010666	4020#
L10055	010736	4092#
L10056	010714	4073#
L10057	010734	4088#
L10060	011002	4160#
L10061	010762	4141#
L10062	011000	4156#
L10063	011050	4228#
L10064	011026	4209#
L10065	011046	4224#
L10066	011404	4372#
L10067	011600	4480#
L10070	011774	4587#
L10071	012170	4694#
L10072	012406	4805#
L10073	013240	5121#
L10074	012570	4906#
L10075	013066	5046#
L10076	013236	5118#
L10077	014072	5438#
L10100	013422	5223#
L10101	013720	5363#
L10102	014070	5435#
L10103	014724	5754#
L10104	014254	5539#
L10105	014552	5679#
L10106	014722	5751#
L10107	015644	6079#
L10110	015122	5857#
L10111	015456	6002#
L10112	015642	6076#
L10113	016054	6202#
L10114	016476	6452#
L10115	016776	6638#
L10116	017446	6891#
L10117	017022	6687#
L10120	017042	6701#
L10121	017062	6715#
L10122	017102	6729#
L10123	017441	6888#
L10124	017545	6963#
L10125	017636	7016#
L10126	020024	7144#

OSBGNS=	000000	1500#	1536																	
OSDU =	000000	1500#	1578																	
OSERRT=	000000	1500#	1586																	
OSGNSW=	000000	1500#	1540																	
OSPOIN=	000001	1500#	1514#	1602																
OSSETU=	000001	1500#	1514#	1530	13281															
PDALO =	000001 G	1858#	1865	1867	1869	1871	1873	1875	1877	1879										
PDAL1 =	000002 G	1857#	1866	1867	1870	1871	1874	1875	1878	1879										
PDAL2 =	000004 G	1856#	1868	1869	1870	1871	1876	1877	1878	1879										
PDAL3 =	000010 G	1855#	1872	1873	1874	1875	1876	1877	1878	1879										
PDAL4 =	000020 G	1851#	12948	12981	13001	13031	13046													
PDAL5 =	000040 G	1850#	10390	10432	10463	10592	10633	10664	10888	10927	11089	11158	11216	11246						
		11304	11335	11394	11426	11484														
PDAL6 =	000100 G	1849#	6111	6270	6283	6419	6504	6518	6759											
PDAL7 =	000200 G	1848#	9462	9631	9645	9817	9986	10000	10189	10202										
PNT =	001000 G	1794#																		
PRI =	002000 G	1795#																		
PRI00 =	000000 G	1783#																		
PRI01 =	000040 G	1782#																		
PRI02 =	000100 G	1781#																		
PRI03 =	000140 G	1780#																		
PRI04 =	000200 G	1779#																		
PRI05 =	000240 G	1778#																		
PRI06 =	000300 G	1777#																		
PRI07 =	000340 G	1555	1776#	2471	2559	2977	13123													
PRNTAL	005150 G	2238	2256	2289	2330#															
PRNTBS	005130 G	2190	2204	227	2236	2245	2254	2263	2279	2319#										
PRNTR0	005210 G	2192	2330	2338	2345#															
PRNTR2	005262 G	2229	2331	2339	2363#															
PRNTR4	005334 G	2332	2381#																	
PRNTR6	005422 G	2333	2340	2403#																
PRO26R	005172 G	2247	2272	2339																
PTERO =	000000 G	1864#	6111	6270	6504	7491	9034	9081	9145	9408	9499	9562	9631	9763						
		9854	9917	9986	10116	10251	11075	11089	11216	11304	11394	11484	11660	12051						
		12447																		
PTER1	000001 G	1865#	4248	4324	4949	5087	6819	7585												
PTER10	000012 G	1874#	8492	12250	12761	12854	13031													
PTER11=	000013 G	1875#	8594	11870																
PTER12=	000014 G	1876#	8695	12261																
PTER13=	000015 G	1877#	8797	9493	9848	10184	10774	11567	11958	12352										
PTER14=	000016 G	1878#	8899																	
PTER15=	000017 G	1879#	6925	6990	7080	7200	9064	9111	9522	9585	9669	9877	9990	10024						
		10274	10351	10492	10553	10693	10804	10984	11158	11246	11335	11426	11683	12074						
		12470																		
PTER2 =	000002 G	1866#	5266	5404	6838	7678														
PTER3 =	000003 C	1867#	5582	5720	6856	7780														
PTER4 =	000004 G	1868#	5900	6043	6874	7881	10432	10633	11588	11828	11880	11979	12219	12271						
		12373	12617	12772	12824	12869	12918	13001	13046											
PTER5 =	000005 G	1869#	2809	3730	3745	3798	3813	4247	4432	4866	5004	6685	7482	7576						
		7670	7772	7983	9001	9144	9174	9221	9291	9403	9758	10110	11639	12030						
		12426																		
PTER6 =	000006 G	1870#	2817	3866	3881	3935	3950	4539	5183	5321	6699	7873	7975	8077						
		8085	8179	9007	11644	12035	12431													
PTER7 =	000007 G	1871#	825	4003	4018	4071	4086	4646	5499	5637	6713	8187	8280	8382						
		8484	8586	9013	11649	12040	12436													
PTER8 =	000010 G	1872#	2804	4139	4154	4207	4222	4756	5815	5958	6727	8288	8687	8789						

L 6

PARAMETER CODING MACY11 30(1046) 16-SEP-81 15:15 PAGE 283
 CVCDBA.P11 10-SEP-81 15:42 CROSS REFERENCE TABLE -- USER SYMBOLS SEQ 0282

PTER9 = 000011 G	8891	9019	9335	11654	12045	12441								
	1873#	8390	9480	9835	10171	10762	11555	11859	11946	12340	12750	12805	12899	
	12981													
READRO 006116 G	2601#	13161												
READR2 006142 G	2609#	13171												
READR4 006216 G	2623#	7284	7344	7421	9100	9243	9315	10419	10498	10620	10698	10914	10942	
	11753	12144	12541											
READR6 006256 G	2633#	3647	3673	6156	6187	6321	6362	6383	6404	6441	6560	6585	6626	
	6786	6825	6843	6861	6620	10449	10478	10650	10679	10826	11005	11119	11142	
	11233	11322	11413	11503	11606	11800	11845	11895	11997	12191	12236	12286	12391	
	12588	12634	12671	12789	12840	12883	12933	12964	13017	13062				
REGO 002350 G	1901#	2481*	2482	2600*	2601	2962	3018*	13129						
REGOEQ 004042 G	2108#	2207	2346											
REG2 002352 G	1902#	2566*	2567	2608*	2609	3020*								
REG2EQ 004054 G	2110#	2364												
REG4 002354 G	1903#	2622*	2623											
REG4EQ 004066 G	2112#	2382												
REG6 002356 G	1904#	2632*	2633	2780*	2803	4280*	4301	4350	4437*	4457	4544*	4564	4651*	
	4671	4761*	4781	4871*	4891	4964	5010*	5031	5103	5188*	5208	5281	5327*	
	5348	5420	5504*	5524	5597	5643*	5664	5736	5820*	5840	5915	5964*	5985	
	6060	9491*	9537	9602	9681	9846*	9892	9957	10036	10181*	10288	10772*	11565*	
	11869*	11956*	12260*	12350*	12760*	12815*	12864*	12909*	12991*	13041*				
REG6EQ 004100 G	2114#	2404												
ROEROR 004604 G	2189#	2489	2539	2858	2868	3137	3154	3186	3204	3233	3603	3639	3666	
	4419	4451	4526	4558	4633	4665	4743	4775	4850	4884	4936	4993	5024	
	5075	5167	5201	5253	5310	5341	5392	5483	5517	5569	5626	5657	5708	
	5799	5833	5887	5946	5978	6031	6134	6147	6261	6341	6354	6493	6605	
	6747	6812	7072	7193	7473	7567	7661	7763	7864	7966	8068	8770	8271	
	8373	8475	8577	8678	8780	8882	8993	9165	9394	9455	9749	9810	10101	
	10164	10224	10240	10343	10545	10755	10789	10852	10969	11058	11068	11547	11581	
	11626	11740	11773	11821	11938	11972	12017	12131	12164	12212	12331	12366	12412	
	12528	12561	12609	12653	12663	12734	13100	13155	13167					
ROGOOD 002372 G	1912#	2213	2480*	2483	2512*	2599*	2602	13160*						
ROLOAD 002370 G	1911#	2215	2353	2479*	2480	2481	2511*	2531*	2532*	2542*	2549	2599	2600	
	2851*	2861*	3130*	3147*	3179*	3197*	3223*	3238*	3596*	3632*	3659*	4412*	4444*	
	4519*	4551*	4626*	4658*	4736*	4768*	4843*	4877*	4929*	4986*	5017*	5068*	5160*	
	5194*	5246*	5303*	5334*	5385*	5476*	5510*	5562*	5619*	5650*	5701*	5792*	5826*	
	5880*	5939*	5971*	6024*	6127*	6140*	6254*	6334*	6347*	6486*	6598*	6770*	6805*	
	7065*	7186*	7466*	7560*	7654*	7756*	7857*	7959*	8061*	8163*	8264*	8366*	8468*	
	8570*	8671*	8773*	8875*	8986*	9158*	9387*	9448*	9742*	9803*	10094*	10157*	10217*	
	10233*	10336*	10538*	10748*	10782*	10845*	10962*	11051*	11061*	11540*	11574*	11619*	11733*	
	11766*	11814*	11931*	11965*	12010*	12124*	12157*	12205*	12324*	12359*	12405*	12521*	12554*	
	12602*	12646*	12656*	12727*	13093*	13148*								
ROREAD 002374 G	1913#	2214	2352	2482*	2483	2601*	2602							
ROTM 005064 G	2294#	2499												
RO26ER 004734 G	2244#	2692	2815	2823	2831	2837	3430	3444	3497	3512	3564	3626	3653	
	3679	4309	4358	6162	6193	6304	6327	6368	6389	6410	6447	6540	6566	
	6591	6632	6792	6940	6957	7005	7096	7211	7268	7328	7403	10368	10570	
	10864	11125	11148	11181	11239	11267	11328	11356	11419	11447	11509	11612	11709	
	11851	11901	12003	12100	12242	12292	12397	12496	12640	12677	12795	12846	12889	
	12939	12970	13023	13068										
R2EROR 004704 G	2226#	2575	2673	2715	2770	2793	3268	3285	3318	3336	3365	3412	3478	
	3547	3614	4270	4292	4340	4956	5094	5273	5411	5589	5727	5907	6050	
	6118	6277	6290	6426	6511	6525	6766	7685	7787	7888	7990	8092	8194	
	8295	8397	8499	8601	8702	8804	8906	9045	9091	9186	9233	9303	9415	
	9469	9487	9506	9569	9638	9652	9770	9824	9842	9861	9924	9993	10007	

PARAMETER CODING
CVCDBA.P11 10-SEP-81

MACY11 30(1046)
15:42

16-SEP-81 15:15 PAGE 284
CROSS REFERENCE TABLE -- USER SYMBOLS

M 6

SEQ 0283

		10123	10178	10196	10209	10258	10397	10439	10470	10599	10640	10671	10769	10895
		10934	11082	11096	11165	11223	11253	11311	11342	11401	11433	11491	11562	11595
		11669	11694	11835	11866	11887	11953	11986	12060	12085	12226	12257	12278	12347
		12380	12456	12481	12624	12757	12779	12812	12831	12861	12876	12906	12925	12955
		12988	13008	13038	13053	13113	13177							
R2LOAD	002376 G	1915#	2371	2565*	2566	2569	2608	2611	2666*	2706*	2763*	2786*	3261*	3278*
		3311*	3329*	3355*	3370*	3405*	3471*	3540*	3607*	4263*	4285*	4333*	4949*	5087*
		5266*	5404*	5582*	5720*	5900*	6043*	6111*	6270*	6283*	6419*	6504*	6518*	6759*
		7678*	7780*	7881*	7983*	8085*	8187*	8288*	8390*	8492*	8594*	8695*	8797*	8899*
		9034*	9052	9063*	9064	9081*	9097	9110*	9111	9179*	9226*	9296*	9408*	9462*
		9480*	9492*	9493	9499*	9562*	9631*	9645*	9763*	9817*	9835*	9847*	9848	9854*
		9917*	9986*	10000*	10116*	10171*	10183*	10184	10189*	10202*	10251*	10390*	10432*	10463*
		10592*	10633*	10664*	10762*	10773*	10774	10888*	10927*	11075*	11089*	11158*	11216*	11246*
		11304*	11335*	11394*	11426*	11484*	11555*	11566*	11567	11588*	11660*	11682*	11683	11828*
		11859*	11870	11872*	11880*	11946*	11957*	11958	11979*	12051*	12073*	12074	12219*	12250*
		12261	12263*	12271*	12340*	12351*	12352	12373*	12447*	12469*	12470	12617*	12750*	12761*
		12772*	12805*	12817*	12824*	12854*	12869*	12899*	12911*	12918*	12948*	12981*	12994*	13001*
		13031*	13046*	13106*	13170*									
R2READ	002400 G	1916#	2370	2567*	2568*	2569	2609*	2610*	2611					
R2TM	005106 G	2306#	2585											
R4BAD	002412 G	1922#	2388	2624*	2625*	2626								
R4ERROR	004720 G	2235#	7119	7134	7232	7290	7350	7365	7427	7510	7524	7604	7618	7706
		7720	7808	7822	7909	7923	8011	8025	8113	8127	8215	8229	8316	8330
		8418	8432	8520	8534	8622	8636	8723	8737	8825	8839	8927	8941	9059
		9106	9199	9249	9269	9321	9434	9789	10142	10383	10425	10504	10585	10626
		10704	10881	10920	10948	11197	11283	11372	11463	11678	11726	11759	12069	12117
		12150	12465	12514	12547									
R4GOOD	002404 G	1919#	2389	2617*	2618*	2621*	2626	7283*	7343*	7420*	9098*	9099*	9241*	9242*
		9313*	9314*	10418*	10497*	10913*	10941*	11751*	12142*	12539*				
R4LOAD	002402 G	1918#	2392	2617	2621	2622	7111*	7127*	7225*	7282*	7342*	7357*	7358*	7419*
		7503*	7517*	7597*	7611*	7699*	7713*	7801*	7815*	7902*	7916*	8004*	8018*	8106*
		8120*	8208*	8222*	8309*	8323*	8411*	8425*	8513*	8527*	8615*	8629*	8716*	8730*
		8818*	8832*	8920*	8934*	9052*	9097*	9098	9192*	9240*	9241	9254*	9255*	9310*
		9311*	9312*	9313	9426*	9781*	10134*	10375*	10577*	10873*	11189*	11275*	11364*	11455*
		11661*	11681*	11718*	12052*	12072*	12109*	12448*	12468*	12506*				
R4MASK	002406 G	1920#	2390	2625	7112*	7176*	7455*	7549*	7643*	7745*	7846*	7948*	8050*	8152*
		8253*	8355*	8457*	8559*	8660*	8762*	8864*	8975*	9142*	9427*	9782*	10135*	10376*
		10417*	10578*	10619*	10874*	11190*	11276*	11365*	11456*	11662*	11719*	11752*	12053*	12110*
		12143*	12449*	12507*	12540*									
R4READ	002410 G	1921#	2391	2623*	2624									
R6BAD	002422 G	1927#	2634*											
R6LOAD	002414 G	1924#	2411	2632	2636	2684*	2780	2807	3422*	3437*	3489*	3505*	3531*	3569*
		3570	3618*	3646*	3728*	3743*	3796*	3811*	3864*	3879*	3933*	3948*	4001*	4016*
		4069*	4084*	4137*	4152*	4205*	4220*	4279*	4303	4349*	4352	4430*	4458	4537*
		4565	4644*	4672	4754*	4783*	4784	4864*	4892	4963*	4965	5001*	5002*	5032
		5101*	5102*	5104	5181*	5209	5280*	5282	5318*	5319*	5349	5418*	5419*	5421
		5497*	5525	5596*	5598	5634*	5635*	5665	5734*	5735*	5737	5813*	5842*	5843
		5914*	5916*	5918	5954*	5955*	5956*	5987*	5988	6057*	6058*	6059*	6062	6154*
		6185*	6186*	6196	6296*	6320*	6361*	6440*	6532*	6559*	6625*	6683*	6697*	6711*
		6725*	6785*	6823*	6842*	6860*	6878*	6932*	6950*	6977*	7010*	7011	7054*	7139*
		7140	7174*	7219	7224	7237*	7238	7255*	7276	7281	7295*	7296	7314*	7336
		7341	7370*	7371	7390*	7411	7416	7432*	7433	7454*	7529*	7530	7548*	7623*
		7624	7642*	7725*	7726	7744*	7827*	7845*	7928*	7929	7947*	8030*	8031	8049*
		8132*	8133	8151*	8234*	8252*	8335*	8336	8354*	8437*	8438	8456*	8539*	8540
		8558*	8641*	8659*	8742*	8743	8761*	8844*	8845	8863*	8946*	8947	8974*	9148*
		9204*	9211*	9274*	9281*	9326*	9333*	9401*	9531*	9534*	9539	9595*	9596*	9604

PARAMETER CODING
CVCDBA.P11

10-SEP-81

MACY11 30(1046)
15:42

16-SEP-81 15:15 PAGE 285
CROSS REFERENCE TABLE -- USER SYMBOLS

N 6

SEQ 0284

		9679*	9683	9756*	9886*	9889*	9894	9950*	9953*	9959	10034*	10038	10108*	10283*
		10286*	10290	10360*	10447*	10477*	10562*	10648*	10678*	10822*	11000*	11004*	11117*	11140*
		11173*	11231*	11259*	11320*	11348*	11411*	11439*	11501*	11604*	11633*	11701*	11798*	11843*
		11894*	11995*	12024*	12092*	12189*	12234*	12285*	12389*	12420*	12488*	12586*	12632*	12670*
		12787*	12882*	12963*	13061*									
R6MASK	002416 G	1925#	2589*	2635	2685*	3423*	3490*	3532*	3619*	4250*	4302	4319*	4326*	4351
		4367*	6155*	6297*	6533*	6824*	6879*	6933*	6976*	7055*	7175*	10361*	10448*	10563*
		10649*	10825*	11001*	11118*	11141*	11174*	11232*	11260*	11321*	11349*	11412*	11440*	11502*
		11605*	11634*	11702*	11799*	11844*	11996*	12025*	12093*	12190*	12235*	12390*	12421*	12489*
		12587*	12633*	12788*										
R6READ	002420 G	1926#	2410	2633*	2634	2635*	2636	2803*	2806*	2807	4301*	4302*	4303	4350*
		4351*	4352	4457*	4458	4564*	4565	4671*	4672	4781*	4782*	4784	4891*	4892
		4964*	4965	5031*	5032	5103*	5104	5208*	5209	5281*	5282	5348*	5349	5420*
		5421	5524*	5525	5597*	5598	5664*	5665	5736*	5737	5840*	5841*	5843	5915*
		5917*	5918	5985*	5986*	5988	6060*	6061*	6062	9537*	9538*	9539	9602*	9603*
		9604	9681*	9682*	9683	9892*	9893*	9894	9957*	9958*	9959	10036*	10037*	10038
		10288*	10289*	10290										
SBLERR	003416 G	2046#	11611	11850	11900	12002	12241	12291	12396	12639	12676			
SFPTBL	002340 G	1713#												
SVCGBL=	000000	1500#	1517	1518	1526	1527	1528	1529	1530	1531	1532	1533	1534	1535
		1536	1537	1538	1539	1540	1541	1542	1543	1544	1545	1546	1547	1548
		1549	1550	1551	1552	1553	1554	1555	1556	1557	1558	1559	1560	1561
		1563	1564	1566	1567	1568	1569	1570	1571	1572	1573	1574	1575	1576
		1577	1578	1579	1580	1581	1582	1583	1584	1585	1586	1587	1588	1589
		1590	1591	1592	1593	1594	1595	1596	1597	1598	1599	1600	1601	1612
		1613	1690	1691	1692	1712	1713	1714	1891	1892	1940	1941	1949	1950
		2187	2190	2203	2204	2226	2227	2235	2236	2244	2245	2253	2254	2262
		2263	2278	2279	2294	2295	2306	2307	2887	2888	2909	2910	2926	2927
		3002	3003	3017	3018	3042	3043	3065	3066	13202	13203	13264	13265	13283#
		13284												
SVCINS=	000000	1500#	1518	1519	1520	1521	1522	1523	1524	1525	1526	1527	1528	1529
		1530	1531	1532	1533	1534	1535	1536	1537	1538	1539	1540	1541	1542
		1543	1544	1545	1546	1547	1548	1549	1550	1551	1552	1553	1554	1555
		1556	1557	1558	1559	1560	1561	1562	1563	1564	1565	1566	1567	1568
		1569	1570	1571	1572	1573	1574	1575	1576	1577	1578	1579	1580	1581
		1582	1583	1584	1585	1586	1587	1588	1589	1590	1591	1592	1593	1594
		1595	1596	1597	1598	1599	1600	1601	1602	1611	1612	1613	1614	1615
		1616	1617	1618	1619	1620	1621	1622	1623	1624	1625	1626	1627	1628
		1629	1630	1631	1632	1633	1634	1635	1636	1637	1638	1639	1640	1641
		1642	1643	1644	1645	1646	1647	1648	1649	1650	1651	1652	1653	1654
		1655	1656	1657	1658	1659	1660	1661	1662	1663	1664	1665	1666	1667
		1668	1669	1670	1671	1672	1673	1674	1675	1676	1677	1678	1689	1690
		1711	1712	1941	1943	1944	1950	1954	1955	1676	1677	1678	1689	1690
		2210	2211	2212	2213	2214	2215	2216	2217	2218	2219	2220	2221	2223
		2224	2232	2233	2241	2242	2250	2251	2259	2260	2266	2267	2268	2269
		2270	2271	2272	2275	2276	2282	2283	2284	2285	2286	2287	2288	2289
		2292	2293	2296	2297	2298	2299	2300	2301	2303	2304	2308	2309	2310
		2311	2312	2313	2315	2316	2320	2321	2322	2323	2324	2325	2346	2347
		2348	2349	2350	2351	2352	2353	2354	2355	2356	2357	2358	2359	2364
		2365	2366	2367	2368	2369	2370	2371	2372	2373	2374	2375	2376	2377
		2382	2383	2384	2385	2386	2387	2388	2389	2390	2391	2392	2393	2394
		2395	2396	2397	2398	2404	2405	2406	2407	2408	2409	2410	2411	2412
		2413	2414	2415	2416	2417	2458	2469	2470	2471	2472	2473	2474	2475
		2476	2486	2487	2488	2489	2490	2491	2492	2496	2497	2498	2499	2500
		2501	2502	2503	2505	2506	2510	2511	2516	2517	2518	2519	2520	2522
		2523	2530	2531	2536	2537	2538	2539	2540	2541	2542	2546	2547	2548

2549	2550	2552	2553	2557	2558	2559	2560	2561	2562	2563	2564	2565
2572	2573	2574	2575	2576	2577	2578	2582	2583	2584	2585	2586	2587
2588	2589	2592	2593	2660	2661	2670	2671	2672	2673	2674	2675	2676
2689	2690	2691	2692	2693	2695	2696	2708	2709	2712	2713	2714	2715
2716	2718	2719	2757	2758	2767	2768	2769	2770	2771	2772	2773	2790
2791	2792	2793	2794	2795	2796	2812	2813	2814	2815	2816	2820	2821
2822	2823	2824	2828	2829	2830	2831	2832	2834	2835	2836	2837	2838
2840	2841	2850	2851	2855	2856	2857	2858	2859	2860	2861	2865	2866
2867	2868	2869	2871	2872	2891	2892	2893	2899	2900	2928	2929	2930
2931	2932	2933	2934	2935	2936	2937	2938	2939	2940	2941	2942	2943
2944	2945	2946	2947	2948	2949	2951	2952	2953	2954	2955	2957	2958
2959	2960	2961	2962	2977	2978	2979	2982	2983	2984	2990	2991	3007
3008	3024	3025	3026	3032	3033	3046	3047	3048	3054	3055	3069	3070
3071	3077	3078	3111	3112	3126	3127	3134	3135	3136	3137	3138	3140
3141	3143	3144	3151	3152	3153	3154	3155	3157	3158	3160	3161	3174
3175	3183	3184	3185	3186	3187	3189	3190	3192	3193	3201	3202	3203
3204	3205	3207	3208	3210	3211	3226	3227	3230	3231	3232	3233	3234
3236	3237	3242	3243	3257	3258	3265	3266	3267	3268	3269	3271	3272
3274	3275	3282	3283	3284	3285	3286	3288	3289	3291	3292	3306	3307
3315	3316	3317	3318	3319	3321	3322	3324	3325	3333	3334	3335	3336
3337	3339	3340	3342	3343	3358	3359	3362	3363	3364	3365	3366	3368
3369	3374	3375	3400	3401	3409	3410	3411	3412	3413	3414	3415	3427
3428	3429	3430	3431	3432	3433	3441	3442	3443	3444	3445	3447	3448
3450	3451	3466	3467	3475	3476	3477	3478	3479	3480	3481	3494	3495
3496	3497	3498	3499	3500	3509	3510	3511	3512	3513	3515	3516	3518
3519	3535	3536	3544	3545	3546	3547	3548	3550	3551	3553	3554	3561
3562	3563	3564	3565	3567	3568	3574	3575	3592	3593	3600	3601	3602
3603	3604	3611	3612	3613	3614	3615	3623	3624	3625	3626	3627	3628
3629	3636	3637	3638	3639	3640	3641	3642	3650	3651	3652	3653	3654
3655	3656	3663	3664	3665	3666	3667	3668	3669	3676	3677	3678	3679
3680	3682	3683	3685	3686	3718	3719	3733	3734	3738	3739	3748	3749
3752	3753	3786	3787	3801	3802	3806	3807	3816	3817	3820	3821	3854
3855	3869	3870	3874	3875	3884	3885	3888	3889	3923	3924	3938	3939
3942	3944	3953	3954	3957	3958	3991	3992	4006	4007	4011	4012	4021
4022	4025	4026	4059	4060	4074	4075	4079	4080	4089	4090	4093	4094
4127	4128	4142	4143	4147	4148	4157	4158	4161	4162	4195	4196	4210
4211	4215	4216	4225	4226	4229	4230	4253	4254	4267	4268	4269	4270
4271	4272	4273	4289	4290	4291	4292	4293	4294	4295	4306	4307	4308
4309	4310	4312	4313	4329	4330	4337	4338	4339	4340	4341	4342	4343
4355	4356	4357	4358	4359	4361	4362	4373	4374	4406	4407	4416	4417
4418	4419	4420	4421	4422	4448	4449	4450	4451	4452	4453	4454	4463
4464	4465	4466	4467	4469	4470	4481	4482	4513	4514	4523	4524	4525
4526	4527	4528	4529	4555	4556	4557	4558	4559	4560	4561	4570	4571
4572	4573	4574	4576	4577	4588	4589	4620	4621	4630	4631	4632	4633
4634	4635	4636	4662	4663	4664	4665	4666	4667	4668	4677	4678	4679
4680	4681	4683	4684	4695	4696	4730	4731	4740	4741	4742	4743	4744
4745	4746	4772	4773	4774	4775	4776	4777	4778	4789	4790	4791	4792
4793	4795	4796	4806	4807	4834	4835	4837	4838	4847	4848	4849	4850
4851	4852	4853	4881	4882	4883	4884	4885	4886	4887	4895	4896	4897
4898	4899	4901	4902	4907	4908	4919	4920	4923	4924	4933	4934	4935
4936	4937	4938	4939	4953	4954	4955	4956	4957	4958	4959	4968	4969
4970	4971	4972	4975	4976	4981	4982	4990	4991	4992	4993	4994	4995
4996	5021	5022	5023	5024	5025	5026	5027	5035	5036	5037	5038	5039
5041	5042	5047	5048	5057	5058	5061	5062	5072	5073	5074	5075	5076
5077	5078	5091	5092	5093	5094	5095	5096	5097	5107	5108	5109	5110
5111	5113	5114	5119	5120	5122	5123	5151	5152	5154	5155	5164	5165

5166	5167	5168	5169	5170	5198	5199	5200	5201	5202	5203	5204	5212
5213	5214	5215	5216	5218	5219	5224	5225	5236	5237	5240	5241	5250
5251	5252	5253	5254	5255	5256	5270	5271	5272	5273	5274	5275	5276
5285	5286	5287	5288	5289	5292	5293	5298	5299	5307	5308	5309	5310
5311	5312	5313	5338	5339	5340	5341	5342	5343	5344	5352	5353	5354
5355	5356	5358	5359	5364	5365	5374	5375	5378	5379	5389	5390	5391
5392	5393	5394	5395	5408	5409	5410	5411	5412	5413	5414	5424	5425
5426	5427	5428	5430	5431	5436	5437	5439	5440	5467	5468	5470	5471
5480	5481	5482	5483	5484	5485	5486	5514	5515	5516	5517	5518	5519
5520	5528	5529	5530	5531	5532	5534	5535	5540	5541	5552	5553	5556
5557	5566	5567	5568	5569	5570	5571	5572	5586	5587	5588	5589	5590
5591	5592	5601	5602	5603	5604	5605	5608	5609	5614	5615	5623	5624
5625	5626	5627	5628	5629	5654	5655	5656	5657	5658	5659	5660	5668
5669	5670	5671	5672	5674	5675	5680	5681	5690	5691	5694	5695	5705
5706	5707	5708	5709	5710	5711	5724	5725	5726	5727	5728	5729	5730
5740	5741	5742	5743	5744	5746	5747	5752	5753	5755	5756	5783	5784
5786	5787	5796	5797	5798	5799	5800	5801	5802	5830	5831	5832	5833
5834	5835	5836	5846	5847	5848	5849	5850	5852	5853	5858	5859	5870
5871	5874	5875	5884	5885	5886	5887	5888	5889	5890	5904	5905	5906
5907	5908	5909	5910	5921	5922	5923	5924	5925	5928	5929	5934	5935
5943	5944	5945	5946	5947	5948	5949	5975	5976	5977	5978	5979	5980
5981	5991	5992	5993	5994	5995	5997	5998	6003	6004	6013	6014	6017
6018	6028	6029	6030	6031	6032	6033	6034	6047	6048	6049	6050	6051
6052	6053	6065	6066	6067	6068	6069	6071	6072	6077	6078	6080	6081
6102	6103	6115	6116	6117	6118	6119	6120	6121	6131	6132	6133	6134
6135	6136	6137	6144	6145	6146	6147	6148	6149	6150	6159	6160	6161
6162	6163	6164	6165	6190	6191	6192	6193	6194	6195	6196	6200	6201
6203	6204	6249	6250	6258	6259	6260	6261	6262	6263	6264	6274	6275
6276	6277	6278	6279	6280	6287	6288	6289	6290	6291	6292	6293	6301
6302	6303	6304	6305	6306	6307	6324	6325	6326	6327	6328	6329	6330
6338	6339	6340	6341	6342	6343	6344	6351	6352	6353	6354	6355	6356
6357	6365	6366	6347	6368	6369	6370	6371	6386	6387	6388	6389	6390
6391	6392	6407	6408	6409	6410	6411	6412	6413	6423	6424	6425	6426
6427	6428	6429	6444	6445	6446	6447	6448	6450	6451	6453	6454	6480
6481	6490	6491	6492	6493	6494	6495	6496	6508	6509	6510	6511	6512
6513	6514	6522	6523	6524	6525	6526	6527	6528	6537	6538	6539	6540
6541	6542	6543	6563	6564	6565	6566	6567	6568	6569	6588	6589	6590
6591	6592	6593	6594	6602	6603	6604	6605	6606	6607	6608	6629	6630
6631	6632	6633	6635	6636	6639	6640	6678	6679	6688	6689	6692	6693
6702	6703	6706	6707	6716	6717	6720	6721	6730	6731	6734	6735	6744
6745	6746	6747	6748	6749	6750	6763	6764	6765	6766	6767	6768	6769
6789	6790	6791	6792	6793	6794	6795	6809	6810	6811	6812	6813	6814
6815	6828	6829	6830	6831	6832	6833	6834	6846	6847	6848	6849	6850
6851	6852	6864	6865	6866	6867	6868	6869	6870	6883	6884	6885	6886
6887	6889	6890	6892	6893	6916	6917	6937	6938	6939	6940	6941	6942
6943	6954	6955	6956	6957	6958	6960	6961	6964	6965	6984	6985	7002
7003	7004	7005	7006	7008	7009	7015	7016	7058	7059	7069	7070	7071
7072	7073	7074	7075	7093	7094	7095	7096	7097	7098	7099	7116	7117
7118	7119	7120	7121	7122	7131	7132	7133	7134	7135	7137	7138	7145
7146	7172	7173	7179	7180	7190	7191	7192	7193	7194	7195	7196	7208
7209	7210	7211	7212	7213	7214	7229	7230	7231	7232	7233	7235	7236
7242	7243	7249	7250	7258	7259	7265	7266	7267	7268	7269	7270	7271
7287	7288	7289	7290	7291	7293	7294	7300	7301	7308	7309	7317	7318
7325	7326	7327	7328	7329	7330	7331	7347	7348	7349	7350	7351	7352
7353	7362	7363	7364	7365	7366	7368	7369	7375	7376	7384	7385	7393
7394	7400	7401	7402	7403	7404	7405	7406	7424	7425	7426	7427	7428

7430	7431	7437	7438	7440	7441	7458	7459	7470	7471	7472	7473	7474
7475	7476	7507	7508	7509	7510	7511	7512	7513	7521	7522	7523	7524
7525	7527	7528	7534	7535	7552	7553	7564	7565	7566	7567	7568	7569
7570	7601	7602	7603	7604	7605	7606	7607	7615	7616	7617	7618	7619
7621	7622	7628	7629	7646	7647	7658	7659	7660	7661	7662	7663	7664
7682	7683	7684	7685	7686	7687	7688	7703	7704	7705	7706	7707	7708
7709	7717	7718	7719	7720	7721	7723	7724	7730	7731	7748	7749	7760
7761	7762	7763	7764	7765	7766	7784	7785	7786	7787	7788	7789	7790
7805	7806	7807	7808	7809	7810	7811	7819	7820	7821	7822	7823	7825
7826	7831	7832	7849	7850	7861	7862	7863	7864	7865	7866	7867	7885
7886	7887	7888	7889	7890	7891	7906	7907	7908	7909	7910	7911	7912
7920	7921	7922	7923	7924	7926	7927	7933	7934	7951	7952	7963	7964
7965	7966	7967	7968	7969	7987	7988	7989	7990	7991	7992	7993	8008
8009	8010	8011	8012	8013	8014	8022	8023	8024	8025	8026	8028	8029
8035	8036	8053	8054	8065	8066	8067	8068	8069	8070	8071	8089	8090
8091	8092	8093	8094	8095	8110	8111	8112	8113	8114	8115	8116	8124
8125	8126	8127	8128	8130	8131	8137	8138	8155	8156	8167	8168	8169
8170	8171	8172	8173	8191	8192	8193	8194	8195	8196	8197	8212	8213
8214	8215	8216	8217	8218	8226	8227	8228	8229	8230	8232	8233	8238
8239	8256	8257	8268	8269	8270	8271	8272	8273	8274	8292	8293	8294
8295	8296	8297	8298	8313	8314	8315	8316	8317	8318	8319	8327	8328
8329	8330	8331	8333	8334	8340	8341	8358	8359	8370	8371	8372	8373
8374	8375	8376	8394	8395	8396	8397	8398	8399	8400	8415	8416	8417
8418	8419	8420	8421	8429	8430	8431	8432	8433	8435	8436	8442	8443
8460	8461	8472	8473	8474	8475	8476	8477	8478	8496	8497	8498	8499
8500	8501	8502	8517	8518	8519	8520	8521	8522	8523	8531	8532	8533
8534	8535	8537	8538	8544	8545	8562	8563	8574	8575	8576	8577	8578
8579	8580	8598	8599	8600	8601	8602	8603	8604	8619	8620	8621	8622
8623	8624	8625	8633	8634	8635	8636	8637	8639	8640	8645	8646	8663
8664	8675	8676	8677	8678	8679	868	8681	8699	8700	8701	8702	8703
8704	8705	8720	8721	8722	8723	8724	8725	8726	8734	8735	8736	8737
8738	8740	8741	8747	8748	8765	8765	8777	8778	8779	8780	8781	8782
8783	8801	8802	8803	8804	8805	8806	8807	8822	8823	8824	8825	8826
8827	8828	8836	8837	8838	8839	8840	8842	8843	8849	8850	8867	8868
8879	8880	8881	8882	8883	8884	8885	8903	8904	8905	8906	8907	8908
8909	8924	8925	8926	8927	8928	8929	8930	8938	8939	8940	8941	8942
8944	8945	8951	8952	8979	8980	8990	8991	8992	8993	8994	8995	8996
9022	9023	9026	9027	9037	9038	9042	9043	9044	9045	9046	9047	9048
9056	9057	9058	9059	9060	9062	9063	9068	9069	9072	9073	9083	9084
9088	9089	9090	9091	9092	9093	9094	9103	9104	9105	9106	9107	9109
9110	9115	9116	9118	9119	9151	9152	9162	9163	9164	9165	9166	9167
9168	9183	9184	9185	9186	9187	9188	9189	9196	9197	9198	9199	9200
9202	9203	9214	9215	9230	9231	9232	9233	9234	9235	9236	9246	9247
9248	9249	9250	9252	9253	9258	9259	9266	9267	9268	9269	9270	9272
9273	9284	9285	9300	9301	9302	9303	9304	9305	9306	9318	9319	9320
9321	9322	9324	9325	9354	9355	9379	9380	9391	9392	9393	9394	9395
9396	9397	9412	9413	9414	9415	9416	9417	9418	9431	9432	9433	9434
9435	9437	9438	9442	9443	9452	9453	9454	9455	9456	9457	9458	9466
9467	9468	9469	9470	9471	9472	9484	9485	9486	9487	9488	9489	9490
9503	9504	9505	9506	9507	9508	9509	9542	9543	9544	9545	9546	9547
9548	9566	9567	9568	9569	9570	9571	9572	9607	9608	9609	9610	9611
9612	9613	9635	9636	9637	9638	9639	9640	9641	9649	9650	9651	9652
9653	9654	9655	9686	9687	9688	9689	9690	9692	9693	9709	9710	9734
9735	9746	9747	9748	9749	9750	9751	9752	9767	9768	9769	9770	9771
9772	9773	9786	9787	9788	9789	9790	9792	9793	9797	9798	9807	9808
9809	9810	9811	9812	9813	9821	9822	9823	9824	9825	9826	9827	9839

9840	9841	9842	9843	9844	9845	9858	9859	9860	9861	9862	9863	9864
9897	9898	9899	9900	9901	9902	9903	9921	9922	9923	9924	9925	9926
9927	9962	9963	9964	9965	9966	9967	9968	9990	9991	9992	9993	9994
9995	9996	10004	10005	10006	10007	10008	10009	10010	10041	10042	10043	10044
10045	10047	10048	10064	10065	10086	10087	10098	10099	10100	10101	10102	10103
10104	10120	10121	10122	10123	10124	10125	10126	10139	10140	10141	10142	10143
10145	10146	10148	10149	10161	10162	10163	10164	10165	10166	10167	10175	10176
10177	10178	10179	10180	10181	10193	10194	10195	10196	10197	10198	10199	10206
10207	10208	10209	10210	10211	10212	10221	10222	10223	10224	10225	10226	10227
10237	10238	10239	10240	10241	10242	10243	10255	10256	10257	10258	10259	10260
10261	10293	10294	10295	10296	10297	10298	10299	10304	10305	10308	10309	10329
10330	10340	10341	10342	10343	10344	10345	10346	10365	10366	10367	10368	10369
10370	10371	10380	10381	10382	10383	10384	10385	10386	10394	10395	10396	10397
10398	10399	10400	10422	10423	10424	10425	10426	10427	10428	10436	10437	10438
10439	10440	10441	10442	10452	10453	10454	10455	10456	10457	10458	10467	10468
10469	10470	10471	10472	10473	10481	10482	10483	10484	10485	10486	10487	10501
10502	10503	10504	10505	10507	10508	10510	10511	10531	10532	10542	10543	10544
10545	10546	10547	10548	10567	10568	10569	10570	10571	10572	10573	10582	10583
10584	10585	10586	10587	10588	10596	10597	10598	10599	10600	10601	10602	10623
10624	10625	10626	10627	10628	10629	10637	10638	10639	10640	10641	10642	10643
10653	10654	10655	10656	10657	10658	10659	10668	10669	10670	10671	10672	10673
10674	10682	10683	10684	10685	10686	10687	10688	10701	10702	10703	10704	10705
10707	10708	10710	10711	10742	10743	10752	10753	10754	10755	10756	10757	10758
10766	10767	10768	10769	10770	10771	10772	10786	10787	10788	10789	10790	10791
10792	10829	10830	10831	10832	10833	10834	10835	10849	10850	10851	10852	10853
10854	10855	10861	10862	10863	10864	10865	10866	10867	10878	10879	10880	10881
10882	10883	10884	10892	10893	10894	10895	10896	10897	10898	10917	10918	10919
10920	10921	10922	10923	10931	10932	10933	10934	10935	10936	10937	10945	10946
10947	10948	10949	10950	10951	10966	10967	10968	10969	10970	10971	10972	11008
11009	11010	11011	11012	11013	11014	11018	11019	11022	11023	11044	11045	11055
11056	11057	11058	11059	11060	11061	11065	11066	11067	11068	11069	11070	11071
11079	11080	11081	11082	11083	11084	11085	11093	11094	11095	11096	11097	11098
11099	11122	11123	11124	11125	11126	11127	11128	11145	11146	11147	11148	11149
11150	11151	11162	11163	11164	11165	11166	11167	11168	11178	11179	11180	11181
11182	11183	11184	11194	11195	11196	11197	11198	11199	11200	11220	11221	11222
11223	11224	11225	11226	11236	11237	11238	11239	11240	11241	11242	11250	11251
11252	11253	11254	11255	11256	11264	11265	11266	11267	11268	11269	11270	11280
11281	11282	11283	11284	11285	11286	11308	11309	11310	11311	11312	11313	11314
11325	11326	11327	11328	11329	11330	11331	11339	11340	11341	11342	11343	11344
11345	11353	11354	11355	11356	11357	11358	11359	11369	11370	11371	11372	11373
11374	11375	11398	11399	11400	11401	11402	11403	11404	11416	11417	11418	11419
11420	11421	11422	11430	11431	11432	11433	11434	11435	11436	11444	11445	11446
11447	11448	11449	11450	11460	11461	11462	11463	11464	11465	11466	11488	11489
11490	11491	11492	11493	11494	11506	11507	11508	11509	11510	11512	11513	11515
11516	11535	11536	11544	11545	11546	11547	11548	11549	11550	11559	11560	11561
11562	11563	11564	11565	11578	11579	11580	11581	11582	11583	11584	11592	11593
11594	11595	11596	11597	11598	11609	11610	11611	11612	11613	11614	11615	11623
11624	11625	11626	11627	11628	11629	11666	11667	11668	11669	11670	11671	11672
11675	11676	11677	11678	11679	11680	11681	11691	11692	11693	11694	11695	11696
11697	11706	11707	11708	11709	11710	11711	11712	11723	11724	11725	11726	11727
11728	11729	11737	11738	11739	11740	11741	11742	11743	11756	11757	11758	11759
11760	11761	11762	11770	11771	11772	11773	11774	11775	11776	11803	11804	11805
11806	11807	11808	11809	11818	11819	11820	11821	11822	11823	11824	11832	11833
11834	11835	11836	11837	11838	11848	11849	11850	11851	11852	11853	11854	11863
11864	11865	11866	11867	11868	11869	11884	11885	11886	11887	11888	11889	11890
11898	11899	11900	11901	11902	11904	11905	11907	11908	11926	11927	11935	11936

11937	11938	11939	11940	11941	11950	11951	11952	11953	11954	11955	11956	11969	
11970	11971	11972	11973	11974	11975	11983	11984	11985	11986	11987	11988	11989	
12000	12001	12002	12003	12004	12005	12006	12014	12015	12016	12017	12018	12019	
12020	12057	12058	12059	12060	12061	12062	12063	12066	12067	12068	12069	12070	
12071	12072	12082	12083	12084	12085	12086	12087	12088	12097	12098	12099	12100	
12101	12102	12103	12114	12115	12116	12117	12118	12119	12120	12128	12129	12130	
12131	12132	12133	12134	12147	12148	12149	12150	12151	12152	12153	12161	12162	
12163	12164	12165	12166	12167	12194	12195	12196	12197	12198	12199	12200	12209	
12210	12211	12212	12213	12214	12215	12223	12224	12225	12226	12227	12228	12229	
12239	12240	12241	12242	12243	12244	12245	12254	12255	12256	12257	12258	12259	
12260	12275	12276	12277	12278	12279	12280	12281	12289	12290	12291	12292	12293	
12295	12296	12298	12299	12319	12320	12328	12329	12330	12331	12332	12333	12334	
12344	12345	12346	12347	12348	12349	12350	12363	12364	12365	12366	12367	12368	
12369	12377	12378	12379	12380	12381	12382	12383	12394	12395	12396	12397	12398	
12399	12400	12409	12410	12411	12412	12413	12414	12415	12453	12454	12455	12456	
12457	12458	12459	12462	12463	12464	12465	12466	12467	12468	12478	12479	12480	
12481	12482	12483	12484	12493	12494	12495	12496	12497	12498	12499	12511	12512	
12513	12514	12515	12516	12517	12525	12526	12527	12528	12529	12530	12531	12544	
12545	12546	12547	12548	12549	12550	12558	12559	12560	12561	12562	12563	12564	
12591	12592	12593	12594	12595	12596	12597	12606	12607	12608	12609	12610	12611	
12612	12621	12622	12623	12624	12625	12626	12627	12637	12638	12639	12640	12641	
12642	12643	12650	12651	12652	12653	12654	12655	12656	12660	12661	12662	12663	
12664	12665	12666	12674	12675	12676	12677	12678	12681	12682	12684	12685	12717	
12718	12719	12720	12721	12731	12732	12733	12734	12735	12736	12737	12754	12755	
12756	12757	12758	12759	12760	12776	12777	12778	12779	12780	12781	12782	12792	
12793	12794	12795	12796	12797	12798	12809	12810	12811	12812	12813	12814	12815	
12828	12829	12830	12831	12832	12833	12834	12843	12844	12845	12846	12847	12848	
12849	12858	12859	12860	12861	12862	12863	12864	12873	12874	12875	12876	12877	
12886	12887	12888	12889	12890	12891	12892	12903	12904	12905	12906	12907	12908	
12909	12922	12923	12924	12925	12926	12927	12928	12936	12937	12938	12939	12940	
12941	12942	12952	12953	12954	12955	12956	12957	12958	12967	12968	12969	12970	
12971	12972	12973	12985	12986	12987	12988	12989	12990	12991	13005	13006	13007	
13008	13009	13010	13011	13020	13021	13022	13023	13024	13025	13026	13035	13036	
13037	13038	13039	13040	13041	13050	13051	13052	13053	13054	13055	13056	13065	
13066	13067	13068	13069	13071	13072	13074	13075	13088	13089	13097	13098	13099	
13100	13101	13102	13103	13110	13111	13112	13113	13114	13115	13116	13121	13122	
13123	13124	13125	13126	13127	13128	13129	13133	13134	13135	13146	13147	13148	
13152	13153	13154	13155	13156	13157	13158	13164	13165	13166	13167	13168	13169	
13170	13174	13175	13176	13177	13178	13180	13181	13183	13184	13201	13202	13213	
1321	13215	13216	13217	13218	13219	13220	13221	13222	13223	13224	13225	13226	
13227	13231	13232	13263	13264	13270	13271	13280	13281	13282	13283	13291	13292	
13293													
SVCSUB- 000000	1500#	3717	3718	3737	3738	3785	3786	3805	3806	3853	3854	3873	3874
	3922	3923	3942	3943	3990	3991	4010	4011	4058	4059	4078	4079	4126
	4127	4146	4147	4194	4195	4214	4215	4833	4834	4918	4919	5056	5057
	5150	5151	5235	5236	5373	5374	5466	5467	5551	5552	5689	5690	5782
	5783	5869	5870	6012	6013	6677	6678	6691	6692	6705	6706	6719	6720
	6733	6734	7171	7172	7248	7249	7307	7308	7383	7384	8978	8979	9025
	9026	9071	9072										
SVCTAG= 000000	1500#	1699	1700	1717	1718	2199	2200	2222	2223	2231	2232	2240	2241
	2249	2250	2258	2259	2274	2275	2291	2292	2302	2303	2314	2315	2504
	2505	2521	2522	2551	2552	2591	2592	2694	2695	2717	2718	2839	2840
	2870	2871	2898	2899	2989	2990	3006	3007	3031	3032	3053	3054	3076
	3077	3110	3111	3139	3140	3156	3157	3159	3160	3188	3189	3206	3207
	3209	3210	3235	3236	3241	3242	3270	3271	3287	3288	3290	3291	3320
	3321	3338	3339	3341	3342	3367	3368	3373	3374	3446	3447	3449	3450

3514	3515	3517	3518	3549	3550	3566	3567	3573	3574	3681	3682	3684
3685	3732	3733	3747	3748	3751	3752	3800	3801	3815	3816	3819	3820
3868	3869	3883	3884	3887	3888	3937	3938	3952	3953	3956	3957	4005
4006	4020	4021	4024	4025	4073	4074	4088	4089	4092	4093	4141	4142
4156	4157	4160	4161	4209	4210	4224	4225	4228	4229	4311	4312	4360
4361	4372	4373	4468	4469	4480	4481	4575	4576	4587	4588	4682	4683
4694	4695	4794	4795	4805	4806	4900	4901	4906	4907	4974	4975	5040
5041	5046	5047	5112	5113	5118	5119	5121	5122	5217	5218	5223	5224
5291	5292	5357	5358	5363	5364	5429	5430	5435	5436	5438	5439	5533
5534	5539	5540	5607	5608	5673	5674	5679	5680	5745	5746	5751	5752
5754	5755	5851	5852	5857	5858	5927	5928	5996	5997	6002	6003	6070
6071	6076	6077	6079	6080	6199	6200	6202	6203	6449	6450	6452	6453
6634	6635	6638	6639	6687	6688	6701	6702	6715	6716	6729	6730	6888
6889	6891	6892	6959	6960	6963	6964	7007	7008	7014	7115	7136	7137
7144	7145	7234	7235	7241	7242	7292	7293	7299	7300	7367	7368	7374
7375	7429	7430	7436	7437	7439	7440	7526	7527	7533	7534	7620	7621
7627	7628	7722	7723	7729	7730	7824	7825	7830	7831	7925	7926	7932
7933	8027	8028	8034	8035	8129	8130	8136	8137	8231	8232	8237	8238
8332	8333	8339	8340	8434	8435	8441	8442	8536	8537	8543	8544	8638
8639	8644	8645	8739	8740	8746	8747	8841	8842	8848	8849	8943	8944
8950	8951	9021	9022	9061	9062	9067	9068	9108	9109	9114	9115	9117
9118	9201	9202	9251	9252	9271	9272	9323	9324	9353	9354	9436	9437
9691	9692	9708	9709	9791	9792	10046	10047	10063	10064	10144	10145	10303
10304	10307	10308	10506	10507	10509	10510	10706	10707	10709	10710	11017	11018
11021	11022	11511	11512	11514	11515	11903	11904	11906	11907	12294	12295	12297
12298	12680	12681	12683	12684	13070	13071	13073	13074	13179	13180	13182	13183
13232	13233	13271	13272	13293	13294	13298	13299					
1500#	3103	3104	3122	3123	3170	3171	3220	3221	3253	3254	3302	3303
3353	3354	3396	3397	3462	3463	3529	3530	3589	3590	3713	3714	3781
3782	3849	3850	3918	3919	3986	3987	4054	4055	4122	4123	4190	4191
4244	4245	4400	4401	4507	4508	4614	4615	4724	4725	4824	4825	5141
5142	5457	5458	5773	5774	6097	6098	6245	6246	6475	6476	6673	6674
6912	6913	6974	6975	7052	7053	7167	7168	7452	7453	7546	7547	7640
7641	7742	7743	7843	7844	7945	7946	8047	8048	8149	8150	8250	8251
8352	8353	8454	8455	8556	8557	8657	8658	8759	8760	8861	8862	8972
8973	9139	9140	9375	9376	9730	9731	10082	10083	10325	10326	10527	10528
10738	10739	11040	11041	11532	11533	11923	11924	12315	12316	12712	12713	13085
13086												
1500#	1700#	1718#	2200#	2223#	2232#	2241#	2250#	2259#	2275#	2292#	2303#	2315#
2468#	2510#	2530#	2557#	2660#	2708#	2757#	2850#	2899#	2990#	3007#	3032#	3054#
3077#	3111#	3126#	3143#	3160#	3174#	3192#	3210#	3226#	3242#	3257#	3274#	3291#
3306#	3324#	3342#	3358#	3374#	3400#	3450#	3466#	3518#	3535#	3553#	3574#	3592#
3685#	3733#	3748#	3752#	3801#	3816#	3820#	3869#	3884#	3888#	3938#	3953#	3957#
4006#	4021#	4025#	4074#	4089#	4095#	4142#	4157#	4161#	4210#	4225#	4229#	4253#
4329#	4373#	4406#	4481#	4513#	4588#	4620#	4695#	4730#	4806#	4837#	4907#	4923#
4981#	5047#	5061#	5119#	5122#	5154#	5224#	5240#	5298#	5364#	5378#	5436#	5439#
5470#	5540#	5556#	5614#	5680#	5694#	5752#	5755#	5786#	5858#	5874#	5934#	6003#
6017#	6077#	6080#	6102#	6203#	6249#	6453#	6480#	6639#	6688#	6702#	6716#	6730#
6889#	6892#	6916#	6964#	6984#	7015#	7058#	7145#	7179#	7242#	7258#	7300#	7317#
7375#	7393#	7437#	7440#	7458#	7534#	7552#	7628#	7646#	7730#	7748#	7831#	7849#
7933#	7951#	8035#	8053#	8137#	8155#	8238#	8256#	8340#	8358#	8442#	8460#	8544#
8562#	8645#	8663#	8747#	8765#	8849#	8867#	8951#	9022#	9037#	9068#	9083#	9115#
9118#	9151#	9214#	9258#	9284#	9354#	9379#	9442#	9709#	9734#	9797#	10064#	10086#
10148#	10308#	10329#	10510#	10531#	10710#	10742#	11022#	11044#	11515#	11535#	11907#	11926#
12298#	12319#	12684#	12720#	13074#	13088#	13183#	13233#	13272#				
1961#	2691	3429	3443	3496	3511	3563	3625	3652	3678	6161	6192	6303

SVCTST= 000000

SSLSYM- 010000

TRADER 002462 G

			6326	6367	6388	6409	6446	6539	6565	6590	6631	6791	11124	11147	11238
			11327	11418	11508										
TRADLD	006310	G	2659#	4425	4532	4639	4749	4858	4945	5083	5175	5262	5400	5491	5578
			5716	5807	5896	6039	6754	6799							
TRADRS	006374	G	2266	2684	2698#	4402*	4476*	4477	4509*	4583*	4584	4616*	4690*	4691	4726*
			4801*	4802	4835*	4864	4902*	4903	4920*	4963	5001	5042*	5043	5058*	5101
			5114*	5115	5152*	5181	5219*	5220	5237*	5280	5318	5359*	5360	5375*	5418
			5431*	5432	5468*	5497	5535*	5536	5553*	5596	5634	5675*	5676	5691*	5734
			5747*	5748	5784*	5813	5853*	5854	5871*	5914	5954	5998*	5999	6014*	6057
			6072*	6073	6753*										
TRAMER	004764	G	2262#	4466	4573	4680	4792	4898	4971	5038	5110	5215	5288	5355	5427
			5531	5604	5671	5743	5849	5924	5994	6068	6831	6849	6867	6886	
TRAM15	002776	G	1996#	4465	4897	4970	5037	5109	6830						
TRAM31	003032	G	2001#	4572	5214	5287	5354	5426	6848						
TRAM47	003067		2006#	4679	5530	5603	5670	5742	6866						
TRAM55	003124		2011#	4791	5848	5923	5993	6067	6885						
TRANST	006640	G	2849#	6180	6316	6377	6397	6433	6554	6579	6619	6780	9517	9580	9664
			9872	9935	10019	10269	10411	10613	10813	10908	10993	11110	11133	11210	11298
			11388	11478	11792	12183	12580								
TRDIBF	006426	G	2756#	3729	3744	3797	3812	3865	3880	3934	3949	4002	4017	4070	4085
			4138	4153	4206	4221	4431	4538	4645	4755	4865	5003	5182	5320	5498
			5636	5814	5957	6684	6698	6712	6726	7481	7575	7669	7771	7872	7974
			8076	8178	8279	8381	8483	8585	8686	8788	8890	9000	9006	9012	9018
			9173	9220	9290	9402	9757	10109	11638	11643	11648	11553	12029	12034	12039
			12044	12425	12430	12435	12440								
TRDIER	002706	G	1986#	4308											
TRDISE	002743	G	1991#	4357											
TRDI15	002517	G	1966#	2814											
TRDI31	002554	G	1971#	2822											
TRDI47	002612	G	1976#	2830											
TRDI59	002650	G	1981#	2836											
T\$ARGC=	000003		1518#	1519#	1520#	1521#	1522#	1523#	2207#	2211	2213#	2220	2266#	2271	2282#
			2288	2296#	2300	2308#	2312	2320#	2324	2346#	2350	2352#	2358	2364#	2368
			2370#	2376	2382#	2386	2388#	2397	2404#	2408	2410#	2416			
T\$CODE=	002130		13213#	13218#	13224#										
T\$ERRN=	000002		1500#	2487#	2497#	2517#	2537#	2547#	2573#	2583#	2671#	2690#	2713#	2768#	2791#
			2813#	2821#	2829#	2835#	2856#	2866#	3135#	3152#	3184#	3202#	3231#	3266#	3283#
			3316#	3334#	3363#	3410#	3428#	3442#	3476#	3495#	3510#	3545#	3562#	3601#	3612#
			3624#	3637#	3651#	3664#	3677#	4268#	4290#	4307#	4338#	4356#	4417#	4449#	4464#
			4524#	4556#	4571#	4631#	4663#	4678#	4741#	4773#	4790#	4848#	4882#	4896#	4934#
			4954#	4969#	4991#	5022#	5036#	5073#	5092#	5108#	5165#	5199#	5213#	5251#	5271#
			5286#	5308#	5339#	5353#	5390#	5409#	5425#	5481#	5515#	5529#	5567#	5587#	5602#
			5624#	5655#	5669#	5706#	5725#	5741#	5797#	5831#	5847#	5885#	5905#	5922#	5944#
			5976#	5992#	6029#	6048#	6066#	6116#	6132#	6145#	6160#	6191#	6259#	6275#	6288#
			6302#	6325#	6339#	6352#	6366#	6387#	6408#	6424#	6445#	6491#	6509#	6523#	6538#
			6564#	6589#	6603#	6630#	6745#	6764#	6790#	6810#	6829#	6847#	6865#	6884#	6938#
			6955#	7003#	7070#	7094#	7117#	7132#	7191#	7209#	7230#	7266#	7288#	7326#	7348#
			7363#	7401#	7425#	7471#	7508#	7522#	7565#	7602#	7616#	7659#	7683#	7704#	7718#
			7761#	7785#	7806#	7820#	7862#	7886#	7907#	7921#	7964#	7988#	8009#	8023#	8066#
			8090#	8111#	8125#	8168#	8192#	8213#	8227#	8269#	8293#	8314#	8328#	8371#	8395#
			8416#	8430#	8473#	8497#	8518#	8532#	8575#	8599#	8620#	8634#	8676#	8700#	8721#
			8735#	8778#	8802#	8823#	8837#	8880#	8904#	8925#	8939#	8991#	9043#	9057#	9089#
			9104#	9163#	9184#	9197#	9231#	9247#	9267#	9301#	9319#	9392#	9413#	9432#	9453#
			9467#	9485#	9504#	9543#	9567#	9608#	9636#	9650#	9687#	9747#	9768#	9787#	9808#
			9822#	9840#	9859#	9898#	9922#	9963#	9991#	10005#	10042#	10099#	10121#	10140#	10162#
			10176#	10194#	10207#	10222#	10238#	10256#	10294#	10341#	10366#	10381#	10395#	10423#	10437#

PARAMETER CODING
CVCDBA.P11 10-SEP-81

MACY11 30(1046)
15:42

16-SEP-81 15:15 PAGE 293
CROSS REFERENCE TABLE -- USER SYMBOLS

SEQ 0292

TSEXCP= 000000
T\$FLAG= 000040
T\$FREE= 037754
T\$GMAN= 000000
T\$HILI= 000017
T\$LAST= 000001
T\$LOLI= 000000
T\$LSYM= 010000

T\$LTNO= 000101
T\$NEST= 177777

10453#	10468#	10482#	10502#	10543#	10568#	10583#	10597#	10624#	10638#	10654#	10669#	10683#
10702#	10753#	10767#	10787#	10830#	10850#	10862#	10879#	10893#	10918#	10932#	10946#	10967#
11009#	11056#	11066#	11080#	11094#	11123#	11146#	11163#	11179#	11195#	11221#	11237#	11251#
11265#	11281#	11309#	11326#	11340#	11354#	11370#	11399#	11417#	11431#	11445#	11461#	11489#
11507#	11545#	11560#	11579#	11593#	11610#	11624#	11667#	11676#	11692#	11707#	11724#	11738#
11757#	11771#	11804#	11819#	11833#	11849#	11864#	11885#	11899#	11936#	11951#	11970#	11984#
12001#	12015#	12058#	12067#	12083#	12098#	12115#	12129#	12148#	12162#	12195#	12210#	12224#
12240#	12255#	12276#	12290#	12329#	12345#	12364#	12378#	12395#	12410#	12454#	12463#	12479#
12494#	12512#	12526#	12545#	12559#	12592#	12607#	12622#	12638#	12651#	12661#	12675#	12732#
12755#	12777#	12793#	12810#	12829#	12844#	12859#	12874#	12887#	12904#	12923#	12937#	12953#
12968#	12986#	13006#	13021#	13036#	13051#	13066#	13098#	13111#	13153#	13165#	13175#	
13213#	13217	13218#	13223									
2891#	2893	2982#	3024#	3046#	3048	3069#	3071	12717#				
13281	13300#											
1500#												
13213#	13216	13218#	13222									
1500#	13281#	13290										
13213#	13215	13218#	13221									
1500#	1700	1718	2200	2223	2232	2241	2250	2259	2275	2292	2303	2315
2899	2990	3007	3032	3054	3077	3111	3160	3210	3242	3291	3342	3374
3450	3518	3574	3685	3733	3748	3752	3801	3816	3820	3869	3884	3888
3938	3953	3957	4006	4021	4025	4074	4089	4093	4142	4157	4161	4210
4225	4229	4373	4481	4588	4695	4806	4907	5047	5119	5122	5224	5364
5436	5439	5540	5680	5752	5755	5858	6003	6077	6080	6203	643	6039
6688	6702	6716	6730	6889	6892	6964	7015	7145	7242	7300	7375	7437
7440	7534	7628	7730	7831	7933	8035	8137	8238	8340	8442	8544	8645
8747	8849	8951	9022	9068	9115	9118	9354	9709	10064	10308	10510	10710
11022	11515	11907	12298	12684	13074	13183	13233	13272				
13284#												
1500#	1507#	1689#	1699#	1711#	1717#	1720#	1725#	2189#	2199#	2203#	2222#	2226#
2231#	2235#	2240#	2244#	2249#	2253#	2258#	2262#	2274#	2278#	2291#	2294#	2302#
2306#	2314#	2468#	2504#	2510#	2521#	2530#	2551#	2557#	2591#	2660#	2694#	2708#
2717#	2757#	2839#	2850#	2870#	2875#	2880#	2887#	2898#	2909#	2916#	2926#	2989#
3002#	3006#	3017#	3031#	3042#	3053#	3065#	3076#	3080#	3086#	3104#	3110#	3123#
3126#	3139#	3143#	3156#	3159#	3171#	3174#	3188#	3192#	3206#	3209#	3221#	3226#
3235#	3241#	3254#	3257#	3270#	3274#	3287#	3290#	3303#	3306#	3320#	3324#	3338#
3341#	3354#	3358#	3367#	3373#	3397#	3400#	3446#	3449#	3463#	3466#	3514#	3517#
3530#	3535#	3549#	3553#	3566#	3573#	3590#	3592#	3681#	3684#	3714#	3718#	3732#
3738#	3747#	3751#	3782#	3786#	3800#	3806#	3815#	3819#	3850#	3854#	3868#	3874#
3883#	3887#	3919#	3923#	3937#	3943#	3952#	3956#	3987#	3991#	4005#	4011#	4020#
4024#	4055#	4059#	4073#	4079#	4088#	4092#	4123#	4127#	4141#	4147#	4156#	4160#
4191#	4195#	4209#	4215#	4224#	4228#	4245#	4253#	4311#	4329#	4360#	4372#	4401#
4406#	4468#	4480#	4508#	4513#	4575#	4587#	4615#	4620#	4682#	4694#	4725#	4730#
4794#	4805#	4825#	4834#	4837#	4900#	4906#	4919#	4923#	4974#	4981#	5040#	5046#
5057#	5061#	5112#	5118#	5121#	5142#	5151#	5154#	5217#	5223#	5236#	5240#	5291#
5298#	5357#	5363#	5374#	5378#	5429#	5435#	5438#	5458#	5467#	5470#	5533#	5539#
5552#	5556#	5607#	5614#	5673#	5679#	5690#	5694#	5745#	5751#	5754#	5774#	5783#
5786#	5851#	5857#	5870#	5874#	5927#	5934#	5996#	6002#	6013#	6017#	6070#	6076#
6079#	6098#	6102#	6199#	6202#	6246#	6249#	6449#	6452#	6476#	6480#	6634#	6638#
6674#	6678#	6687#	6692#	6701#	6706#	6715#	6720#	6729#	6734#	6888#	6891#	6913#
6916#	6959#	6963#	6975#	6984#	7007#	7014#	7053#	7058#	7136#	7144#	7168#	7172#
7179#	7234#	7241#	7249#	7258#	7292#	7299#	7308#	7317#	7367#	7374#	7384#	7393#
7429#	7436#	7439#	7453#	7458#	7526#	7533#	7547#	7552#	7620#	7627#	7641#	7646#
7722#	7729#	7743#	7748#	7824#	7830#	7844#	7849#	7925#	7932#	7946#	7951#	8027#
8034#	8048#	8053#	8129#	8136#	8150#	8155#	8231#	8237#	8251#	8256#	8332#	8339#
8353#	8358#	8434#	8441#	8455#	8460#	8536#	8543#	8557#	8562#	8638#	8644#	8658#

PARAMETER CODING
CVCDBA.P11 10-SEP-81

MACY11 30(1046)
15:42

16-SEP-81 15:15 PAGE 294
CROSS REFERENCE TABLE -- USER SYMBOLS

SEQ 0293

T\$NSO = 000000
T\$NS1 = 000005

T\$NS2 = 000003

T\$NS3 = 000003

T\$PCNT= 000000
T\$PTAB= 010177
T\$PTHV= 000001
T\$PTMU= 000001
T\$SAVL= 177777
T\$SEGL= 177777

8663#	8739#	8746#	8760#	8765#	8841#	8848#	8862#	8867#	8943#	8950#	8973#	8979#
9021#	9026#	9037#	9061#	9067#	9072#	9083#	9108#	9114#	9117#	9140#	9151#	9201#
9214#	9251#	9258#	9271#	9284#	9323#	9353#	9376#	9379#	9436#	9442#	9691#	9708#
9731#	9734#	9791#	9797#	10046#	10063#	10083#	10086#	10144#	10148#	10303#	10307#	10326#
10329#	10506#	10509#	10528#	10531#	10706#	10709#	10739#	10742#	11017#	11021#	11041#	11044#
11511#	11514#	11533#	11535#	11903#	11906#	11924#	11926#	12294#	12297#	12316#	12319#	12680#
12683#	12713#	12720#	13070#	13073#	13086#	13088#	13179#	13182#	13185#	13190#	13201#	13231#
13263#	13270#	13285#										
1507#	1720	1725#	2875	2880#	3080	3086#	13185	13190#	13285			
1689#	1699	1711#	1717	2189#	2199	2203#	2222	2226#	2231	2235#	2240	2244#
2249	2253#	2258	2262#	2274	2278#	2291	2294#	2302	2306#	2314	2468#	2504
2510#	2521	2530#	2551	2557#	2591	2660#	2694	2708#	2717	2757#	2839	2850#
2870	2887#	2898	2909#	2916	2926#	2989	3002#	3006	3017#	3031	3042#	3053
3065#	3076	3104#	3110	3123#	3159	3171#	3209	3221#	3241	3254#	3290	3303#
3341	3354#	3373	3397#	3449	3463#	3517	3530#	3573	3590#	3684	3714#	3751
3782#	3819	3850#	3887	3919#	3956	3987#	4024	4055#	4092	4123#	4160	4191#
4228	4245#	4372	4401#	4480	4508#	4587	4615#	4694	4725#	4805	4825#	5121
5142#	5438	5458#	5754	5774#	6079	6098#	6202	6246#	6452	6476#	6638	6674#
6891	6913#	6963	6975#	7014	7053#	7144	7168#	7439	7453#	7533	7547#	7627
7641#	7729	7743#	7830	784	7932	7946#	8034	8048#	8136	8150#	8237	8251#
8339	8353#	8441	8455#	851	8557#	8644	8658#	8746	8760#	8848	8862#	8950
8973#	9117	9140#	9353	936#	9708	9731#	10063	10083#	10307	10326#	10509	10520#
10709	10739#	11021	11041#	11114	11533#	11906	11924#	12297	12316#	12683	12713#	13073
13086#	13182	13201#	13231	13263#	13270							
3126#	3139	3143#	3156	3174#	3188	3192#	3206	3226#	3235	3257#	3270	3274#
3287	3306#	3320	3324#	3338	3358#	3367	3400#	3446	3466#	3514	3535#	3549
3553#	3566	3592#	3681	3718#	732	3738#	3747	3786#	3800	3806#	3815	3854#
3868	3874#	3883	3923#	3937	3943#	3952	3991#	4005	4011#	4020	4059#	4073
4079#	4088	4127#	4141	4147#	4156	4195#	4209	4215#	4224	4253#	4311	4329#
4360	4406#	4468	4513#	4575	4620#	4682	4730#	4794	4834#	4906	4919#	5046
5057#	5118	5151#	5223	5236#	5363	5374#	5435	5467#	5539	5552#	5679	5690#
5751	5783#	5857	5870#	6002	6013#	6076	6102#	6199	6249#	6449	6480#	6634
6678#	6687	6692#	6701	6706#	6715	6720#	6729	6734#	6888	6916#	6959	6984#
7007	7058#	7136	7172#	7241	7249#	7299	7308#	7374	7384#	7436	7458#	7526
7552#	7620	7646#	7722	7748#	7824	7849#	7925	7951#	8027	8053#	8129	8155#
8231	8256#	8332	8358#	8434	8460#	8536	8562#	8638	8663#	8739	8765#	8841
8867#	8943	8979#	9021	9026#	9067	9072#	9114	9151#	9201	9214#	9251	9258#
9271	9284#	9323	9379#	9436	9442#	9691	9734#	9791	9797#	10046	10086#	10144
10148#	10303	10329#	10506	10531#	10706	10742#	11017	11044#	11511	11535#	11903	11926#
12294	12319#	12680	12720#	13070	13088#	13179						
4837#	4900	4923#	4974	4981#	5040	5061#	5112	5154#	5217	5240#	5291	5298#
5357	5378#	5429	5470#	5533	5556#	5607	5614#	5673	5694#	5745	5786#	5851
5874#	5927	5934#	5956	6017#	6070	7179#	7234	7258#	7292	7317#	7367	7393#
7429	9037#	9061	9083#	9108								
13290#	13291#											
13291#	13294											
1531	13300#											
1500#	13294#	13300										
1500#												
1500#	2468#	2504#	2506	2510#	2521#	2523	2530#	2551#	2553	2557#	2591#	2593
2660#	2694#	2696	2708#	2717#	2719	2757#	2839#	2841	2850#	2870#	2872	3126#
3139#	3141	3143#	3156#	3158	3174#	3188#	3190	3192#	3206#	3208	3226#	3235#
3237	3257#	3270#	3272	3274#	3287#	3289	3306#	3320#	3322	3324#	3338#	3340
3358#	3367#	3369	3400#	3446#	3448	3466#	3514#	3516	3535#	3549#	3551	3553#
3566#	3568	3592#	3681#	3683	4253#	4311#	4313	4329#	4360#	4362	4406#	4468#
4470	4513#	4575#	4577	4620#	4682#	4684	4730#	4794#	4796	4837#	4900#	4902

4923#	4974#	4976	4981#	5040#	5042	5061#	5112#	5114	5154#	5217#	5219	5240#
5291#	5293	5298#	5357#	5359	5378#	5429#	5431	5470#	5533#	5535	5556#	5607#
5609	5614#	5673#	5675	5694#	5745#	5747	5786#	5851#	5853	5874#	5927#	5929
5934#	5996#	5998	6017#	6070#	6072	6102#	6199#	6201	6249#	6449#	6451	6480#
6634#	6636	6916#	6959#	6961	6984#	7007#	7009	7058#	7136#	7138	7179#	7234#
7236	7258#	7292#	7294	7317#	7367#	7369	7393#	7429#	7431	7458#	7526#	7528
7552#	7620#	7622	7646#	7722#	7724	7748#	7824#	7826	7849#	7925#	7927	7951#
8027#	8029	8053#	8129#	8131	8155#	8231#	8233	8256#	8332#	8334	8358#	8434#
8436	8460#	8536#	8538	8562#	8638#	8640	8663#	8739#	8741	8765#	8841#	8843
8867#	8943#	8945	9037#	9061#	9063	9083#	9108#	9110	9151#	9201#	9203	9214#
9251#	9253	9258#	9271#	9273	9284#	9323#	9325	9379#	9436#	9438	9442#	9691#
9693	9734#	9791#	9793	9797#	10046#	10048	10086#	10144#	10146	10148#	10303#	10305
10329#	10506#	10508	10531#	10706#	10708	10742#	11017#	11019	11044#	11511#	11513	11535#
11903#	11905	11926#	12294#	12296	12319#	12680#	12682	12720#	13070#	13072	13088#	13179#
13181												
2468#	2504	2510#	2521	2530#	2551	2557#	2591	2660#	2694	2708#	2717	2757#
2839	2850#	2870	3126#	3139	3143#	3156	3174#	3188	3192#	3206	3226#	3235
3257#	3270	3274#	3287	3306#	3320	3324#	3338	3358#	3367	3400#	3446	3466#
3514	3535#	3549	3553#	3566	3592#	3681	4253#	4311	4329#	4360	4406#	4468
4513#	4575	4620#	4682	4730#	4794	4837#	4900	4923#	4974	4981#	5040	5061#
5112	5154#	5217	5240#	5291	5298#	5357	5378#	5429	5470#	5533	5556#	5607
5614#	5673	5694#	5745	5786#	5851	5874#	5927	5934#	5996	6017#	6070	6102#
6199	6249#	6449	6480#	6634	6916#	6959	6984#	7007	7058#	7136	7179#	7234
7258#	7292	7317#	7367	7393#	7429	7458#	7526	7552#	7620	7646#	7722	7748#
7824	7849#	7925	7951#	8027	8053#	8129	8155#	8231	8256#	8332	8358#	8434
8460#	8536	8562#	8638	8663#	8739	8765#	8841	8867#	8943	9037#	9061	9083#
9108	9151#	9201	9214#	9251	9258#	9271	9284#	9323	9379#	9436	9442#	9691
9734#	9791	9797#	10046	10086#	10144	10148#	10303	10329#	10506	10531#	10706	10742#
11017	11044#	11511	11535#	11903	11926#	12294	12319#	12680	12720#	13070	13088#	13179
13282	13300#											
1500#	3103#	3122#	3170#	3220#	3253#	3302#	3353#	3396#	3462#	3529#	3589#	3713#
3717#	3737#	3781#	3785#	3805#	3849#	3853#	3873#	3918#	3922#	3942#	3986#	3990#
4010#	4054#	4058#	4078#	4122#	4126#	4146#	4190#	4194#	4214#	4244#	4400#	4507#
4614#	4724#	4824#	4833#	4918#	5056#	514	5150#	5235#	5373#	5457#	5466#	5551#
5689#	5773#	5782#	5869#	6012#	6097#	6245#	6475#	6673#	6677#	6691#	6705#	6719#
6733#	6912#	6974#	7052#	7167#	7171#	7248#	7307#	7383#	7452#	7546#	7640#	7742#
7843#	7945#	8047#	8149#	8250#	8352#	8454#	8556#	8657#	8759#	8861#	8972#	8978#
9025#	9071#	9139#	9375#	9730#	10082#	10325#	10527#	10738#	11040#	11532#	11923#	12315#
12712#	13085#											
1500#	1689#	1711#	2189#	2203#	2226#	2235#	2244#	2253#	2262#	2278#	2294#	2306#
2887#	2909#	2926#	3002#	3017#	3042#	3065#	3104#	3123#	3171#	3221#	3254#	3303#
3354#	3397#	3463#	3530#	3590#	3714#	3718#	3738#	3782#	3786#	3806#	3850#	3854#
3874#	3919#	3923#	3943#	3987#	3991#	4011#	4055#	4059#	4079#	4123#	4127#	4147#
4191#	4195#	4215#	4245#	4401#	4508#	4615#	4725#	4825#	4834#	4919#	5057#	5142#
5151#	5236#	5374#	5458#	5467#	5552#	5690#	5774#	5783#	5870#	6013#	6098#	6246#
6476#	6674#	6678#	6692#	6706#	6720#	6734#	6913#	6975#	7053#	7168#	7172#	7249#
7308#	7384#	7453#	7547#	7641#	7743#	7844#	7946#	8048#	8150#	8251#	8353#	8455#
8557#	8658#	8760#	8862#	8973#	8979#	9026#	9072#	9140#	9376#	9731#	10083#	10326#
10528#	10735#	11041#	11533#	11924#	12316#	12713#	13086#	13201#	13263#	13290#	13291#	13292#
1613#	1614#	1615#	1616#	1617#	1618#	1619#	1620#	1621#	1622#	1623#	1624#	1625#
1626#	1627#	1628#	1629#	1630#	1631#	1632#	1633#	1634#	1635#	1636#	1637#	1638#
1639#	1640#	1641#	1642#	1643#	1644#	1645#	1646#	1647#	1648#	1649#	1650#	1651#
1652#	1653#	1654#	1655#	1656#	1657#	1658#	1659#	1660#	1661#	1662#	1663#	1664#
1665#	1666#	1667#	1668#	1669#	1670#	1671#	1672#	1673#	1674#	1675#	1676#	1677#
1678#	1699#	1717#	1720#	2199#	2222#	2231#	2240#	2249#	2258#	2274#	2291#	2302#

T\$SEKO= 010000

T\$SIZE= 000005
T\$SUBN= 000000

T\$TAGL= 177777
T\$TAGN= 010201

T\$TEMP= 000000

2314#	2504#	2521#	2551#	2591#	2694#	2717#	2839#	2870#	2875#	2891#	2892	2898#	
2916#	2982#	2983	2989#	3006#	3024#	3025	3031#	3046#	3047	3053#	3069#	3070	
3076#	3080#	3110#	3139#	3156#	3159#	3188#	3206#	3209#	3235#	3241#	3270#	3287#	
3290#	3320#	3338#	3341#	3367#	3373#	3446#	3449#	3514#	3517#	3549#	3566#	3573#	
3681#	3684#	3732#	3747#	3751#	3800#	3815#	3819#	3868#	3883#	3887#	3937#	3952#	
3956#	4005#	4020#	4024#	4073#	4088#	4092#	4141#	4156#	4160#	4209#	4224#	4228#	
4311#	4360#	4372#	4468#	448J#	4575#	4587#	4682#	4694#	4794#	4805#	4900#	4906#	
4974#	5040#	5046#	5112#	5118#	5121#	5217#	5223#	5291#	5357#	5363#	5429#	5435#	
5438#	5533#	5539#	5607#	5673#	5679#	5745#	5751#	5754#	5851#	5857#	5927#	5996#	
6002#	6070#	6076#	6079#	6199#	6202#	6449#	6452#	6634#	6638#	6687#	6701#	6715#	
6729#	6888#	6891#	6959#	6963#	7007#	7014#	713C#	7144#	7234#	7241#	7292#	7299#	
7367#	7374#	7429#	7436#	7439#	7526#	7533#	7620#	7722#	7722#	7729#	7824#	7830#	
7925#	7932#	8027#	8034#	8129#	8136#	8231#	8237#	8332#	8339#	8434#	8441#	8536#	
8543#	8638#	8644#	8739#	8746#	8841#	8848#	8943#	8950#	9021#	9061#	9067#	9108#	
9114#	9117#	9201#	9251#	9271#	9323#	9353#	9436#	9691#	9708#	9791#	10046#	10063#	
10144#	10303#	10307#	10506#	10509#	10706#	10709#	11017#	11021#	11511#	11514#	11903#	11906#	
12294#	12297#	12680#	12683#	12717#	12718	13070#	13073#	13179#	13182#	13185#	13213#	13218#	
13224#	13231#	13270#	13285#										
T\$TEST= 000101	1500#	3103#	3122#	3170#	3220#	3253#	3302#	3353#	3396#	3462#	3529#	3589#	3713#
	3717	3737	3781#	3785	3805	3849#	3853	3873	3918#	3922	3942	3986#	3990
	4010	4054#	4058	4078	4122#	4126	4146	4190#	4194	4214	4244#	4400#	4507#
	4614#	4724#	4824#	4833	4918	5056	5141#	5150	5235	5373	5457#	5466	5551
	5689	5773#	5782	5869	6012	6097#	6245#	6475#	6673#	6677	6691	6705	6719
	6733	6912#	6974#	7052#	7167#	7171	7218	7307	7383	7452#	7546#	7640#	7742#
	7843#	7945#	8047#	8149#	8250#	8352#	8454#	8556#	8657#	8759#	8861#	8972#	8978
	9025	9071	9139#	9375#	9730#	10082#	10325#	10527#	10738#	11040#	11532#	11923#	12315#
T\$TSTM= 177777	12712#	13085#	13284										
	1500#	2200	2210	2219	2223	2232	2241	2250	2259	2270	2275	2287	2292
	2299	2303	2311	2315	2323	2349	2357	2367	2375	2385	2396	2407	2415
	2468	2474	2486	2491	2496	2502	2505	2510	2516	2522	2530	2536	2541
	2546	2552	2557	2563	2572	2577	2582	2588	2592	2660	2670	2675	2689
	2695	2708	2712	2718	2757	2767	2772	2790	2795	2812	2820	2828	2834
	2840	2850	2855	2860	2865	2871	2899	2929	2934	2939	2943	2946	2952
	2958	2978	2982	2990	3007	3024	3032	3054	3077	3111	3126	3134	3140
	3143	3151	3157	3160	3174	3183	3189	3192	3201	3207	3210	3226	3230
	3236	3242	3257	3265	3271	3274	3282	3288	3291	3306	3315	3321	3324
	3333	3339	3342	3358	3362	3368	3374	3400	3409	3414	3427	3432	3441
	3447	3450	3466	3475	3480	3494	3499	3509	3515	3518	3535	3544	3550
	3553	3561	3567	3574	3592	3600	3611	3623	3628	3636	3641	3650	3655
	3663	3668	3676	3682	3685	3718	3733	3738	3748	3752	3786	3801	3806
	3816	3820	3854	3869	3874	3884	3888	3923	3938	3943	3953	3957	3991
	4006	4011	4021	4025	4059	4074	4079	4089	4093	4127	4142	4147	4157
	4161	4195	4210	4215	4225	4229	4253	4267	4272	4289	4294	4306	4312
	4329	4337	4342	4355	4361	4373	4406	4416	4421	4448	4453	4463	4469
	4481	4513	4523	4528	4555	4560	4570	4576	4588	4620	4630	4635	4662
	4667	4677	4683	4695	4730	4740	4745	4772	4777	4789	4795	4806	4834
	4837	4847	4852	4881	4886	4895	4901	4907	4919	4923	4933	4938	4952
	4958	4968	4975	4981	4990	4995	5021	5026	5035	5041	5047	5057	5061
	5072	5077	5091	5096	5107	5113	5119	5122	5151	5154	5164	5169	5198
	5203	5212	5218	5224	5236	5240	5250	5255	5270	5275	5285	5292	5298
	5307	5312	5338	5343	5352	5358	5364	5374	5378	5389	5394	5408	5413
	5424	5430	5436	5439	5467	5470	5480	5485	5514	5519	5528	5534	5540
	5552	5556	5566	5571	5586	5591	5601	5608	5614	5623	5628	5654	5659
	5668	5674	5680	5690	5694	5705	5710	5724	5729	5740	5746	5752	5755
	5783	5786	5796	5801	5830	5835	5846	5852	5858	5870	5874	5884	5889
	5904	5909	5921	5928	5934	5943	5948	5975	5980	5991	5997	6003	6013

6017	6028	6033	6047	6052	6065	6071	6077	6080	6102	6115	6120	6131
6136	6144	6149	6159	6164	6190	6195	6200	6203	6249	6258	6263	6274
6279	6287	6292	6301	6306	6324	6329	6338	6343	6351	6356	6365	6370
6386	6391	6407	6412	6423	6428	6444	6450	6453	6480	6490	6495	6508
6513	6522	6527	6537	6542	6563	6568	6588	6593	6602	6607	6629	6635
6639	6678	6688	6692	6702	6706	6716	6720	6730	6734	6744	6749	6763
6768	6789	6794	6809	6814	6828	6833	6846	6851	6864	6869	6883	6889
6892	6916	6937	6942	6954	6960	6964	6984	7002	7008	7015	7058	7069
7074	7093	7098	7116	7121	7131	7137	7145	7172	7179	7190	7195	7208
7213	7229	7235	7242	7249	7258	7265	7270	7287	7293	7300	7308	7317
7325	7330	7347	7352	7362	7368	7375	7384	7393	7400	7405	7424	7430
7437	7440	7458	7470	7475	7507	7512	7521	7527	7534	7552	7564	7569
7601	7606	7615	7621	7628	7646	7658	7663	7682	7687	7703	7708	7717
7723	7730	7748	7760	7765	7784	7789	7805	7810	7819	7825	7831	7849
7851	7866	7885	7890	7906	7911	7920	7926	7933	7951	7963	7968	7987
7997	8008	8013	8022	8028	8035	8053	8065	8070	8089	8094	8110	8115
8124	8130	8137	8155	8167	8172	8191	8196	8212	8217	8226	8232	8238
8256	8268	8273	8292	8297	8313	8318	8327	8333	8340	8358	8370	8375
8394	8399	8415	8420	8429	8435	8442	8460	8472	8477	8496	8501	8517
8522	8531	8537	8544	8562	8574	8579	8598	8603	8619	8624	8633	8639
8645	8663	8675	8680	8699	8704	8720	8725	8734	8740	8747	8765	8777
8782	8801	8806	8822	8827	8836	8842	8849	8867	8879	8884	8903	8908
8924	8929	8938	8944	8951	8979	8990	8995	9022	9026	9037	9042	9047
9056	9062	9068	9072	9083	9088	9093	9103	9109	9115	9118	9151	9162
9167	9183	9188	9196	9202	9214	9230	9235	9246	9252	9258	9266	9272
9284	9300	9305	9318	9324	9354	9379	9391	9396	9412	9417	9431	9437
9442	9452	9457	9466	9471	9484	9489	9503	9508	9542	9547	9566	9571
9607	9612	9635	9640	9649	9654	9686	9692	9709	9734	9746	9751	9767
9772	9786	9792	9797	9807	9812	9821	9826	9839	9844	9858	9863	9897
9902	9921	9926	9962	9967	9990	9995	10004	10009	10041	10047	10064	10086
10098	10103	10120	10125	10139	10145	10148	10161	10166	10175	10180	10193	10198
10206	10211	10221	10226	10237	10242	10255	10260	10293	10298	10304	10308	10329
10340	10345	10365	10370	10380	10385	10394	10399	10422	10427	10436	10441	10452
10457	10467	10472	10481	10486	10501	10507	10510	10531	10542	10547	10567	10572
10582	10587	10596	10601	10623	10628	10637	10642	10653	10658	10668	10673	10682
10687	10701	10707	10710	10742	10752	10757	10766	10771	10786	10791	10829	10834
10849	10854	10861	10866	10878	10883	10892	10897	10917	10922	10931	10936	10945
10950	10966	10971	11008	11013	11018	11022	11044	11055	11060	11065	11070	11079
11084	11093	11098	11122	11127	11145	11150	11162	11167	11178	11183	11194	11199
11220	11225	11236	11241	11250	11255	11264	11269	11280	11285	11308	11313	11325
11330	11339	11344	11353	11358	11369	11374	11398	11403	11416	11421	11430	11435
11444	11449	11460	11465	11488	11493	11506	11512	11515	11535	11544	11549	11559
11564	11578	11583	11592	11597	11609	11614	11623	11628	11666	11671	11675	11680
11691	11696	11706	11711	11723	11728	11737	11742	11756	11761	11770	11775	11803
11808	11818	11823	11832	11837	11848	11853	11863	11868	11884	11889	11898	11904
11907	11926	11935	11940	11950	11955	11969	11974	11983	11988	12000	12005	12014
12019	12057	12062	12066	12071	12082	12087	12097	12102	12114	12119	12128	12133
12147	12152	12161	12166	12194	12199	12209	12214	12223	12228	12239	12244	12254
12259	12275	12280	12289	12295	12298	12319	12328	12333	12344	12349	12363	12368
12377	12382	12394	12399	12409	12414	12453	12458	12462	12467	12478	12483	12493
12498	12511	12516	12525	12530	12544	12549	12558	12563	12591	12596	12606	12611
12621	12626	12637	12642	12650	12655	12660	12665	12674	12681	12684	12717	12720
12731	12736	12754	12759	12776	12781	12792	12797	12809	12814	12828	12833	12843
12848	12858	12863	12873	12886	12891	12903	12908	12922	12927	12936	12941	12952
12957	12967	12972	12985	12990	13005	13010	13020	13025	13035	13040	13050	13055
13065	13071	13074	13088	13097	13102	13110	13115	13121	13127	13134	13147	13152

PARAMETER CODING
CVCDBA.P11 10-SEP-81 15:42

MACY11 30(1046)

16-SEP-81 15:15 PAGE 298
CROSS REFERENCE TABLE -- USER SYMBOLS

N 7

SEQ 0297

TSTSTS= 000001	13157#	13164#	13169#	13174#	13180#	13183#	3303#	3354#	3397#	3463#	3530#	3590#	3714#
	1500#	3104#	3123#	3171#	3221#	3254#	4191#	4245#	4401#	4508#	4615#	4725#	4825#
	3782#	3850#	3919#	3987#	4055#	4123#	6674#	6913#	6975#	7053#	7168#	7453#	7547#
	5142#	5458#	5774#	6098#	6246#	6476#	8150#	8251#	8353#	8455#	8557#	8658#	8862#
	7641#	7743#	7844#	7946#	8048#	8150#	10528#	10739#	11041#	11533#	11924#	12316#	12713#
	8973#	9140#	9376#	9731#	10083#	10326#							
TSSAU = 010022	13086#												
TSSAUT= 010017	3065#	3069	3076										
TSSCLE= 010020	3002#	3006											
TSSDAT= 010200	3017#	3024	3031										
TSSDU = 010021	13292#	13298											
TSSHAR= 010174	3042#	3046	3053										
TSSHW = 010000	13201#	13232											
TSSINI= 010016	1689#	1699											
TSSMSG= 010013	2926#	2982	2989										
	2189#	2199	2203#	2222	2226#	2231	2235#	2240	2244#	2249	2253#	2258	2262#
	2274	2278#	2291	2294#	2302	2306#	2314						
TSSPC = 000001	13290#	13300											
TSSPRO= 010015	2909#												
TSSPTA= 010177	13290#	13293	13294#										
TSSRPT= 010014	2887#	2891	2898										
TSSSEG= 010000	2468#	2504#	2510#	2521#	2530#	2551#	2557#	2591#	2660#	2694#	2708#	2717#	2757#
	2839#	2850#	2870#	3126#	3139#	3143#	3156#	3174#	3188#	3192#	3206#	3226#	3235#
	3257#	3270#	3274#	3287#	3306#	3320#	3324#	3338#	3358#	3367#	3400#	3446#	3466#
	3514#	3535#	3549#	3553#	3566#	3592#	3681#	4253#	4311#	4329#	4360#	4406#	4468#
	4513#	4575#	4620#	4682#	4730#	4794#	4837#	4900#	4923#	4974#	4981#	5040#	5061#
	5112#	5154#	5217#	5240#	5291#	5298#	5357#	5378#	5429#	5470#	5533#	5556#	5607#
	5614#	5673#	5694#	5745#	5786#	5851#	5874#	5927#	5934#	5996#	6017#	6070#	6102#
	6199#	6249#	6449#	6480#	6634#	6916#	6959#	6984#	7007#	7058#	7136#	7179#	7234#
	7258#	7292#	7317#	7367#	7393#	7429#	7458#	7526#	7552#	7620#	7646#	7722#	7748#
	7824#	7849#	7925#	7951#	8027#	8053#	8129#	8155#	8231#	8256#	8332#	8358#	8434#
	8460#	8536#	8562#	8638#	8663#	8739#	8765#	8841#	8857#	8943#	9037#	9061#	9083#
	9108#	9151#	9201#	9214#	9251#	9258#	9271#	9284#	9323#	9379#	9436#	9442#	9691#
	9734#	9791#	9797#	10046#	10086#	10144#	10148#	10303#	10329#	10506#	10531#	10706#	10742#
	11017#	11044#	11511#	11535#	1903#	11926#	12294#	12319#	12680#	12720#	13070#	13088#	13179#
TSSSOFF= 010175	13263#	13271											
TSSSUB= 010156	3718#	3732	3738#	3747	3786#	3800	3806#	3815	3854#	3868	3874#	3883	3923#
	3937	3943#	3952	3991#	4005	4011#	4020	4059#	4073	4079#	4088	4127#	4141
	4147#	4156	4195#	4209	4215#	4224	4834#	4906	4919#	5046	5057#	5118	5151#
	5223	5236#	5363	5374#	5435	5467#	5539	5552#	5679	5690#	5751	5783#	5857
	5870#	6002	6013#	6076	6678#	6687	6692#	6701	6706#	6715	6720#	6729	6734#
	6818	7177#	7241	7249#	7299	7308#	7374	7384#	7436	8979#	9021	9026#	9067
	9072#	9114											
TSSSW = 010001	1711#	1717											
TSSTES= 010173	3104#	3110	3123#	3159	3171#	3209	3221#	3241	3254#	3290	3303#	3341	3354#
	3373	3397#	3449	3463#	3517	3530#	3573	3590#	3684	3714#	3751	3782#	3819
	3850#	3887	3919#	3956	3987#	4024	4055#	4092	4123#	4160	4191#	4228	4245#
	4372	4401#	4480	4508#	4537	4615#	4694	4725#	4805	4825#	5121	5142#	5438
	5458#	5754	5774#	6079	6098#	6202	6246#	6452	6476#	6638	6674#	6891	6913#
	6963	6975#	7014	7053#	7144	7168#	7439	7453#	7533	7547#	7627	7641#	7729
	7743#	7830	7844#	7932	7946#	8034	8048#	8136	8150#	8237	8251#	8339	8353#
	8441	8455#	8543	8557#	8644	8658#	8746	8760#	8848	8862#	8950	8973#	9117
	9140#	9353	9376#	9708	9731#	10063	10083#	10307	10326#	10509	10528#	10709	10735#
	11021	11041#	11514	11533#	11906	11924#	12297	12316#	12683	12713#	12717	13073	13086#
	13182												
	1613	3103#											

T10	010050	G	1622	3529#
T11	010154	G	1623	3589#
T12	010402	G	1624	3713#
T12.1	010406		3717#	
T12.2	010426		3737#	
T13	010446	G	1625	3781#
T13.1	010452		3785#	
T13.2	010472		3805#	
T14	010514	G	1626	3849#
T14.1	010520		3853#	
T14.2	010540		3873#	
T15	010560	G	1627	3918#
T15.1	010564		3922#	
T15.2	010604		3942#	
T16	010626	G	1628	3986#
T16.1	010632		3990#	
T16.2	010652		4010#	
T17	010672	G	1629	4054#
T17.1	010676		4058#	
T17.2	010716		4078#	
T18	010740	G	1630	4122#
T18.1	010744		4126#	
T18.2	010764		4146#	
T19	011004	G	1631	4190#
T19.1	011010		4194#	
T19.2	011030		4214#	
T2	007166	G	1614	3122#
T20	011052	G	1632	4244#
T21	011406	G	1633	4400#
T22	011602	G	1634	4507#
T23	011776	G	1635	4614#
T24	012172	G	1636	4724#
T25	012410	G	1637	4824#
T25.1	012414		4833#	
T25.2	012572		4918#	
T25.3	013070		5056#	
T26	013242	G	1638	5141#
T26.1	013246		5150#	
T26.2	013424		5235#	
T26.3	013722		5373#	
T27	014074	G	1639	5457#
T27.1	014100		5466#	
T27.2	014256		5551#	
T27.3	014554		5689#	
T28	014726	G	1640	5773#
T28.1	014732		5782#	
T28.2	015124		5869#	
T28.3	015460		6012#	
T29	015646	G	1641	6097#
T3	007252	G	1615	3170#
T30	016056	G	1642	6245#
T31	016500	G	1643	6475#
T32	017000	G	1644	6673#
T32.1	017004		6677#	
T32.2	017024		6691#	
T32.3	017044		6705#	

T32.4	017064	6719#																	
T32.5	017104	6733#																	
T33	017450 G	1645	6912#																
T34	017550 G	1646	6974#																
T35	017634 G	1647	7052#																
T36	020026 G	1648	7167#																
T36.1	020032	7171#																	
T36.2	020212	7248#																	
T36.3	020330	7307#																	
T36.4	020500	7383#																	
T37	020626 G	1649	7452#																
T38	021000 G	1650	7546#																
T39	021154 G	1651	7640#																
T4	007340 G	1616	3220#																
T40	021350 G	1652	7742#																
T41	021536 G	1653	7843#																
T42	021730 G	1654	7945#																
T43	022124 G	1655	8047#																
T44	022320 G	1656	8149#																
T45	022506 G	1657	8250#																
T46	022700 G	1658	8352#																
T47	023074 G	1659	8454#																
T48	023270 G	1660	8556#																
T49	023456 G	1661	8657#																
T5	007402 G	1617	3253#																
T50	023650 G	1662	8759#																
T51	024044 G	1663	8861#																
T52	024240 G	1664	8972#																
T52.1	024256	8978#																	
T52.2	024336	9025#																	
T52.3	024434	9071#																	
T53	024546 G	1665	9139#																
T54	025322 G	1666	9375#																
T55	026242 G	1667	9730#																
T56	027162 G	1658	10082#																
T57	027666 G	1569	10325#																
T58	030274 G	1670	10527#																
T59	030666 G	1671	10738#																
T6	007466 G	1618	3302#																
T60	031452 G	1672	11040#																
T61	032710 G	1673	11532#																
T62	034030 G	1674	11923#																
T63	035150 G	1675	12315#																
T64	036242 G	1676	12712#																
T65	037326 G	1677	13085#																
T7	007554 G	1619	3353#																
T8	007616 G	1620	3396#																
T9	007732 G	1621	3462#																
UAM =	000200 G	1792#																	
UNITNB	002362 G	1907#	2949*	2955*	2957														
X\$ALWA=	000000	1500#																	
X\$FALS=	000040	1500#																	
X\$OFFS=	000400	1500#																	
X\$TRUE=	000020	1500#																	
\$PATCH	037716 G	13275#																	
.	= 037754	1504#	1943#	1954#	2085#	2175#	2892	2983	3025	3047	3070	12718	13248#	13276#					

PARAMETER CODING MACY11 30(1046) 16-SEP-81 15:15 PAGE 301^{D 8}
CVCDBA.P11 10-SEP-81 15:42 CROSS REFERENCE TABLE -- USER SYMBOLS
13292 13300

SEQ 0300

. ABS. 037754 000

ERRORS DETECTED: 0

CVCDBA.BIC,CVCDBA/CRF:SYM/SOL/NL:TOC=SVC/ML,CVCDBA.P11
RUN-TIME: 74 85 6 SECONDS
RUN-TIME RATIO: 1069/166=6.4
CORE USED: 21K (42 PAGES)