

PDP11/04

CPU TEST  
MD-11-DGKAA-A

EP-DGKAA-A-DL-A

COPYRIGHT © 1976

FICHE 1 OF 1

NOV 1976  
**digital**  
MADE IN US

## 2.0 OPERATING INSTRUCTIONS

## 2.1 LOADING AND STARTING PROCEDURES

## 2.1.1 LOADING

JSE NORMAL PROCEDURES FOR LOADING ABSOLUTE BINARY TAPES.

## 2.1.2 NORMAL START

THIS IS THE PROCEDURE FOR NORMAL PROGRAM RUNNING (I.E.,  
STARTING WITH TEST 1 AND EXECUTING ENTIRE DIAGNOSTIC).

LOAD ADDRESS = 200  
START

## 2.1.3 SUBTEST START

THIS IS THE PROCEDURE FOR STARTING AT A SUBTEST OTHER THAN 1.

1. LOAD \$TESTN (IN MAILBOX SECTION) WITH THE NUMBER OF SUBTEST  
MINUS ONE (IN OCTAL) FOR EXAMPLE, TO START AT SUBTEST 100,  
\$TESTN=77.
2. LOAD STARTING ADDRESS OF SUBTEST IN LOC. 216
3. LOAD ADDRESS = ADDRESS OF SUBTEST  
START

## 2.2 SPECIAL ENVIRONMENTS

THIS PROGRAM IS WRITTEN TO COMPLY WITH ALL THE REQUIREMENTS  
OF THE APT INTERFACE SPECIFICATION. IT WILL RUN UNDER APT  
IN EITHER QUICK VERIFY, PROGRAM OR RUN-TIME MODES.

THIS PROGRAM IS WRITTEN TO COMPLY WITH ALL OF THE REQUIREMENTS  
OF PROGRAMS TO RUN UNDER THE ACT11 MONITOR.

## 2.3 PROGRAM OPTIONS

THIS PROGRAM IS INTENDED TO BE A BASIC PROCESSOR TEST.  
IT IS INTENDED TO BE THE LOWEST LEVEL DIAGNOSTIC RUN.  
IT PROVIDES FOR NO SELECTABLE OPTIONS.

IN ORDER THAT THE TEST BE RUNNABLE ON A PROCESSOR WITHOUT A  
TELETYPE, IT IS POSSIBLE TO SUPPRESS THE END OF PASS MESSAGE.  
IF NO TELETYPE IS AVAILABLE, ALTER THE BYTE, SENVM, WHICH  
IS LOCATED IN THE APT MAILBOX. SETTING SENVM TO 40(8) WILL

SUPPRESS ALL CONSOLE OUTPUT.  
THE EXACT LOCATION OF THIS BYTE CAN BE FOUND IN THE SYMSCL  
TABLE AT THE END OF THE LISTING.

2.4 EXECUTION TIMES  
-----

THE DIAGNOSTIC COMPLETES ONE PASS IN LESS THAN 1 SEC.  
THE PROGRAM WILL RUN CONTINUOUSLY UNTIL EXTERNALLY HALTED.

3.0 ERROR INFORMATION  
-----

3.1 ERROR TYPES  
-----

THERE ARE TWO BASIC TYPES OF ERRORS IN THE DIAGNOSTIC.

3.1.1 FUNCTIONAL ERRORS  
-----

THESE ARE ERRORS WHICH REPRESENT A MALFUNCTION OF AN  
INSTRUCTION OR SEQUENCE OF INSTRUCTION. (E.G., THE PROPER  
CONDITION CODE NOT SET OR IMPROPER RESULT OF AN ARITHMETIC  
OR LOGICAL OPERATION).

3.1.2 SEQUENCE ERRORS  
-----

THE RESULT OF A TESTS BEING EXECUTED OUT OF SEQUENCE. (E.G.  
WILD MACHINE OR IMPROPER BRANCH OR JUMP).

3.2 ERROR REPORTING PROCEDURES  
-----

THE DIAGNOSTIC RESPONDS TO THE DETECTION OF ALL ERRORS BY  
STORING CERTAIN INFORMATION IN MEMORY AND HALTING THE PROCESSOR.  
THE INFORMATION STORED IN MEMORY CAN BE USED BY THE OPERATOR  
TO IDENTIFY THE ERROR DETECTED.

3.3 ERROR DESCRIPTOR INFORMATION  
-----  
CERTAIN FAILURES WILL CAUSE THE PROCESSOR TO HANG.  
THIS TYPE OF FAILURE IS INDICATED IF THE PROGRAM  
DOES NOT PRINT ITS END OF PASS INDICATION WITHIN A REASONABLE  
AMOUNT OF TIME. (FIRST MESSAGE SHOULD APPEAR WITHIN 1 SEC.)

THE DIAGNOSTIC MAILBOX HOLDS THE ERROR INFORMATION NECESSARY  
TO IDENTIFY THE DETECTED ERROR. THIS INFORMATION HAS BEEN  
DESIGNED FOR COMPLIANCE WITH THE APT TO DIAGNOSTIC INTERFACE  
SPECIFICATION. IT IS THE PRIMARY MEDIUM FOR IDENTIFYING ERRORS.

3.2.1 \$MSGTYP  
-----

THIS LOCATION IS INCREMENTED FROM ZERO TO ONE BEFORE THE PROGRAM COMES TO A PROGRAMMED HALT. IF THIS LOCATION IS NOT ONE, THEN THE DIAGNOSTIC HAS COME TO AN UNPROGRAMMED HALT. CHECK THE STACK AND PC FOR A CLUE TO THE CAUSE. SUSPECT A TRAP.

3.2.2 SFATAL  
-----

THIS LOCATION IS LOADED WITH A NUMBER BEFORE A HALT IS EXECUTED. EACH PROGRAMMED HALT HAS A UNIQUE NUMBER ASSOCIATED WITH IT WHICH CAN BE USED TO IDENTIFY THE ERROR WHICH HAS BEEN DETECTED.

3.2.3 SPASS  
-----

THIS LOCATION IS INCREMENTED FOR EVERY COMPLETE PASS OF THE DIAGNOSTIC. MONITORING THIS LOCATION WILL INDICATE WHETHER OR NOT THE PROGRAM IS HUNG. IT WILL ALSO INDICATE THE NUMBER OF SUCCESSFUL PASSES COMPLETED BEFORE THE ERROR HALT. A HIGH PASS COUNT MIGHT INDICATE THAT THE ERROR HALT IS ASSOCIATED WITH AN INTERMITTANT FAULT.

3.2.4 STESTN  
-----

THIS LOCATION IS INCREMENTED IN EACH NEW SUBTEST. THIS SHOULD INDICATE THE TEST BEING EXECUTED WHEN THE ERROR WAS DETECTED. THIS LOCATION IS ALSO USED TO DETECT A SEQUENCE ERROR.

3.4 ERROR IDENTIFICATION  
-----

BECAUSE OF THE OVERHEAD ASSOCIATED WITH EACH HALT IN AN APT COMPATIBLE PROGRAM THE SEQUENCE CHECK CODE WILL SHARE THE ERROR HALT OF FUNCTIONAL ERROR WITHIN EACH SUBTEST. TO DETERMINE WHICH ERROR IS BEING REPORTED, LOCATIONS SFATAL AND STESTN ARE USED TOGETHER. WHEN AN ERROR HALT OCCURS, CHECK SFATAL TO DETERMINE THE NUMBER OF THE ERROR DETECTED. NOW, CHECK THAT THE TEST NUMBER WHERE THIS ERROR IS DETECTED CORRESPONDS TO THE VALUE IN STESTN. IF THESE AGREE THE ERROR WAS A FUNCTIONAL ERROR AS DESCRIBED IN THE LISTINGS. IF THESE NUMBERS DO NOT AGREE, THEN A SEQUENCE ERROR WAS DETECTED. IN THIS CASE STESTN WILL CONTAIN ONE MORE THAN THE NUMBER OF THE LAST TEST SUCCESSFULLY COMPLETED. SEQUENCE ERRORS WHICH SHARE THE ERROR HALTS OF FUNCTIONAL ERRORS WILL ALWAYS BE REPORTED BY THE LAST HALT IN THE SUBTEST IN WHICH THEY WERE DISCOVERED.

4.0 PROGRESS REPORT  
-----

AT THE END OF EACH SUCCESSFUL PASS THE PROGRAM INCREMENTS THE LOCATION SPASS WHICH IS IN THE APT MAILBOX. THIS LOCATION WILL

303  
304  
305  
306  
307  
308  
309  
310  
311  
312  
313  
314  
315  
316  
317  
318  
319  
320  
321  
322  
323  
324  
325  
326  
327  
328  
329  
330  
331  
332  
333  
334  
335  
336  
337  
338  
339  
340  
341  
342  
343  
344  
345  
346  
347  
348  
349  
350  
351  
352  
353  
354  
355  
356  
357  
358

ALWAYS CONTAIN THE NUMBER OF SUCCESSFUL PASSES COMPLETED.  
SPASS IS RESET WITH EVERY RESTART FROM LOC. 200.

ADDITIONALLY, THE MESSAGE END OF DGKAA IS PRINTED ON THE CONSOLE  
TELETYPE AFTER THE FIRST PASS AND FOLLOWING EVERY 400TH PASS  
THEREAFTER.

IF NO TELETYPE IS AVAILABLE, THE CONSOLE OUTPLT MUST BE SUPPRESSED.  
(SEE SECTION 2.3)

## 5.0 TROUBLE SHOOTING

---

WHEN THE PROGRAM DISCOVERS A FAULT IT WILL HALT. TO DETERMINE  
THE CAUSE OF THE HALT, THE DIAGNOSTIC PROVIDES ERROR INFORMATION.  
THIS INFORMATION IS STORED IN THE APT MAILBOX AND IS THE PRIMARY  
SOURCE OF ERROR IDENTIFICATION.

UPON FINDING AN ERROR, THE FOLLOWING PROCEDURE SHOULD AID IN ISOLATING  
THE FAULT.

### 5.1 CHECK THE MAILBOX

---

1. SMSGTY THIS LOCATION SHOULD CONTAIN A 1. IF THE PROCESSOR  
HALTS AND THIS LOCATION IS ZERO, THEN THE PROCESSOR HAS COME  
TO AN UNEXPECTED HALT. FIRST SUSPECT A TRAP. CHECK THE  
PC AND IF A TRAP CHECK R6 AND THE STACK FOR THE LOCATION OF  
THE FAILING INSTRUCTION.

2. SFATAL THIS LOCATION IS USED TO HOLD THE NUMBER OF THE ERROR WHICH HAS  
DETECTED. EACH ERROR BEING CHECKED BY THE DIAGNOSTIC IS ASSIGNED  
A UNIQUE NUMBER WHICH IS STORED IN SFATAL WHEN THAT ERROR IS DETECTED.

WHEN AN ERROR IS DETECTED, CHECK THE LISTING TO SEE THAT THE ERROR  
NUMBER STORED IN SFATAL IS ONE WHICH IS DETECTED IN THE  
TEST WHOSE NUMBER IS IN STESTM. IF THERE IS A DISAGREEMENT THEN  
THE ERROR BEING REPORTED IS A SEQUENCE ERROR. STESTM CONTAINS  
ONE MORE THAN THE LAST TEST WHICH WAS SUCCESSFULLY COMPLETED.

3. STESTM THIS LOCATION IS USED TO INDICATE THE NUMBER OF THE  
TEST WHICH WAS BEING EXECUTED WHEN THE FAULT WAS DETECTED.  
STEMTN IS USED IN CONJUNCTION WITH SFATAL TO DISTINGUISH  
BETWEEN SEQUENCE AND FUNCTIONAL ERRORS. (SEE 2. THIS SECTION)

4. SPASS THIS LOCATION IS USED TO INDICATE THE NUMBER OF SUCCESSFUL  
PASSES WHICH THE DIAGNOSTIC HAS COMPLETED. THIS WILL GIVE AN  
INDICATION THAT THE DIAGNOSTIC HAS NOT JUST BEEN HUNG IN A LOOP  
IF NOT TELETYPE IS AVAILABLE TO REPORT THE PRINTED PROGRESS  
REPORTS.

IF AN ERROR HAS BEEN DETECTED SPASS WILL SHOW WHETHER IT  
WAS A HARD ERROR DISCOVERED DURING THE FIRST TRY OR WHETHER  
IT WAS INTERMITTANT OR DEVELOPED DURING THE RUNNING OF THE  
DIAGNOSTIC.

359  
360  
361  
362  
363  
364

## 5.2 SCOPING

-----  
365 WHILE THIS DIAGNOSTIC IS PRIMARILY INTENDED TO BE A FAULT DETECTION  
366 PROGRAM, PROVISIONS ARE MADE TO ASSIST A TECHNICIAN WHO MIGHT WANT  
367 TO USE THE PROGRAM AS A TROUBLE SHOOTING TEST.

368 THE PROCEDURE FOR SCOPING A SUBTEST INVOLVES MODIFYING SEVERAL  
369 MEMORY LOCATIONS IN THE TEST ITSELF. THE PHILOSOPHY IS TO PROVIDE  
370 A SCOPING LOOP WHICH WILL INCLUDE THE CODE WHERE THE ERROR WAS DETECTED.  
371 THE LOOP IS SET UP SO THAT THE LOOP WILL NOT BE TERMINATED SHOULD  
372 THE ERROR INTERMITTANTLY DISAPPEAR.  
373

374 THE PROCEDURE IS AS FOLLOWS:  
375

- 376 1. DETERMINE WHICH ERROR IS TO BE SCOPED. USE SFATAL AND STESTN  
377 FOR THIS (SEE ABOVE)
- 378 2. LOCATE THE ERROR ROUTINE IN THE LISTING.
- 379 3. CLEAR THE RIGHT BYTE OF THE CONDITIONAL BRANCH INSTRUCTION  
380 ASSOCIATED WITH THE ERROR. (THIS IS MARKED WITH <===='S IN THE  
381 LISTING.)
- 382 4. REPLACE THE INSTRUCTION FOLLOWING <MOV \$XXX,-(R2)> WITH THE  
383 SCOPING BRANCH PROVIDED IN THE LISTING COMMENTS.
- 384 5. RESTART THE PROGRAM. THE PROGRAM MAY BE RESTARTED FROM THE  
385 BEGINNING OR FROM THE SUBTEST (SEE 2.0).

## 6.0 LISTING

395  
396  
397 %  
398 .TITLE MAINDEC-11-DGKAA 11/04 CPU TEST

399 000500 .ENABLE ABS  
400 ST80T=500  
401 .NLIST CND,MC,MD  
402 .LIST ME  
403 000240 SCOPE=NOP  
404 000007 R7=%7  
405 000006 R6=%6  
406 177776 PS=177776  
407 177564 TPS=177564  
408 177566 TPB=177566  
409 .MCALL .SAPTHDR,.SAPTBLS,.SACT11  
410 .SBTTL ACT11 HOOKS  
411 ;\*\*\*\*\*  
412 ;HOOKS REQUIRED BY ACT11  
413 000400 \$5VPC=.SAVE PC

MAINDEC-11-DGAAA ACT:11 04 CPU TEST  
DGAAA.R.P1! ACT:11 400K5

```

415      000046          .=46
416  000046  015264    $ENDAD           ;;1)SET LOC.46 TO ADDRESS OF SENDAC IN EE F
417          000052          .=52
418  000052  000000    .WORD   0           ;;2)SET LOC.52 TO ZERO
419          000400          .=$$VPC            ;; RESTORE PC
420          000300          .=300
421          .SBTTL  APT MAILBOX-ETABLE
422
423          ;*****
424          ;EVEN
425  000300  000000    $MAIL:             ;APT MAILBOX
426          000300  000000    $MSGTY: .WORD  AMSGTY  ;MESSAGE TYPE CODE
427  000302  000000    $FATAL: .WORD  AFATAL  ;FATAL ERROR NUMBER
428  000304  000000    $TESTN: .WORD  ATESTN  ;TEST NUMBER
429  000306  000000    $PASS:  .WORD  APASS   ;PASS COUNT
430  000310  000000    $DEVCT: .WORD  ADEVCT  ;DEVICE COUNT
431  000312  000000    $UNIT:  .WORD  AUNIT   ;I/O UNIT NUMBER
432  000314  000000    $MSGAD: .WORD  AMSGAD  ;MESSAGE ADDRESS
433  000316  000000    $MSGLG: .WORD  AMSQLG  ;MESSAGE LENGTH
434  000320          000    $ETABLE:          ;APT ENVIRONMENT TABLE
435  000320          000    $ENV:   .BYTE  AENV    ;ENVIRONMENT BYTE
436  000321          000    $ENVM:  .BYTE  AENVM   ;ENVIRONMENT MODE BITS
437  000322  000000    $SWREG: .WORD  ASWREG  ;APT SWITCH REGISTER
438  000324  000000    $USR:   .WORD  AUSWR   ;USER SWITCHES
439  000326  000000    $CPUOP: .WORD  ACPUOP  ;CPU TYPE,OPTIONS
440          .*          BITS 15-11=CPU TYPE
441          .*          11/04=01,11/05=02,11/20=03,11/40=04,11/45=05
442          .*          11/70=06,P0Q=07,Q=10
443          .*          BIT 10=REAL TIME CLOCK
444          .*          BIT 9=FLOATING POINT PROCESSOR
445          .*          BIT 8=MEMORY MANAGEMENT
446  000330
447          .SETEND:
448          .MEXIT
449          .SBTTL  APT PARAMETER BLOCK
450
451          ;*****
452          ;SET LOCATIONS 24 AND 44 AS REQUIRED FOR APT
453          .SX=.  ;SAVE CURRENT LOCATION
454          .=24   ;SET POWER FAIL TO POINT TO START OF PROGRAM
455  000024  000200    200   ;FOR APT START UP
456          000044          .=44   ;POINT TO APT INDIRECT ADDRESS PNTR.
457  000044  000330    $APTHDR ;POINT TO APT HEADER BLOCK
458          000330          .=.SX  ;RESET LOCATION COUNTER
459
460          ;*****
461          ;SETUP APT PARAMETER BLOCK AS DEFINED IN THE APT-PDP11 DIAGNOSTIC
462          ;INTERFACE SPEC.
463  000330
464  000330  000000    $APTHD:
465  000332  000300    $HIBTS: .WORD  0           ;TWO HIGH BITS OF 18 BIT MAILBOX ADDR.
466  000334  000002    $MBADR: .WORD  $MAIL     ;ADDRESS OF APT MAILBOX (BITS 0-15)
467  000336  000002    $STSTM:  .WORD  2           ;RUN TIM OF LONGEST TEST
468  000340  000000    $PASTM:  .WORD  2           ;RUN TIME IN SECS. OF 1ST PASS ON 1 UNIT (QUICK VERIFY)
469  000342  000014    $UNITM: .WORD  0           ;ADDITIONAL RUN TIME (SECS) OF A PASS FOR EACH ADDITIONAL UNIT
470          000342          .=370   ;SETEND-$MAIL/2 ;LENGTH MAILBOX-ETABLE(WORDS)

```

MINDEC-11-DGKAA 11 04 CPU TEST  
RFT PARAMETER BLOCK

MAC(II 27.732) 06-OCT-76 14:01 PAGE .66

```

471 000370 000000 000000 000000      0.0.0.0.0
472 000376 000000 000000 000000
473 000404 000001 000001 177777      1,1,-1
474          000500      =500
475
476          ;*****SET UP STARTING ADDRESS*****
477          000500      .SX=
478          000200      =200
479 000200 000167 000274      JMP   START
480
481 000204 012706 000500      MOV   *$TBOT,R6      ;SET STACK POINTER
482 000210 012702 000304      MOV   *$TESTN,R2      ;SET MAILBOX POINTER
483 000214 000137      JMP   0(PC)+      ;JUMP TO SUBTEST
484 000216 000000          0      ;ADDR. OF SUBTEST GOES HERE
485
486          000500      =.SX
487          000302      $ERROR=$FATAL
488          000304      $STSTNM=$TESTN
489 000500 012737 015426 000024      START: MOV   *PWRDN,0@24      ;SET UP FOR POWER FAIL
490 000506 012737 000000 000306      MOV   #0,0@SPASS      ;CLEAR PASS COUNT
491 000514 012737 177777 015310      MOV   #-1,0@PASSPT      ;SET PRINT COUNTER
492 000522 012706 000500      RESTRT: MOV   *$TBOT,R6      ;INITIALIZE STACK POINTER
493 000526 012702 000304      MOV   *$TESTN,R2      ;SET UP POINTER TO MESSAGE TYPE
494 000532 012737 000000 000304      MOV   #0,0@STSTNM      ;CLEAR TEST NUMBER
495 000540 012737 000000 000302      MOV   #0,0@$ERROR      ;CLEAR ERROR NUMBER
496 000546 C12737 000000 000300      MOV   #0,0@$MSGTY      ;CLEAR MESSAGE TYPE(FOR APT)

```

-97  
 438  
 449  
 500 000554 005212 ;TEST 1 CHECK BRANCHES ON Z BIT  
 501 000556 022712 000001 TST1: INC (R2) ;UPDATE TEST NUMBER  
 502 000562 001024 CMP #1, (R2) ;SEQUENCE ERROR?  
 503 000564 000257 BNE TST2-10 ;BR TO ERROR HALT ON SEQ ERRCR  
 504 000566 001401 CCC  
 505 000570 000404 BEQ BR1 ;CLEAR ALL CONDITION CODES  
 ;SHOULD BRANCH  
 ;BAD BRANCH OF Z-BIT  
 ;TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
 ;BRANCH INSTRUCTION AND  
 ;REPLACE THE MOVE INSTRUCTION  
 ;FOLLOWING W/ 774  
 ;=====

506  
 507  
 508  
 509  
 510 000572 012742 000001 BR1: MOV #1, -(R2) ;MOVE TO MAILBOX # \*\*\*\*\* 1 \*\*\*\*\*  
 511 000572 005242 INC -(R2) ;SET MSGTYP TO FATAL ERROR  
 512 000600 000000 HALT ;SHOULD HAVE BRANCHED: Z=0  
 ;=====

513  
 514 000602 001004 BR2: BNE BR3 ;TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
 ;CONDITIONAL BRANCH INST. AND  
 ;REPLACE THE MOVE INSTRUCTION  
 ;WHICH FOLLOWS W/ 770  
 ;=====

515  
 516  
 517  
 518  
 519 000604 012742 000002 BR3: MOV #2, -(R2) ;MOVE TO MAILBOX # \*\*\*\*\* 2 \*\*\*\*\*  
 520 000610 005242 INC -(R2) ;SET MSGTYP TO FATAL ERROR  
 521 000612 000000 HALT ;=====

522  
 523 000614 000264 SEZ  
 524 000616 001001 BNE BR4 ;TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
 525 000620 000404 BR :REPLACE THE MOVE INSTRUCTION  
 ;FOLLOWING W/ 760  
 ;=====

526  
 527  
 528  
 529 000622 012742 000003 BR4: MOV #3, -(R2) ;MOVE TO MAILBOX # \*\*\*\*\* 3 \*\*\*\*\*  
 530 000622 005242 INC -(R2) ;SET MSGTYP TO FATAL ERROR  
 531 000626 000000 HALT ;SHOULD NOT HAVE BRANCHED HERE ON Z=1  
 ;=====

532  
 533 000630 000000 BEQ TST2 ;TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
 534 000632 001404 BR5: TST2 ;CONDITIONAL BRANCH INST. AND  
 ;REPLACE THE MOVE INSTRUCTION  
 ;WHICH FOLLOWS W/ 754  
 ;=====

535  
 536  
 537  
 538  
 539 000634 012742 000004 MOV #4, -(R2) ;MOVE TO MAILBOX # \*\*\*\*\* 4 \*\*\*\*\*  
 540 000640 005242 INC -(R2) ;SET MSGTYP TO FATAL ERROR  
 541 000642 000000 HALT ;SHOULD HAVE BRANCHED ON Z=1  
 ;OR SEQUENCE ERROR  
 ;=====

544  
 545  
 546  
 547  
 548 THE DATA PATH TESTS ARE USED TO VERIFY THAT VARIOUS  
 549 DATA PATTERNS CAN BE SUCCESSFULLY MOVED THROUGH THE DATA PATHS  
 550 MOVE AND COMPARE MODE 2,3 INSTRUCTIONS ARE USED TO PASS AND  
 551 TEST VARIOUS DATA PATTERNS IN THE DATA PATHS.  
 552 THE TEST EXERCISES THE INTERNAL DATA PATHS, THE UNIBUS  
 553 DATA TRANSCIEVERS, AND AMUX CONTROL FOR ALU AND UBUS INPUTS.  
 554 IF THESE TESTS FAIL, EXAMINE THE TARGET LOCATION (LOC. D)  
 555 TO SEE WHICH BITS OF THE DATA PATH ARE FAILING. IF THIS PROVIDES  
 556 INCONCLUSIVE DATA, TRY TO CHECK MODE 3 IR DECODE BY RUNNING  
 557 JUST THE MICROCODE AND IR DECODE TESTS FOR THE MOVE AND COMPARE  
 558 INSTRUCTIONS.  
 559  
 560 TEST 2 TEST OF ZEROES IN THE DATA PATH  
 561  
 562 000644 005212 000002 TST2: INC (R2) ;UPDATE TEST NUMBER  
 563 000646 022712 000002 CMP #2, (R2) ;SEQUENCE ERROR?  
 564 000652 001006 BNE TST3-10 ;BR TO ERROR HALT ON SEQ ERROR  
 565 000654 012737 000000 000000 MOV #0, &#0 ;MOVE ZEROES THRU ADDRESS LINES, DATA  
 566 ;LINES AND INTERNAL PATHS  
 567 000662 005737 000000 TST &#0 ;SUCCESSFUL?  
 568 000666 001404 BEQ TST3  
 569 ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
 570 ; CONDITIONAL BRANCH INST. AND  
 571 ; REPLACE THE MOVE INSTRUCTION  
 572 ; WHICH FOLLOWS W/ 772 (=====  
 573 000670 012742 000005 MOV #5, -(R2) ;MOVE TO MAILBOX # \*\*\*\*\* 5 \*\*\*\*\*  
 574 000674 005242 INC -(R2) ;SET MSGTYP TO FATAL ERROR  
 575 000676 000000 HALT ;DATA INCORRECT  
 576 ; OR SEQUENCE ERROR  
 577  
 578 TEST 3 TEST OF PATTERN 125252 IN DATA PATH  
 579  
 580 581 000700 005212 000003 TST3: INC (R2) ;UPDATE TEST NUMBER  
 582 000702 022712 000003 CMP #3, (R2) ;SEQUENCE ERROR?  
 583 000706 001007 BNE TST4-10 ;BR TO ERROR HALT ON SEQ ERROR  
 584 000710 012737 125252 000000 MOV #125252, &#0 ;MOVE ALTERNATING ONES AND ZEROES  
 585 ;THRU DATA PATHS  
 586 000716 022737 125252 000000 CMP #125252, &#0 ;SUCCESSFUL  
 587 000724 001404 BEQ TST4  
 588 ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
 589 ; CONDITIONAL BRANCH INST. AND  
 590 ; REPLACE THE MOVE INSTRUCTION  
 591 ; WHICH FOLLOWS W/ 771 (=====  
 592 000726 012742 000006 MOV #6, -(R2) ;MOVE TO MAILBOX # \*\*\*\*\* 6 \*\*\*\*\*  
 593 000732 005242 INC -(R2) ;SET MSGTYP TO FATAL ERROR  
 594 000734 000000 HALT ;DATA INCORRECT  
 595 ; OR SEQUENCE ERROR  
 596  
 597 TEST 4 TEST OF PATTERN 052525 IN DATA PATH  
 598  
 599

MAINDEC-11-DGKAA 11-04 CPU TEST MACY11 27(732) 06-OCT-76 14:01 PAGE 169  
DGKAAA.P11 T4 TEST OF PATTERN 052525 IN DATA PATH

```

600 000736 005212          TST4: INC   (R2)      ;UPDATE TEST NUMBER
601 000740 022712 000004    CMP   #4,(R2)    ;SEQUENCE ERROR?
602 000744 001007          BNE   TST5-10   ;BR TO ERROR HALT ON SEQ ERROR
603 000746 012737 052525 000000    MOV   #052525,0#0 ;MOVE ALTERNATING ZEROES AND ONES
604                                         ;THRU DATA PATH
605 000754 022737 052525 000000    CMP   #052525,0#0 ;SUCCESSFUL?
606 000762 001404          BEQ   TST5      ;TO SCOPE: CLEAR THE RIGHT BYTE OF THIS      <=====
607                                         ;CONDITIONAL BRANCH INST. AND      <=====
608                                         ;REPLACE THE MOVE INSTRUCTION      <=====
609                                         ;WHICH FOLLOWS W/ 771      <=====
610                                         ;MOVE TO MAILBOX * ***** 7 *****      <=====
611 000764 012742 000007          MOV   #7,-(R2)    ;SET MSGTYP TO FATAL ERROR
612 000770 005242          INC   -(R2)      ;DATA INCORRECT
613 000772 000000          HALT          ;OR SEQUENCE ERROR
614
615
616 ;*****TEST 5 TEST OF ALL ONES IN DATA PATH*****
617 ;*****TEST 5 TEST OF ALL ONES IN DATA PATH*****
618
619 000774 005212          TST5: INC   (R2)      ;UPDATE TEST NUMBER
620 000776 022712 000005    CMP   #5,(R2)    ;SEQUENCE ERROR?
621 001002 001007          BNE   TST6-10   ;BR TO ERROR HALT ON SEQ ERROR
622 001004 012737 177777 000000    MOV   #177777,0#0 ;MOVE ONES THRU DATA PATH
623 001012 022737 177777 000000    CMP   #177777,0#0 ;SUCCESSFUL
624 001020 001404          BEQ   TST6      ;TO SCOPE: CLEAR THE RIGHT BYTE OF THIS      <=====
625                                         ;CONDITIONAL BRANCH INST. AND      <=====
626                                         ;REPLACE THE MOVE INSTRUCTION      <=====
627                                         ;WHICH FOLLOWS W/ 771      <=====
628                                         ;MOVE TO MAILBOX * ***** 10 *****      <=====
629 001022 012742 000010          MOV   #10,-(R2)    ;SET MSGTYP TO FATAL ERROR
630 001026 005242          INC   -(R2)      ;DATA INCORRECT
631 001030 000000          HALT          ;OR SEQUENCE ERROR
632

```

633

634

635

636

637

638

639

640

641

642

643

644

645

646

647

648

649

650

651

652

653

654

655

656

657

658

659

660

661

662

663

664

665

666

667

668

669

670

671

672

673

674

675

676

677

678

679

680

681

682

683

684

685

686

687

688

\*\*\*\*\*  
SBTTL SCRATCH PAD TESTS

THE SCRATCH PAD TESTS ARE USED TO VERIFY THAT VARIOUS DATA PATTERNS CAN BE SUCCESSFULLY HELD IN THE SCRATCH PAD CIRCUITRY. MOVE AND COMPARE INSTRUCTIONS ARE USED TO TEST THAT R0 CAN HOLD VARIOUS DATA PATTERNS. EACH DATA PATTERN IS MOVED AND TESTED IN A SMALL LOOP CONVENIENT FOR SCOPING. THE SUCCESSFUL COMPLETION OF THESE TESTS SHOULD VERIFY THE CIRCUITRY EXTERNAL TO THE SCRATCH PAD ITSELF.

THE REMAINDER OF THE GENERAL REGISTERS ARE TESTED BY MOVING A BIT INTO BIT 0 OF THE REGISTER AND SHIFTING IT LEFT ONE BIT AT A TIME INTO THE CARRY BIT. THE RESULT IS THEN CHECKED TO INSURE THAT NO BITS WERE PICKED.

AT THIS POINT ALL OF THE GENERAL REGISTERS HAVE BEEN EXERCISED AS WELL AS REGISTER 11. REGISTERS 10 AND 12 HAVE BEEN ACCESSED BY THE INSTRUCTIONS. REGISTERS 13,14,AND 17 WILL BE TESTED LATER IN THE MICROCODE TESTS.

IF THE PATTERN TESTS WITH REGISTER 0 FAIL CHECK THE RESULTANT DATA FOR A CLUE TO A FAULT IN THE EXTERNAL CIRCUITRY. IF THE PATTERN TESTS WITH R0 ARE SUCCESSFUL BUT THE TESTS WITH THE OTHER REGISTERS FAIL, SUSPECT THE REGISTER SELECT LINES AND THEN THE SCRATCH PAD ITSELF.

\*\*\*\*\*  
TEST 6 TEST IF R0 CAN HOLD ALL ZEROES

\*\*\*\*\*  
TST6: INC (R2) ;UPDATE TEST NUMBER  
CMP #6, (R2) ;SEQUENCE ERROR?

BNE TST7-10 ;BR TO ERROR HALT ON SEQ ERROR

MOV #0, R0 ;MOVE ZEROES TO R0

TST RO ;SUCCESSFUL?

BEQ TST7 ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
; CONDITIONAL BRANCH INST. AND  
; REPLACE THE MOVE INSTRUCTION  
; WHICH FOLLOWS W/ 774 <=====  
; =====

MOV #11, -(R2) ;MOVE TO MAILBOX \* \*\*\*\*\* 11 \*\*\*\*\*

INC -(R2) ;SET MSGTYP TO FATAL ERROR

HALT ;RD NOT 0

; OR SEQUENCE ERROR

\*\*\*\*\*  
TEST 7 TEST IF R0 CAN HOLD ONES AND ZEROES

\*\*\*\*\*  
TST7: INC (R2) ;UPDATE TEST NUMBER  
CMP #7, (R2) ;SEQUENCE ERROR?

BNE TST10-10 ;BR TO ERROR HALT ON SEQ ERROR

MOV #125252, R0 ;MOVE ALTERNATING ONES AND ZEROES TO R0

CMP R0, #125252 ;SUCCESSFUL?

BEQ TST10 ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
; CONDITIONAL BRANCH INST. AND  
; REPLACE THE MOVE INSTRUCTION <=====  
; =====

## M01

MAINDEC-11-DGKAA 11:04 CPU TEST MACY11 27(732) 06-OCT-76 14:01 PAGE 171  
DGKAAA.P11 T7 TEST IF R0 CAN HOLD ONES AND ZEROES

```

689      ;***** WHICH FOLLOWS W/ 773
690 001104 012742 000012      MOV #12,-(R2)
691 001110 005242           INC -(R2)
692 001112 000000           HALT
693
694
695      ;***** TEST 10 TEST IF R0 CAN HOLD ZEROES AND ONES *****
696      ;***** *****
697      ;***** TST10: INC (R2) :UPDATE TEST NUMBER
698 001114 005212           CMP #10,(R2) :SEQUENCE ERROR?
699 001116 022712 000010       BNE TST11-10 :BR TO ERROR HALT ON SEQ ERROR
700 001122 001005           MOV #052525,R0 :MOVE ALTERNATING ZEROES AND ONES TO R0
701 001124 012700 052525       CMP R0,#052525 :SUCCESSFUL?
702 001130 020027           BEQ TST11
703 001134 001404
704
705      ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS <=====
706      ; CONDITIONAL BRANCH INST. AND <=====
707      ; REPLACE THE MOVE INSTRUCTION <=====
708      ; WHICH FOLLOWS W/ 773 <=====
709 001136 012742 000013      MOV #13,-(R2)
710 001142 005242           INC -(R2)
711 001144 000000           HALT
712
713      ;***** TEST 11 TEST IF R0 CAN HOLD ALL ONES *****
714      ;***** *****
715      ;***** TST11: INC (R2) :UPDATE TEST NUMBER
716 001146 005212           CMP #11,(R2) :SEQUENCE ERROR?
717 001150 022712 000011       BNE TST12-10 :BR TO ERROR HALT ON SEQ ERROR
718 001154 001005           MOV #177777,R0 :MOVE ALL ONES TO R0
719 001156 012700 177777       CMP R0,#177777 :SUCCESSFUL?
720 001162 020027           BEQ TST12
721 001166 001404
722
723      ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS <=====
724      ; CONDITIONAL BRANCH INST. AND <=====
725      ; REPLACE THE MOVE INSTRUCTION <=====
726 001170 012742 000014      MOV #14,-(R2)
727 001174 005242           INC -(R2)
728 001176 000000           HALT
729
730
731      ;***** TEST 12 TEST IF R1 CAN HOLD A ONE IN ALL BITS *****
732      ;***** *****
733      ;***** TST12: INC (R2) :UPDATE TEST NUMBER
734 001200 005212           CMP #12,(R2) :SEQUENCE ERROR?
735 001202 022712 000012       BNE TST13-10 :BR TO ERROR HALT ON SEQ ERROR
736 001206 001006           MOV #1,R1 :SET BIT 0
737 001210 012701 000001       CLC :CLEAR C-BIT
738 001214 000241           REG1: ROL R1 :ROTATE 1 POSITION
739 001216 006101           BCC REG1 :ALL DONE
740 001220 103376           BEQ TST13
741 001222 001404
742
743      ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS <=====
744      ; CONDITIONAL BRANCH INST. AND <=====
745      ; REPLACE THE MOVE INSTRUCTION <=====
```

## NO1

MAINDEC-11-DGKAA 11/04 CPU TEST MACY11 27(732) 06-OCT-76 14:01 PAGE 172  
DGKAAA.P11 T12 TEST IF R1 CAN HOLD A ONE IN ALL BITS

```

745
746 001224 012742 000015           MOV #15,-(R2)      WHICH FOLLOWS W/ 772      *****
747 001230 005242 000000           INC -(R2)          :MOVE TO MAILBOX * ***** 15 *****
748 001232 000000           HALT             :SET MSGTYP TO FATAL ERROR
749
750
751 ;*****TEST 13 TEST IF R2 CAN HOLD A ONE IN ALL BITS*****
752 ;*****TEST 13 TEST IF R2 CAN HOLD A ONE IN ALL BITS*****
753 ;*****TEST 13 TEST IF R2 CAN HOLD A ONE IN ALL BITS*****
754 001234 005212           INC (R2)          :UPDATE TEST NUMBER
755 001236 022712 000013           CMP #13,(R2)       :SEQUENCE ERROR?
756 001242 001006           BNE REG2A-14    ;BR TO ERROR HALT ON SEQ ERROR
757 001244 012702 000001           MOV #1,R2        :SET BIT 0
758 001250 000241           CLC              :CLEAR C-BIT
759 001252 006102           ROL R2           :ROTATE 1 POSITION
760 001254 103376           BCC REG2          :ALL DONE
761 001256 001406           BEQ REG2A         ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS
762                                         ; BRANCH INSTRUCTION AND
763                                         ; REPLACE THE MOVE INSTRUCTION
764                                         ; FOLLOWING W/ 771      *****
765
766 001260 012702 000304           MOV #$TESTN,R2    :RESTORE POINTER
767 001264 012742 000016           MOV #16,-(R2)      :MOVE TO MAILBOX * ***** 16 *****
768 001270 005242           INC -(R2)          :SET MSGTYP TO FATAL ERROR
769 001272 000000           HALT             :FAILURE WITH R2
770 001274 012702 000304           REG2A: MOV #$TESTN,R2  :RESTORE POINTER
771 ;*****TEST 14 TEST IF R3 CAN HOLD A ONE IN ALL BITS*****
772 ;*****TEST 14 TEST IF R3 CAN HOLD A ONE IN ALL BITS*****
773 ;*****TEST 14 TEST IF R3 CAN HOLD A ONE IN ALL BITS*****
774 001300 005212           INC (R2)          :UPDATE TEST NUMBER
775 001302 022712 000014           CMP #14,(R2)       :SEQUENCE ERROR?
776 001306 001006           BNE TST15-10    ;BR TO ERROR HALT ON SEQ ERROR
777 001310 012703 000001           MOV #1,R3        :SET BIT 0
778 001314 000241           CLC              :CLEAR C-BIT
779 001316 006103           ROL R3           :ROTATE 1 POSITION
780 001320 103376           BCC REG3          :ALL DONE
781 001322 001404           BEQ TST15         ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS
782                                         ; CONDITIONAL BRANCH INST. AND
783                                         ; REPLACE THE MOVE INSTRUCTION
784                                         ; WHICH FOLLOWS W/ 772      *****
785
786 001324 012742 000017           MOV #17,-(R2)      :MOVE TO MAILBOX * ***** 17 *****
787 001330 005242           INC -(R2)          :SET MSGTYP TO FATAL ERROR
788 001332 000000           HALT             :FAILURE WITH R3
789
790
791 ;*****TEST 15 TEST IF R4 CAN HOLD A ONE IN ALL BITS*****
792 ;*****TEST 15 TEST IF R4 CAN HOLD A ONE IN ALL BITS*****
793 ;*****TEST 15 TEST IF R4 CAN HOLD A ONE IN ALL BITS*****
794 001334 005212           INC (R2)          :UPDATE TEST NUMBER
795 001336 022712 000015           CMP #15,(R2)       :SEQUENCE ERROR?
796 001342 001006           BNE TST16-10    ;BR TO ERROR HALT ON SEQ ERROR
797 001344 012704 000001           MOV #1,R4        :SET BIT 0
798 001350 000241           CLC              :CLEAR C-BIT
799 001352 006104           ROL R4           :ROTATE 1 POSITION
800 001354 103376           BCC REG4          :ALL DONE

```

SEARCHED 07-08-76 11 04 00 7657  
INDEXED 07-08-76 11 04 00 7657  
SERIALIZED 07-08-76 11 04 00 7657  
FILED 07-08-76 11 04 00 7657  
MAY 11 27 732 06-OCT-76 14:01 PAGE 173  
ALL BITS

SC: 001356 001404 BEQ TST16 ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
 902 001360 012742 000020 MOV INC -(R2) ; CONDITIONAL BRANCH INST. AND  
 903 001364 005242 ; REPLACE THE MOVE INSTRUCTION  
 904 001366 000000 HALT ; WHICH FOLLOWS W/ 772  
 905 ; ======  
 906 ; MOVE TO MAILBOX # \*\*\*\*\* 20 \*\*\*\*\*  
 907 ; SET MSGTYP TO FATAL ERROR  
 908 ; FAILURE WITH R4  
 909 ; OR SEQUENCE ERROR  
 910 ; ======  
 911 ; TEST 16 TEST IF R5 CAN HOLD A ONE IN ALL BITS  
 912 ; ======  
 913 001370 005212 TST16: INC (R2) ; UPDATE TEST NUMBER  
 914 001372 022712 000016 CMP #16 (R2) ; SEQUENCE ERROR?  
 915 001376 001006 BNE TST17-10 ; BR TO ERROR HALT ON SEQ ERROR  
 916 001400 012705 MOV #1,RS ; SET BIT 0  
 917 001404 000241 CLC ; CLEAR C-BIT  
 918 001406 006105 REG5: ROL RS ; ROTATE 1 POSITION  
 919 001410 103376 BCC REG5 ; ALL DONE  
 920 001412 001404 BEQ TST17 ; ======  
 921 ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
 922 ; CONDITIONAL BRANCH INST. AND  
 923 ; REPLACE THE MOVE INSTRUCTION  
 924 ; WHICH FOLLOWS W/ 772  
 925 ; ======  
 926 001414 012742 000021 MOV INC -(R2) ; MOVE TO MAILBOX # \*\*\*\*\* 21 \*\*\*\*\*  
 927 001420 005242 ; SET MSGTYP TO FATAL ERROR  
 928 001422 000000 ; FAILURE WITH RS  
 929 ; OR SEQUENCE ERROR  
 930 ; ======  
 931 ; TEST 17 TEST IF R6 CAN HOLD A ONE IN ALL BITS  
 932 ; ======  
 933 001424 005212 TST17: INC (R2) ; UPDATE TEST NUMBER  
 934 001426 022712 000017 CMP #17 (R2) ; SEQUENCE ERROR?  
 935 001432 001006 BNE TST20-10 ; BR TO ERROR HALT ON SEQ ERROR  
 936 001434 012706 MOV #1,R6 ; SET BIT 0  
 937 001440 000241 CLC ; CLEAR C-BIT  
 938 001442 006106 REG6: ROL R6 ; ROTATE 1 POSITION  
 939 001444 103376 BCC REG6 ; ALL DONE  
 940 001446 001404 BEQ TST20 ; ======  
 941 ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
 942 ; CONDITIONAL BRANCH INST. AND  
 943 ; REPLACE THE MOVE INSTRUCTION  
 944 ; WHICH FOLLOWS W/ 772  
 945 ; ======  
 946 001450 012742 000022 MOV INC -(R2) ; MOVE TO MAILBOX # \*\*\*\*\* 22 \*\*\*\*\*  
 947 001454 005242 ; SET MSGTYP TO FATAL ERROR  
 948 001456 000000 ; FAILURE WITH R6  
 949 ; OR SEQUENCE ERROR  
 950 ; ======

TEST IF PSE CAN HOLD A ONE IN ALL BITS

\*\*\*\*\*  
SBTTL PSW TESTS

THE PSW TESTS ARE USED TO VERIFY THAT VARIOUS DATA PATTERNS CAN BE SUCCESSFULLY HELD IN THE PSE AND THAT THE PSW ADDRESSING LOGIC IS FUNCTIONING. MOVE AND COMPARE INSTRUCTIONS ARE USED TO TEST THAT THE PSE CAN HOLD VARIOUS DATA PATTERNS. EACH DATA PATTERN IS MOVED AND TESTED IN A SMALL LOOP CONVENIENT FOR SCOPING.

THE PSW REGISTER ITSELF IS TESTED AS WELL AS THE ADDRESS SELECT CIRCUITRY. THE AMUX INPUTS TO THE PSW MUX ARE TESTED. THE CC INPUTS ARE TESTED LATER IN THE MICROCODE TESTS. SETTING OF THE T-BIT BY THE TEST PATTERNS IS PURPOSELY AVOIDED; TESTING OF THE T-BIT TRAP CIRCUITRY IS LEFT FOR THE TRAP TEST.

\*\*\*\*\*  
TEST 20 TEST IF PSW WILL HOLD ZEROES

TST20: INC (R2) ;UPDATE TEST NUMBER  
 001460 005212 000020  
 CMP #20, (R2) ;SEQUENCE ERROR?  
 001462 022712  
 BNE TST21-10 ;BR TO ERROR HALT ON SEQ ERROR  
 001466 001010  
 MOV #STBOT, R6  
 001470 012706 000500  
 MOV #0, #PS  
 001474 012737 000000 177776  
 TST #PS  
 001502 005737 177776  
 BEQ TST21  
 001506 001404

;SET PSW TO ZERO  
 ;SUCCESSFUL

; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
 ; CONDITIONAL BRANCH INST. AND (=====  
 ; REPLACE THE MOVE INSTRUCTION (======  
 ; WHICH FOLLOWS W/ 770 (======  
 ; MOVE TO MAILBOX # \*\*\*\*\* 23 \*\*\*\*\*  
 ; SET MSGTYP TO FATAL ERROR  
 ; PSW NOT 0  
 ; OR SEQUENCE ERROR

MOV #23, -(R2)  
 INC -(R2)  
 HALT

\*\*\*\*\*  
TEST 21 TEST IF PSW WILL HOLD ONE'S AND ZEROES

TST21: INC (R2) ;UPDATE TEST NUMBER  
 001520 005212 000021  
 CMP #21, (R2) ;SEQUENCE ERROR?  
 001522 022712  
 BNE TST22-10 ;BR TO ERROR HALT ON SEQ ERROR  
 001526 001007  
 MOV #252, #PS  
 001530 012737 000252 177776  
 CMP #PS, #252  
 001536 023727 177776 000252  
 BEQ TST22  
 001544 001404

;MOVE ALT. ONES AND ZEROES TO PSW  
 ;SUCCESSFUL?

; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
 ; CONDITIONAL BRANCH INST. AND (=====  
 ; REPLACE THE MOVE INSTRUCTION (======  
 ; WHICH FOLLOWS W/ 771 (======  
 ; MOVE TO MAILBOX # \*\*\*\*\* 24 \*\*\*\*\*  
 ; SET MSGTYP TO FATAL ERROR  
 ; PSW NOT 252  
 ; OR SEQUENCE ERROR

MOV #24, -(R2)  
 INC -(R2)  
 HALT

\*\*\*\*\*  
TEST 22 TEST IF PSW (EXCEPT T-BIT) WILL HOLD ZEROES AND ONES

\*\*\*\*\*

MACY II 27(732) 06-OCT-76 14:01 PAGE 175  
 MACY II TEST IF PSW (EXCEPT T-BIT) WILL HOLD ZEROS AND ONES

907	001556	005212		TST22:	INC	(R2)	: UPDATE TEST NUMBER	
908	001560	022712	000022	CMP	\$22, (R2)	: SEQUENCE ERROR?		
909	001564	001007		BNE	TST23-10	: BR TO ERROR HALT ON SEQ ERROR		
910	001566	012737	000105	MOV	\$105, \$0PS	: MOVE ALT. ONES AND ZEROES TO PSW		
911	001574	023727	177776	CMP	\$0PS, \$105	: SUCCESSFUL?		
912	001602	001404		BEQ	TST23			
913						: TO SCOPE: CLEAR THE RIGHT BYTE OF THIS	'===='	
914						CONDITIONAL BRANCH INST. AND	'===='	
915						REPLACE THE MOVE INSTRUCTION	'===='	
916						WHICH FOLLOWS W/ 771	'===='	
917	001604	012742	000025	MOV	\$25, -(R2)	: MOVE TO MAILBOX # ***** 25 *****		
918	001610	005242		INC	-(R2)	: SET MSGTYP TO FATAL ERROR		
919	001612	000000		HALT		: PSW NOT 105		
920						; OR SEQUENCE ERROR		
921								
922						***** TEST 23 *****		
923						TEST IF PSW (EXCEPT T-BIT) WILL HOLD ALL ONES		
924						*****		
925	001614	005212		TST23:	INC	(R2)	: UPDATE TEST NUMBER	
926	001616	022712	000023	CMP	\$23, (R2)	: SEQUENCE ERROR?		
927	001622	001007		BNE	TST24-10	: BR TO ERROR HALT ON SEQ ERROR		
928	001624	012737	000357	MOV	\$357, \$0PS	: MOVE ONES TO PSW		
929	001632	023727	177776	CMP	\$0PS, \$357	: SUCCESSFUL		
930	001640	001404		BEQ	TST24			
931						: TO SCOPE: CLEAR THE RIGHT BYTE OF THIS	'===='	
932						CONDITIONAL BRANCH INST. AND	'===='	
933						REPLACE THE MOVE INSTRUCTION	'===='	
934						WHICH FOLLOWS W/ 771	'===='	
935	001642	012742	000026	MOV	\$26, -(R2)	: MOVE TO MAILBOX # ***** 26 *****		
936	001646	005242		INC	-(R2)	: SET MSGTYP TO FATAL ERROR		
937	001650	000000		HALT		: PSW NOT 357		
938						; OR SEQUENCE ERROR		

939

940

941

942

943

944

945

946

947

948

949

950

951

952

953

954

955

956

957

958

959

960

961

962

963

964

965

966

967

968

969

970

971

972

973

974

975

976

977

978

979

980

981

982

983

984

985

986

987

988

989

990

991

992

993

994

\*\*\*\*\*  
SBTTL B-REGISTER TEST

THE B-REGISTER SHIFTING LOGIC TESTS ARE USED TO TEST THAT THE B-REGISTER CAN HOLD VARIOUS DATA PATTERNS AND THAT THE ASSOCIATED LOGIC SUPPORTS THE SHIFTING FUNCTIONS WITHIN THE B-REGISTER AND C-BIT. A ONE IS SHIFTED THROUGH EVERY BIT IN THE B-REGISTER AND C-BIT IN BOTH DIRECTIONS.

THE B-REGISTER ITSELF IS TESTED IN ITS ABILITY AS A BUFFER AND AS A SHIFT REGISTER. DATA IS ALSO PASSED THROUGH THE DATA PATH AND ALJ. IF THESE TESTS FAIL, EXAMINE THE TARGET LOCATION (LOC. D) TO SEE WHICH BITS OF THE B-REGISTER MAY BE FAILING. IF THIS PROVIDES INCONCLUSIVE DATA TRY TO CHECK THE MODE 3 IR DECODE BY RUNNING JUST THE MICROCODE AND IR DECODE TESTS FOR THE PARTICULAR INSTRUCTIONS.

\*\*\*\*\*  
TEST 24 SHIFT BIT 0 TO BIT 1

TST24:	INC	(R2)	UPDATE TEST NUMBER
	CMP	\$24, (R2)	SEQUENCE ERROR?
	BNE	TST25-10	BR TO ERROR HALT ON SEQ ERROR
	CLC		CLEAR CARRY BIT
	MOV	\$1, #0	LOAD A 1
	ROL	#0	SHIFT LEFT
	CMP	\$2, #0	SUCCESSFUL
	BEQ	TST25	

; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
; CONDITIONAL BRANCH INST. AND  
; REPLACE THE MOVE INSTRUCTION  
; WHICH FOLLOWS W/ 766

&lt;=====

001652	005212		
001654	022712	000024	
001660	001012		
001662	000241		
001664	012737	000001	000000
001672	006137	000C00	
001676	022737	000002	000000
001704	001404		

	MOV	\$27, -(R2)	MOVE TO MAILBOX # ***** 27 *****
	INC	-(R2)	SET MSGTYP TO FATAL ERROR
	HALT		BIT 1 NOT SET
			OR SEQUENCE ERROR

\*\*\*\*\*  
TEST 25 SHIFT CARRY INTO BIT 0

TST25:	INC	(R2)	UPDATE TEST NUMBER
	CMP	\$25, (R2)	SEQUENCE ERROR?
	BNE	TST26-10	BR TO ERROR HALT ON SEQ ERROR
	MOV	#0, #0	CLEAR LOCATION
	SEC		SET CARRY
	ROL	#0	ROTATE CARRY BIT TO BIT 0
	BCC	TST26	

; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
; CONDITIONAL BRANCH INST. AND  
; REPLACE THE MOVE INSTRUCTION  
; WHICH FOLLOWS W/ 771

&lt;=====

001716	005212		
001720	022712	000025	
001724	001017		
001726	012737	000000	000000
001734	000261		
001736	006137	000000	
001742	103014		

	MOV	\$30, -(R2)	MOVE TO MAILBOX # ***** 30 *****
	INC	-(R2)	SET MSGTYP TO FATAL ERROR
	HALT		CARRY CLEAR
			OR SEQUENCE ERROR

BIT 0 SET

001744	012742	000030	
001750	005242		
001752	000000		
001754	022737	000001	000000
001762	001404		

	CMP	\$1, #0	
	BEQ	TST26	

995 ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS =====  
 996 CONDITIONAL BRANCH INST. AND =====  
 997 REPLACE THE MOVE INSTRUCTION =====  
 998 WHICH FOLLOWS W/ 761 =====  
 999 001764 012742 000031 :  
 1000 001770 005242 : MCV =====  
 1001 001772 000000 : INC =====  
 1002 : HALT =====  
 1003 : M31,-(R2) =====  
 1004 : MOVE TO MAILBOX # \*\*\*\*\* 31 \*\*\*\*\*  
 1005 : SET MSGTYP TO FATAL ERROR =====  
 1006 : BIT 0 NOT SET =====  
 1007 : OR SEQUENCE ERROR =====  
 1008 :  
 1009 :  
 1010 :  
 1011 :  
 1012 :  
 1013 :  
 1014 :  
 1015 :  
 1016 :  
 1017 :  
 1018 :  
 1019 002024 012742 000032 : M32,-(R2) =====  
 1020 002030 005242 : MOV =====  
 1021 002032 000000 : INC =====  
 1022 : HALT =====  
 1023 : M32,-(R2) =====  
 1024 :  
 1025 :  
 1026 :  
 1027 002034 005212 000027 : TST26: INC =====  
 1028 002036 022712 000027 : CMP =====  
 1029 002042 001012 000027 : BNE =====  
 1030 002044 012737 100000 000000 : TST27-10 =====  
 1031 002052 000241 100000 000000 : MOV =====  
 1032 002054 006037 000000 000000 : CLC =====  
 1033 002060 022737 040000 000000 : ROR =====  
 1034 002066 001404 040000 000000 : CMP =====  
 1035 : BEQ =====  
 1036 : TST27 =====  
 1037 : M32,-(R2) =====  
 1038 : SET MSGTYP TO FATAL ERROR =====  
 1039 002070 012742 000033 : BIT 15 NOT SET =====  
 1040 002074 005242 : MOV =====  
 1041 002076 000000 : INC =====  
 1042 : HALT =====  
 1043 : M33,-(R2) =====  
 1044 :  
 1045 :  
 1046 :  
 1047 002100 005212 000030 : TST27: INC =====  
 1048 002102 022712 000030 : CMP =====  
 1049 002106 001010 000030 : BNE =====  
 1050 002110 012737 100000 000000 : TST27-10 =====  
 1051 : MOV =====  
 1052 : #100000,0#0 =====  
 1053 : ;SET BIT 15 =====

110

REF ID: A65425  
DRAFTED-11-20000-A: 04 22 TEST MAC 11 27 732 06-007-76 14:01 PAGE 172  
DRAFTED-P11-20000-3A 04 22 TEST SHIFT FROM BIT 15 TO 5-BIT

1063

1064

1065

1066

1067

1068

1069

1070

1071

1072

1073

1074

1075

1076

1077

1078

1079

1080

1081

1082

1083

1084

1085

1086

1087

1088

1089

1090

1091

1092

1093

1094

1095

1096

1097

1098

1099

1100

1101

1102

1103

1104

1105

1106

1107

1108

1109

1110

## .S377L CONDITION CODE TEST

THIS TEST CHECKS THE CONDITIONAL BRANCHES INVOLVING THE Z-BIT.  
 THE Z-BIT IS SET WITH ALL OTHER CC BITS ZERO AND BOTH CONDITIONS  
 BEQ AND BNE ARE TESTED FOR PROPER EXECUTION. THEN THE Z-BIT IS  
 SET WITH ALL OTHER CC BITS CLEAR AND BOTH CONDITIONS ARE TESTED  
 AGAIN FOR PROPER OPERATION.

THIS TEST CHECKS THE OPERATION OF THE SET AND CLEAR CONDITION  
 CODE INSTRUCTIONS AND CHECKS THE CIRCUITRY EXTERNAL TO THE CONDITIONAL  
 BRANCH ROM. THE BRANCH MICROCODE FOR ALTERING THE PC AND FOR  
 LEAVING THE PC UNALTERED IS TESTED. ONLY THOSE ROM ADDRESSES SPECIFICALLY  
 USED IN THE TEST ARE VERIFIED HERE.

## TEST 31 TEST BRANCHES AROUND Z-BIT

1081 002140 005212	002142 022712	000031	TST31: INC (R2)	; UPDATE TEST NUMBER
1082 002146 001014			CMP #31, (R2)	; SEQUENCE ERROR?
1083 002150 000257			BNE TST32-10	; BR TO ERROR HALT ON SEQ ERROR
1084 002152 000264				; FIRST WITH Z-BIT ON
1085 002154 001001			CCC	; CC=0100: JUST Z-BIT
1086 002156 001404			SEZ	
1087 002160 012742	000035		BNE BRZ1	; CHECK OPPOSITE CONDITION
1088 002164 005242			BEQ BRZ2	
1089 002166 000000				; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS ; CONDITIONAL BRANCH INST. AND       <===== ; REPLACE THE MOVE INSTRUCTION       <===== ; WHICH FOLLOWS W/ 774               <=====
1090 002170 000277			BRZ1: MOV #35,-(R2)	; MOVE TO MAILBOX # ***** 35 *****
1091 002172 000244			INC -(R2)	; SET MSGTYP TO FATAL ERROR
1092 002174 001401			HALT	; IMPROPER BR W/ Z=1
1093 002176 001004				; CHECK WITH Z-BIT OFF
1094 002200 012742	000036		BRZ2: SCC	; CC=1011: ALL BUT Z-BIT
1095 002204 005242			CLZ	
1096 002206 000000			BEQ BRZ3	
1097 002208 000000			BNE TST32	
1098 002210 000000				; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS ; CONDITIONAL BRANCH INST. AND       <===== ; REPLACE THE MOVE INSTRUCTION       <===== ; WHICH FOLLOWS W/ 764               <=====
1099 002212 000000			BRZ3: MOV #36,-(R2)	; MOVE TO MAILBOX # ***** 36 *****
1100 002216 000000			INC -(R2)	; SET MSGTYP TO FATAL ERROR
1101 002218 000000			HALT	; IMPROPER BR W/ Z=0 ; OR SEQUENCE ERROR

MAINSEC-11-CPU TEST  
TEST BRANCHES AROUND Z-5I

MACY11 27-732, 06-OCT-76 14:01 PAGE 102

111  
 112  
 113  
 114        THIS TEST CHECKS THE CONDITIONAL BRANCHES INVOLVING THE N-BIT.  
 115        THE N-BIT IS SET WITH ALL OTHER CC BITS ZERO AND BOTH CONDITIONS  
 116        BMI AND BPL ARE TESTED FOR PROPER EXECUTION. THEN THE N-BIT IS  
 117        SET WITH ALL OTHER CC BITS CLEAR AND BOTH CONDITIONS ARE TESTED  
 118        AGAIN FOR PROPER OPERATION.

119  
 120        THIS TEST CHECKS THE OPERATION OF THE SET AND CLEAR CONDITION  
 121        CODE INSTRUCTIONS AND CHECKS THE CIRCUITRY EXTERNAL TO THE CONDITIONAL  
 122        BRANCH ROM. THE BRANCH MICROCODE FOR ALTERING THE PC AND FOR  
 123        LEAVING THE PC UNALTERED IS TESTED. ONLY THOSE ROM ADDRESSES SPECIFICALLY  
 124        USED IN THE TEST ARE VERIFIED HERE.

125  
 126 ; TEST 32        TEST BRANCHES AROUND N-BIT  
 127

128 002210 005212	002212 022712	002216 001014	000032	TST32: INC (R2)	; UPDATE TEST NUMBER	
129				CMP #32, (R2)	; SEQUENCE ERROR?	
130				BNE TST33-10	; BR TO ERROR HALT ON SEQ ERROR	
131				: FIRST WITH N-BIT ON		
132 002220 000257	002222 000270	002224 100001	002226 100404	CCC	; CC=1000: JUST N-BIT	
133				SEN		
134				BPL BRN1	; CHECK OPPOSITE CONDITION	
135				BMI BRN2		
136					; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS	<=====
137					CONDITIONAL BRANCH INST. AND	<=====
138					REPLACE THE MOVE INSTRUCTION	<=====
139					WHICH FOLLOWS W/ 774	<=====
140 002230 012742	002230 012742	002234 005242	002236 000000	000037	BRN1: MOV #37, -(R2)	; MOVE TO MAILBOX # ***** 37 *****
141					INC -(R2)	; SET MSGTYP TO FATAL ERROR
142					HALT	; IMPROPER BR W/ N=1
143					: CHECK WITH N-BIT OFF	
144 002240 000277	002242 000250	002244 100401	002246 100004		BRN2: SCC	; CC=0111
145					CLN	
146					BMI BRN3	; CHECK OPPOSITE CONDITION
147					BPL TST33	
148						; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS
149						CONDITIONAL BRANCH INST. AND
150						REPLACE THE MOVE INSTRUCTION
151						WHICH FOLLOWS W/ 764
152 002250 012742	002250 012742	002254 005242	002256 000000	000040	BRN3: MOV #40, -(R2)	; MOVE TO MAILBOX # ***** 40 *****
153					INC -(R2)	; SET MSGTYP TO FATAL ERROR
154					HALT	; IMPROPER BR W/ N=0
155						; OR SEQUENCE ERROR
156						
157						

MAINDEC-11-DGKAA 11 04 CPU TEST  
DGKAA.PII \*32 TEST BRANCHES AROUND N-BIT

MACY11 27(732) 06-OCT-76 14:01 PAGE 181

```

1158
1159
1160
1161      THIS TEST CHECKS THE CONDITIONAL BRANCHES INVOLVING THE V-BIT.
1162      THE V-BIT IS SET WITH ALL OTHER CC BITS ZERO AND BOTH CONDITIONS
1163      BVS AND BVC ARE TESTED FOR PROPER EXECUTION. THEN THE V-BIT IS
1164      SET WITH ALL OTHER CC BITS CLEAR AND BOTH CONDITIONS ARE TESTED
1165      AGAIN FOR PROPER OPERATION.
1166      THIS TEST CHECKS THE OPERATION OF THE SET AND CLEAR CONDITION
1167      CODE INSTRUCTIONS AND CHECKS THE CIRCUITRY EXTERNAL TO THE CONDITIONAL
1168      BRANCH ROM. THE BRANCH MICROCODE FOR ALTERING THE PC AND FOR
1169      LEAVING THE PC UNALTERED IS TESTED. ONLY THOSE ROM ADDRESSES SPECIFICALLY
1170      USED IN THE TEST ARE VERIFIED HERE.
1171
1172
1173      TEST 33      TEST BRANCHES AROUND V-BIT
1174
1175 002260 005212      000033
1176 002262 022712
1177 002266 001014
1178
1179 002270 000257
1180 002272 000262
1181 002274 102001
1182 002276 102404
1183
1184
1185
1186
1187 002300 012742      000041
1188 002300 012742
1189 002304 005242
1190 002306 000000
1191
1192 002310 000277
1193 002312 000242
1194 002314 102401
1195 002316 102004
1196
1197
1198
1199
1200 002320 012742      000042
1201 002320 012742
1202 002324 005242
1203 002326 000000
1204

;***** TEST 33 *****

;TST33: INC      (R2)          ;UPDATE TEST NUMBER
;        CMP      #33,(R2)       ;SEQUENCE ERROR?
;        BNE      TST34-10      ;BR TO ERROR HALT ON SEQ ERROR
;        ;FIRST WITH V-BIT ON
;        CCC
;        SEV
;        BVC      BRV1          ;CHECK OPPOSITE CONDITION
;        BVS      BRV2          ;TO SCOPE: CLEAR THE RIGHT BYTE OF THIS
;                                ;CONDITIONAL BRANCH INST. AND
;                                ;REPLACE THE MOVE INSTRUCTION
;                                ;WHICH FOLLOWS W/ 774      <=====
;        ;MOVE TO MAILBOX * ***** 41 *****
;        ;SET MSGTYP TO FATAL ERROR
;        ;IMPROPER BR W/ V=1
;        ;CHECK WITH V-BIT OFF
;        SCC
;        CLV
;        BVS      BRV3          ;CC=1101: ALL BVT V-BIT
;        BVC      TST34          ;CHECK OPPOSITE CONDITION
;        ;TO SCOPE: CLEAR THE RIGHT BYTE OF THIS
;                                ;CONDITIONAL BRANCH INST. AND
;                                ;REPLACE THE MOVE INSTRUCTION
;                                ;WHICH FOLLOWS W/ 764      <=====
;        ;MOVE TO MAILBOX * ***** 42 *****
;        ;SET MSGTYP TO FATAL ERROR
;        ;IMPROPER BR W/ V=0
;        ;OR SEQUENCE ERROR

```

```

1205
1206
1207
1208 ***** THIS TEST CHECKS THE CONDITIONAL BRANCHES INVOLVING THE C-BIT.
1209 :THE C-BIT IS SET WITH ALL OTHER CC BITS ZERO AND BOTH CONDITIONS
1210 :BCS AND BCC ARE TESTED FOR PROPER EXECUTION. THEN THE C-BIT IS
1211 :SET WITH ALL OTHER CC BITS CLEAR AND BOTH CONDITIONS ARE TESTED
1212 :AGAIN FOR PROPER OPERATION.
1213 ***** THIS TEST CHECKS THE OPERATION OF THE SET AND CLEAR CONDITION
1214 :CODE INSTRUCTIONS AND CHECKS THE CIRCUITRY EXTERNAL TO THE CONDITIONAL
1215 :BRANCH ROM. THE BRANCH MICROCODE FOR ALTERING THE PC AND FOR
1216 :LEAVING THE PC UNALTERED IS TESTED. ONLY THOSE ROM ADDRESSES SPECIFICALLY
1217 :USED IN THE TEST ARE VERIFIED HERE.
1218 ****
1219 **** TEST 34 TEST BRANCHES AROUND C-BIT
1220 ****
1221 TST34: INC (R2) ;UPDATE TEST NUMBER
1222 002330 005212
1223 002332 022712 000034 CMP #34,(R2) ;SEQUENCE ERROR?
1224 002336 001014 BNE TST35-10 ;BR TO ERROR HALT ON SEG ERROR
1225 ;FIRST WITH C-BIT ON
1226 002340 000257 CCC ;CC=0001: JUST C-BIT
1227 002342 000261 SEC
1228 002344 103001 BCC BRC1 ;CHECK OPPOSITE CONDITION
1229 002346 103404 BCS BRC2
1230 ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS <=====
1231 ; CONDITIONAL BRANCH INST. AND <=====
1232 ; REPLACE THE MOVE INSTRUCTION <=====
1233 ; WHICH FOLLOWS W/ 774 <=====

1234 002350
1235 002350 012742 000043 BRC1: MOV #43,-(R2) ;MOVE TO MAILBOX # ***** 43 *****
1236 002354 005242
1237 002356 000000 INC -(R2) ;SET MSGTYP TO FATAL ERROR
1238 ;HALT ;IMPROPER BR W/ C=1
1239 ;CHECK WITH V-BIT OFF
1240 002360 000277 BRC2: SCC ;CC=1110
1241 002362 000242 CLV
1242 002364 102401 BVS BRC3 ;CHECK OPPOSITE CONDITION
1243 002366 100404 BMI TST35
1244 ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS <=====
1245 ; CONDITIONAL BRANCH INST. AND <=====
1246 ; REPLACE THE MOVE INSTRUCTION <=====
1247 ; WHICH FOLLOWS W/ ,64 <=====

1247 002370
1248 002370 012742 000044 BRC3: MOV #44,-(R2) ;MOVE TO MAILBOX # ***** 44 *****
1249 002374 005242 INC -(R2) ;SET MSGTYP TO FATAL ERROR
1250 002376 000000 HALT ;IMPROPER BR W/ C=0
1251 ; OR SEQUENCE ERROR

```

1252  
1253  
1254  
1255  
1256  
1257  
1258  
1259  
1260  
1261  
1262  
1263  
1264  
1265  
1266  
1267  
1268  
1269  
1270  
1271  
1272  
1273  
1274  
1275  
1276  
1277  
1278  
1279  
1280  
1281  
1282  
1283  
1284  
1285  
1286  
1287  
1288  
1289  
1290  
1291 002400 005212  
1292 002402 022712  
1293 002406 001017  
1294 002410 005000  
1295 002412 001404  
1296  
1297  
1298  
1299  
1300 002414 012742  
1301 002420 005242  
1302 002422 000000  
1303 002424 005200  
1304 002426 005400  
1305 002430 100404  
1306  
1307

TEST BRANCHES AROUND C-BIT

\*\*\*\*\*  
;SBTTL MICROCODE TESTS  
;  
; THE MICROCODE TESTS ARE USED TO VERIFY THE MICROPROGRAMM  
; FLOW. THE GOAL OF THESE TESTS IS TO EXERCISE EVERY POSSIBLE  
; BRANCH IN THE MICROPROGRAM FLOW.  
;  
; THE TEST EXERCISES EVERY BRANCH IN THE MICROCODE BY  
; TESTING AT LEAST ONE INSTRUCTION FROM EVERY CLASS OF INSTRUCTION IN  
; ALL POSSIBLE MODES. FOR EXAMPLE, TO TEST THE SINGLE OPERAND INSTRUCTIONS,  
; AT LEAST ONE SINGLE OPERAND INSTRUCTION IS VERIFIED IN ALL UNIQUE  
; ADDRESSING MODES. BYTE MODES ARE ALSO TESTED. AS EACH NEW  
; MODE IS INTRODUCED THE SAME INSTRUCTION IS TRIED AND TESTED IN  
; A SMALL LOOP CONVENIENT FOR SCOPING. THE TEST IS SET UP USING  
; ONLY INSTRUCTIONS AND ADDRESSING MODES WHICH HAVE BEEN PREVIOUSLY  
; VERIFIED.  
;  
; IF THESE TESTS FAIL, CHECK THE RESULTS FOR A CLUE TO THE  
; FAULT.  
;  
\*\*\*\*\*  
;  
; THE CLR INSTRUCTION IS USED TO INTRODUCE EACH ADDRESSING  
; MODE WITH THE SINGLE OPERAND INSTRUCTION. FOLLOWING THE SEQUENCE CHECK,  
; THE CLR INSTRUCTION IS EXECUTED AND A BRANCH TEST IS EXECUTED WHICH  
; CHECKS THAT THE Z-BIT WAS PROPERLY SET. THIS SMALL TEST IS SELF-SUFFICIENT  
; AND CAN BE SCOPED TO TROUBLE SHOOT ALL OF THE IR DECODE LOGIC AND  
; MICROCODE FOR SOP INSTRUCTIONS WITH MODE 0. FOLLOWING THIS TEST  
; SEVERAL OTHER SOP INSTRUCTIONS ARE INTRODUCED WITH MODE 0. THESE  
; INSTRUCTIONS MANIPULATE DATA AND SERVE TO CHECK THE DATA RESULTS  
; OF THE SOP INSTRUCTIONS IN THIS TEST. THE DATA IN THIS TEST IS  
; OPERATED ON BY EACH INSTRUCTION WITHOUT REINITIALIZING.  
;  
\*\*\*\*\*  
;TEST 35 TEST MODE 0 USING SOP INST.  
\*\*\*\*\*  
TST35: INC (R2) ;UPDATE TEST NUMBER  
      CMP #35,(R2) ;SEQUENCE ERROR?  
      BNE TST36-10 ;BR TO ERROR HALT ON SEQ ERROR  
      CLR R0 ;TRY THE CLEAR INST.  
      BEQ SOP0A ;  
                  ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
                  ; CONDITIONAL BRANCH INST. AND <=====  
                  ; REPLACE THE MOVE INSTRUCTION <=====  
                  ; WHICH FOLLOWS W/ 776 <=====  
                  ;  
                  ; MOVE TO MAILBOX # \*\*\*\*\* 45 \*\*\*\*\*  
                  ; SET MSGTYP TO FATAL ERROR  
                  ; CLR DID NOT SET Z-BIT  
                  ; TRY THE INCREMENT INST.  
                  ; TRY THE NEGATE INST.  
                  ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
                  ; CONDITIONAL BRANCH INST. AND <=====  
                  ;  
SOP0A: MOV #45,-(R2)  
      INC -(R2)  
      HALT  
      INC R0  
      NEG R0  
      BMI SOP0B  
                  ;

MAINDEC-11-DGKAA 11 04 CPU TEST MACY11 27(732) 06-OCT-76 14:01 PAGE 184  
DGKAAA.P11 T35 TEST MODE 0 USING SOP INST.

1308  
1309  
1310 002432 012742 000046 ; REPLACE THE MOVE INSTRUCTION /=====  
1311 002436 005242 INC #46 -(R2) WHICH FOLLOWS W/ 767 /=====  
1312 002440 000000 HALT -(R2) MOVE TO MAILBOX # \*\*\*\*\* 46 \*\*\*\*\*  
1313 002442 005100 COM R0 SET MSGTYP TO FATAL ERROR  
1314 002444 001404 BEQ TST36 NEGATE DID NOT SET N-BIT  
; TRY COMPLEMENT INST.  
1315  
1316  
1317  
1318  
1319 002446 012742 000047 ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS /=====  
1320 002452 005242 INC #47 -(R2) CONDITIONAL BRANCH INST. AND /=====  
1321 002454 000000 HALT SET MSGTYP TO FATAL ERROR /=====  
1322  
1323  
1324  
1325  
1326  
1327 ; THIS TEST INTRODUCES THE REMAINING SOP INSTRUCTIONS AND TESTS /=====  
1328 ; THEM IN MODE 0. THE PURPOSE IS TO PROVIDE A BASELINE OF /=====  
1329 ; INSTRUCTIONS FOR USE IN THE SUBSEQUENT TESTS. SINCE THE MICROCODE FOR /=====  
1330 ; THESE INSTRUCTIONS IS IDENTICAL TO THAT ALREADY TESTED, ANY TROUBLE /=====  
1331 ; SHOOTING EFFORTS SHOULD BE AIMED AT THE ACTUAL IR DECODE AND ALU /=====  
1332 ; FUNCTIONING.  
1333  
1334  
1335 ; TEST 36 TEST REMAINDER OF SOP INSTS IN MODE 0 /=====  
1336  
1337 002456 005212 TST36: INC (R2) ; UPDATE TEST NUMBER /=====  
1338 002460 022712 000036 CMP #36, (R2) ; SEQUENCE ERROR?  
1339 002464 001020 BNE TST37-10 ; BR TO ERROR HALT ON SEQ ERROR  
1340 002466 005000 CLR R0 ; INITIALIZE  
1341 002470 005300 DEC R0 ; TRY DECREMENT INST.  
1342 002472 100404 BMI SOPOC  
1343  
1344  
1345  
1346 ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS /=====  
1347 002474 012742 000050 MOV #50 -(R2) CONDITIONAL BRANCH INST. AND /=====  
1348 002500 005242 INC -(R2) REPLACE THE MOVE INSTRUCTION /=====  
1349 002502 000000 HALT WHICH FOLLOWS W/ 775 /=====  
1350 002504 000261 SOPOC: SEC ; MOVE TO MAILBOX # \*\*\*\*\* 50 \*\*\*\*\*  
1351 002506 005500 ADC R0 ; SET MSGTYP TO FATAL ERROR  
1352 002510 001006 BNE SOPOD ; N-BIT NOT SET ON DEC  
1353 002512 000261 SEC R0 ; INITIALIZE CARRY  
1354 002514 005600 SBC R0 ; TRY ADD CARRY INST  
1355 002516 100003 BPL SOPOD ; INITIALIZE CARRY  
1356 002520 005400 NEG R0 ; TRY SUBTRACT-CARRY INST  
1357 002522 005300 DEC R0  
1358 002524 001404 BEQ TST37  
1359  
1360  
1361  
1362 ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS /=====  
1363 002526 SOPOD: CONDITIONAL BRANCH INST. AND /=====  
; REPLACE THE MOVE INSTRUCTION /=====  
; WHICH FOLLOWS W/ 760 /=====

N02

MAINDEC-11-DGKAA 11/04 CPU TEST MACY!1 27(732) 06-OCT-76 14:01 PAGE 185  
DGKAAA.P11 T36 TEST REMAINDER OF SOP INSTS IN MODE 0

1364 002526 012742 000051  
1365 002532 005242  
1366 002534 000000  
1367

MOV #51,-(R2)  
INC -(R2)  
HALT

;MOVE TO MAILBOX # \*\*\*\*\* 51 \*\*\*\*\*  
;SET MSGTYP TO FATAL ERROR  
;CUMMULATIVE RESULT OF ADC,SBC,NEG AND DEC INSTS. FAILE  
; OR SEQUENCE ERROR

1368  
 1369  
 1370  
 1371 THIS TEST INTRODUCES THE BYTE CONTROL LOGIC OF THE PROCESSOR.  
 1372 THE MODE 0 BYTE MICROCODE IS TESTED. THE METHOD AND SEQUENCE  
 1373 OF TESTING IS THE SAME AS THAT USED IN THE SOP MODE 0 TESTS.  
 1374  
 1375 TEST 37 TEST MODE 0 EVEN BYTE USING SOP INST  
 1376  
 1377 002536 005212 000037  
 1378 002540 022712 TST37: INC (R2) ; UPDATE TEST NUMBER  
 1379 002544 001012 CMP #37 (R2) ; SEQUENCE ERROR?  
 1380 002546 005000 BNE TST40-10 ; BR TO ERROR HALT ON SEQ ERROR  
 1381 002550 001404 CLR8 RO ; TRY CLEARING EVEN BYTE OF REGISTER  
 1382  
 1383  
 1384  
 1385  
 1386  
 1387 002552 012742 000052 MOV #52,-(R2) ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
 1388 002556 005242 INC -(R2) ; CONDITIONAL BRANCH INST. AND  
 1389 002560 000000 HALT ; REPLACE THE MOVE INSTRUCTION  
 1390 002562 105100 COMB ; WHICH FOLLOWS W/ 776  
 1391 002564 100002 8PL ; MOVE TO MAILBOX # \*\*\*\*\* 52 \*\*\*\*\*  
 1392 002566 105200 INC8 ; SET MSGTYP TO FATAL ERROR  
 1393 002570 001404 BEQ SOPBOA ; CLR8 DID NOT SET Z-BIT  
 1394  
 1395  
 1396  
 1397  
 1398 002572 012742 000053 SOPBOA: MOV #52,-(R2) ; TRY SETTING EVEN BYTE OF REGISTER  
 1399 002572 005242 INC -(R2) ; TRY INCREMENTING EVEN BYTE OF REGISTER  
 1400 002576 000000 HALT ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
 1401 002600 000000 ; CONDITIONAL BRANCH INST. AND  
 1402  
 1403  
 1404  
 1405  
 1406  
 1407  
 1408  
 1409  
 1410  
 1411  
 1412  
 1413  
 1414  
 1415  
 1416  
 1417  
 1418  
 1419  
 1420  
 1421  
 1422  
 1423  
 1424  
 1425  
 1426  
 1427  
 1428  
 1429  
 1430  
 1431  
 1432  
 1433  
 1434  
 1435  
 1436  
 1437  
 1438  
 1439  
 1440  
 1441  
 1442  
 1443  
 1444  
 1445  
 1446  
 1447  
 1448  
 1449  
 1450  
 1451  
 1452  
 1453  
 1454  
 1455  
 1456  
 1457  
 1458  
 1459  
 1460  
 1461  
 1462  
 1463  
 1464  
 1465  
 1466  
 1467  
 1468  
 1469  
 1470  
 1471  
 1472  
 1473  
 1474  
 1475  
 1476  
 1477  
 1478  
 1479  
 1480  
 1481  
 1482  
 1483  
 1484  
 1485  
 1486  
 1487  
 1488  
 1489  
 1490  
 1491  
 1492  
 1493  
 1494  
 1495  
 1496  
 1497  
 1498  
 1499  
 1500  
 1501  
 1502  
 1503  
 1504  
 1505  
 1506  
 1507  
 1508  
 1509  
 1510  
 1511  
 1512  
 1513  
 1514  
 1515  
 1516  
 1517  
 1518  
 1519  
 1520  
 1521  
 1522  
 1523  
 1524  
 1525  
 1526  
 1527  
 1528  
 1529  
 1530  
 1531  
 1532  
 1533  
 1534  
 1535  
 1536  
 1537  
 1538  
 1539  
 1540  
 1541  
 1542  
 1543  
 1544  
 1545  
 1546  
 1547  
 1548  
 1549  
 1550  
 1551  
 1552  
 1553  
 1554  
 1555  
 1556  
 1557  
 1558  
 1559  
 1560  
 1561  
 1562  
 1563  
 1564  
 1565  
 1566  
 1567  
 1568  
 1569  
 1570  
 1571  
 1572  
 1573  
 1574  
 1575  
 1576  
 1577  
 1578  
 1579  
 1580  
 1581  
 1582  
 1583  
 1584  
 1585  
 1586  
 1587  
 1588  
 1589  
 1590  
 1591  
 1592  
 1593  
 1594  
 1595  
 1596  
 1597  
 1598  
 1599  
 1600  
 1601  
 1602  
 1603  
 1604  
 1605  
 1606  
 1607  
 1608  
 1609  
 1610  
 1611  
 1612  
 1613  
 1614  
 1615  
 1616  
 1617  
 1618  
 1619  
 1620  
 1621  
 1622  
 1623  
 1624  
 1625  
 1626  
 1627  
 1628  
 1629  
 1630  
 1631  
 1632  
 1633  
 1634  
 1635  
 1636  
 1637  
 1638  
 1639  
 1640  
 1641  
 1642  
 1643  
 1644  
 1645  
 1646  
 1647  
 1648  
 1649  
 1650  
 1651  
 1652  
 1653  
 1654  
 1655  
 1656  
 1657  
 1658  
 1659  
 1660  
 1661  
 1662  
 1663  
 1664  
 1665  
 1666  
 1667  
 1668  
 1669  
 1670  
 1671  
 1672  
 1673  
 1674  
 1675  
 1676  
 1677  
 1678  
 1679  
 1680  
 1681  
 1682  
 1683  
 1684  
 1685  
 1686  
 1687  
 1688  
 1689  
 1690  
 1691  
 1692  
 1693  
 1694  
 1695  
 1696  
 1697  
 1698  
 1699  
 1700  
 1701  
 1702  
 1703  
 1704  
 1705  
 1706  
 1707  
 1708  
 1709  
 1710  
 1711  
 1712  
 1713  
 1714  
 1715  
 1716  
 1717  
 1718  
 1719  
 1720  
 1721  
 1722  
 1723  
 1724  
 1725  
 1726  
 1727  
 1728  
 1729  
 1730  
 1731  
 1732  
 1733  
 1734  
 1735  
 1736  
 1737  
 1738  
 1739  
 1740  
 1741  
 1742  
 1743  
 1744  
 1745  
 1746  
 1747  
 1748  
 1749  
 1750  
 1751  
 1752  
 1753  
 1754  
 1755  
 1756  
 1757  
 1758  
 1759  
 1760  
 1761  
 1762  
 1763  
 1764  
 1765  
 1766  
 1767  
 1768  
 1769  
 1770  
 1771  
 1772  
 1773  
 1774  
 1775  
 1776  
 1777  
 1778  
 1779  
 1780  
 1781  
 1782  
 1783  
 1784  
 1785  
 1786  
 1787  
 1788  
 1789  
 1790  
 1791  
 1792  
 1793  
 1794  
 1795  
 1796  
 1797  
 1798  
 1799  
 1800  
 1801  
 1802  
 1803  
 1804  
 1805  
 1806  
 1807  
 1808  
 1809  
 1810  
 1811  
 1812  
 1813  
 1814  
 1815  
 1816  
 1817  
 1818  
 1819  
 1820  
 1821  
 1822  
 1823  
 1824  
 1825  
 1826  
 1827  
 1828  
 1829  
 1830  
 1831  
 1832  
 1833  
 1834  
 1835  
 1836  
 1837  
 1838  
 1839  
 1840  
 1841  
 1842  
 1843  
 1844  
 1845  
 1846  
 1847  
 1848  
 1849  
 1850  
 1851  
 1852  
 1853  
 1854  
 1855  
 1856  
 1857  
 1858  
 1859  
 1860  
 1861  
 1862  
 1863  
 1864  
 1865  
 1866  
 1867  
 1868  
 1869  
 1870  
 1871  
 1872  
 1873  
 1874  
 1875  
 1876  
 1877  
 1878  
 1879  
 1880  
 1881  
 1882  
 1883  
 1884  
 1885  
 1886  
 1887  
 1888  
 1889  
 1890  
 1891  
 1892  
 1893  
 1894  
 1895  
 1896  
 1897  
 1898  
 1899  
 1900  
 1901  
 1902  
 1903  
 1904  
 1905  
 1906  
 1907  
 1908  
 1909  
 1910  
 1911  
 1912  
 1913  
 1914  
 1915  
 1916  
 1917  
 1918  
 1919  
 1920  
 1921  
 1922  
 1923  
 1924  
 1925  
 1926  
 1927  
 1928  
 1929  
 1930  
 1931  
 1932  
 1933  
 1934  
 1935  
 1936  
 1937  
 1938  
 1939  
 1940  
 1941  
 1942  
 1943  
 1944  
 1945  
 1946  
 1947  
 1948  
 1949  
 1950  
 1951  
 1952  
 1953  
 1954  
 1955  
 1956  
 1957  
 1958  
 1959  
 1960  
 1961  
 1962  
 1963  
 1964  
 1965  
 1966  
 1967  
 1968  
 1969  
 1970  
 1971  
 1972  
 1973  
 1974  
 1975  
 1976  
 1977  
 1978  
 1979  
 1980  
 1981  
 1982  
 1983  
 1984  
 1985  
 1986  
 1987  
 1988  
 1989  
 1990  
 1991  
 1992  
 1993  
 1994  
 1995  
 1996  
 1997  
 1998  
 1999  
 2000  
 2001  
 2002  
 2003  
 2004  
 2005  
 2006  
 2007  
 2008  
 2009  
 2010  
 2011  
 2012  
 2013  
 2014  
 2015  
 2016  
 2017  
 2018  
 2019  
 2020  
 2021  
 2022  
 2023  
 2024  
 2025  
 2026  
 2027  
 2028  
 2029  
 2030  
 2031  
 2032  
 2033  
 2034  
 2035  
 2036  
 2037  
 2038  
 2039  
 2040  
 2041  
 2042  
 2043  
 2044  
 2045  
 2046  
 2047  
 2048  
 2049  
 2050  
 2051  
 2052  
 2053  
 2054  
 2055  
 2056  
 2057  
 2058  
 2059  
 2060  
 2061  
 2062  
 2063  
 2064  
 2065  
 2066  
 2067  
 2068  
 2069  
 2070  
 2071  
 2072  
 2073  
 2074  
 2075  
 2076  
 2077  
 2078  
 2079  
 2080  
 2081  
 2082  
 2083  
 2084  
 2085  
 2086  
 2087  
 2088  
 2089  
 2090  
 2091  
 2092  
 2093  
 2094  
 2095  
 2096  
 2097  
 2098  
 2099  
 2100  
 2101  
 2102  
 2103  
 2104  
 2105  
 2106  
 2107  
 2108  
 2109  
 2110  
 2111  
 2112  
 2113  
 2114  
 2115  
 2116  
 2117  
 2118  
 2119  
 2120  
 2121  
 2122  
 2123  
 2124  
 2125  
 2126  
 2127  
 2128  
 2129  
 2130  
 2131  
 2132  
 2133  
 2134  
 2135  
 2136  
 2137  
 2138  
 2139  
 2140  
 2141  
 2142  
 2143  
 2144  
 2145  
 2146  
 2147  
 2148  
 2149  
 2150  
 2151  
 2152  
 2153  
 2154  
 2155  
 2156  
 2157  
 2158  
 2159  
 2160  
 2161  
 2162  
 2163  
 2164  
 2165  
 2166  
 2167  
 2168  
 2169  
 2170  
 2171  
 2172  
 2173  
 2174  
 2175  
 2176  
 2177  
 2178  
 2179  
 2180  
 2181  
 2182  
 2183  
 2184  
 2185  
 2186  
 2187  
 2188  
 2189  
 2190  
 2191  
 2192  
 2193  
 2194  
 2195  
 2196  
 2197  
 2198  
 2199  
 2200  
 2201  
 2202  
 2203  
 2204  
 2205  
 2206  
 2207  
 2208  
 2209  
 2210  
 2211  
 2212  
 2213  
 2214  
 2215  
 2216  
 2217  
 2218  
 2219  
 2220  
 2221  
 2222  
 2223  
 2224  
 2225  
 2226  
 2227  
 2228  
 2229  
 2230  
 2231  
 2232  
 2233  
 2234  
 2235  
 2236  
 2237  
 2238  
 2239  
 2240  
 2241  
 2242  
 2243  
 2244  
 2245  
 2246  
 2247  
 2248  
 2249  
 2250  
 2251  
 2

1403  
1404  
1405  
1406  
1407  
1408  
1409  
1410  
1411  
1412  
1413 ;TEST 40 TEST MODE 1 USING SOP INST.  
1414  
1415 002602 005212 000040  
1416 002604 022712  
1417 002610 001014  
1418 002612 005000  
1419 002614 005010  
1420 002616 001404  
1421  
1422  
1423  
1424  
1425 002620 012742 000054  
1426 002624 005242  
1427 002626 000000  
1428 002630 005310  
1429 002632 100003  
1430 002634 000261  
1431 002636 005510  
1432 002640 001404  
1433  
1434  
1435  
1436  
1437 002642  
1438 002642 012742 000055  
1439 002646 005242  
1440 002650 000000

\*\*\*\*\* THIS TEST USES THE CLR INSTRUCTION TO INTRODUCE AND TEST SINGLE OPERAND MODE 1 INSTRUCTIONS. AGAIN, THE CLR INSTRUCTION IS USED TO INTRODUCE THE MICROCODE AND TO TEST THAT THE PROPER CONDITION CODES ARE SET. OTHER SOP INSTRUCTIONS ARE USED TO MANIPULATE COMMON DATA TO VERIFY THAT THE CORRECT DATA IS PRODUCED.

\*\*\*\*\* TEST 40 TEST MODE 1 USING SOP INST.

TST40: INC (R2) ;UPDATE TEST NUMBER  
CMP #40, (R2) ;SEQUENCE ERROR?  
BNE TST41-10 ;BR TO ERROR HALT ON SEQ ERROR  
CLR R0 ;INITIALIZE R0  
CLR (R0) ;TRY CLEAR INST W/MODE 1  
BEQ SOP1A ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
; CONDITIONAL BRANCH INST. AND  
; REPLACE THE MOVE INSTRUCTION  
; WHICH FOLLOWS W/ 775 <=====

SOP1A: MOV #54,-(R2) ;MOVE TO MAILBOX # \*\*\*\*\* 54 \*\*\*\*\*  
INC -(R2) ;SET MSGTYP TO FATAL ERROR  
HALT ;CLR DID NOT SET Z-BIT  
DEC (R0) ;TRY DECREMENT INST W/MODE 1  
BPL SOP1B ;  
SEC ;INITIALIZE CARRY  
ADC (R0) ;TRY ADD-CARRY W/MODE 1  
BEQ TST41 ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
; CONDITIONAL BRANCH INST. AND  
; REPLACE THE MOVE INSTRUCTION  
; WHICH FOLLOWS W/ 764 <=====

SOP1B: MOV #55,-(R2) ;MOVE TO MAILBOX # \*\*\*\*\* 55 \*\*\*\*\*  
INC -(R2) ;SET MSGTYP TO FATAL ERROR  
HALT ;TEST CUMMULATIVE RESULT OF ABOVE INST  
; OR SEQUENCE ERROR

```

1442
1443
1444
1445      THIS TEST VERIFIES THE BYTE INSTRUCTION MICROCODE FOR MODE 1
1446      SINGLE OPERAND INSTRUCTIONS.
1447      THIS IS THE FIRST PLACE THE SIGN EXTEND LOGIC IS EXERCISED
1448      AND VERIFIED.
1449
1450
1451      TEST 41      TEST MODE 1 EVEN BYTE USING SOP INST
1452
1453 002652 005212      00004:
1454 002654 022712      00004:
1455 002660 001C17      00004:
1456 002662 005000      00004:
1457 002664 005010      00004:
1458 002666 005110      00004:
1459 002670 105010      00004:
1460 002672 001404      00004:
1461
1462
1463
1464
1465 002674 012742      000056
1466 002700 005242      000056
1467 002702 000000      000056
1468 002704 005210      000056
1469 002706 100004      000056
1470 002710 105410      000056
1471 002712 100002      000056
1472 002714 105210      000056
1473 002716 001404      000056:
1474
1475
1476
1477
1478 002720      000057
1479 002720 012742      000057
1480 002724 005242      000057
1481 002726 000000      000057
1482
1483

***** THIS TEST VERIFIES THE BYTE INSTRUCTION MICROCODE FOR MODE 1
***** SINGLE OPERAND INSTRUCTIONS.
***** THIS IS THE FIRST PLACE THE SIGN EXTEND LOGIC IS EXERCISED
***** AND VERIFIED.

***** TEST 41      TEST MODE 1 EVEN BYTE USING SOP INST

;ST41: INC   (R2)      ;UPDATE TEST NUMBER
;       CMP   #41,(R2)    ;SEQUENCE ERROR?
;       BNE   TST42-10    ;BR TO ERROR HALT ON SEQ ERROR
;       CLR   R0          ;INITIALIZE R0
;       CLR   (R0)        ;INITIALIZE LOC. 0
;       COM   (R0)        ;
;       CLRB  (R0)        ;
;       BEQ   SOPB1A      ;TRY TO CLEAR BYTE 0
;
;       TO SCOPE: CLEAR THE RIGHT BYTE OF THIS      =====
;                  CONDITIONAL BRANCH INST. AND      =====
;                  REPLACE THE MOVE INSTRUCTION      =====
;                  WHICH FOLLOWS W/ 773      =====
;
;       MOV   #56,-(R2)    ;MOVE TO MAILBOX # ***** 56 *****
;       INC   -(R2)        ;SET MSGTYP TO FATAL ERROR
;       HALT             ;CLRB DID NOT SET Z-BIT
;       SOPB1A: INC   (R0)  ;INCREMENT TO TEST WORD
;                 BPL  SOPB1B
;                 NEGB (R0)
;                 BPL  SOPB1B
;                 INCB (R0)
;                 BEQ   TST42
;
;       ;NEGATE: ODD BYTE=377
;       ;INCREMENT ODD BYTE=0
;
;       ;TO SCOPE: CLEAR THE RIGHT BYTE OF THIS      =====
;                  CONDITIONAL BRANCH INST. AND      =====
;                  REPLACE THE MOVE INSTRUCTION      =====
;                  WHICH FOLLOWS W/ 761      =====
;
;       SOPB1B: MOV   #57,-(R2)    ;MOVE TO MAILBOX # ***** 57 *****
;                 INC   -(R2)        ;SET MSGTYP TO FATAL ERROR
;                 HALT             ;CHECK CUMMULATIVE RESULT OF ABOVE INST
;                               OR SEQUENCE ERROR
;
```



F03

TEST MODE : 000 BYTE USING SOP INST

G03

MAINDEC-11-COKAR 11:34 CDT TEST MACY!! 27(732) 06-OCT-76 14:01 PAGE 191  
COKARAH.P!! 745 YES MODE 2 USING SOF INST.

1624  
1625  
1626  
1627  
1628  
1629  
1630  
1631  
1632  
1633 003164 005212 :  
1634 003166 022712 000045 :  
1635 003172 001025 :  
1636 005174 005000 :  
1637 003175 105100 :  
1638 003200 005200 :  
1639 003202 005010 :  
1640 003204 005110 :  
1641 003206 005200 :  
1642 003210 105020 :  
1643 003212 001404 :  
  
1644  
1645  
1646  
1647  
1648 003214 012742 000065 :  
1649 003220 005242 :  
1650 003222 000000 :  
1651 003224 005300 :  
1652 003226 005300 :  
1653 003230 005220 :  
1654 003232 005300 :  
1655 003234 105420 :  
1656 003236 100003 :  
1657 003240 005300 :  
1658 003242 105220 :  
1659 003244 001404 :  
  
1660  
1661  
1662  
1663  
1664 003246 012742 000067 :  
1665 003246 005242 :  
1666 003252 000000 :  
1667 003254 000000 :  
1668

\*\*\*\*\* THIS TEST FOLLOWS THE SAME PROCEDURE DESCRIBED IN THE PREVIOUS TEST. HERE, THE BYTE INSTRUCTION IS USED TO ADDRESS AN ODD BYTE.

\*\*\*\*\* TEST 45 TEST MODE 2 ODD BYTE USING SOP INST.

TST45: INC (R2) :UPDATE TEST NUMBER  
CMP #45, (R2) :SEQUENCE ERROR?  
BNE TST46-10 :BR TO ERROR HALT ON SEQ ERROR.  
CLR R0 :SET R0=400  
COMB R0  
INC R0  
CLR (R0)  
COM (R0)  
INC R0 :CLEAR LOC 400  
CLR (R0)+ :INITIALIZE: 400=-1  
SOPB2C :R0=ODD BYTE  
BEQ TST46 :TRY TO CLEAR ODD BYTE  
  
; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
; CONDITIONAL BRANCH INST. AND  
; REPLACE THE MOVE INSTRUCTION  
; WHICH FOLLOWS W/ 770 <=====

SOPB2C: MOV #66,-(R2) :MOVE TO MAILBOX # \*\*\*\*\* 66 \*\*\*\*\*  
INC -(R2) :SET MSGTYP TO FATAL ERROR  
HALT :CLRB DID NOT SET Z-BIT  
DEC R0 :R0=WORD ADDR.  
DEC R0  
INC (R0)+ :INCREMENT WORD  
DEC R0 :POINT TO ODD BYTE  
NEG B (R0)+ :TRY TO NEGATE ODD BYTE  
BPL SOPB2D :RESET R0 TO ODD BYTE  
DEC R0 :TRY TO INCREMENT ODD BYTE  
INC B (R0)+ :  
BEQ TST46 :TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
; CONDITIONAL BRANCH INST. AND  
; REPLACE THE MOVE INSTRUCTION  
; WHICH FOLLOWS W/ 753 <=====

SOPB2D: MOV #67,-(R2) :MOVE TO MAILBOX # \*\*\*\*\* 67 \*\*\*\*\*  
INC -(R2) :SET MSGTYP TO FATAL ERROR  
HALT :TEST CUMMULATIVE RESULT OF ABOVE INST.  
; OR SEQUENCE ERROR

1669  
 1670  
 1671  
 1672 THIS TEST VERIFIES MODE 3 SINGLE OPERAND INSTRUCTIONS. IT  
 1673 USES LOCATION 0 AS ITS TARGET DATA. A TABLE LOCATED AT LOC. 400  
 1674 THRU 402 IS USED TO SUPPLY THE ADDRESS OF LOCATION 0 TO THE  
 1675 INSTRUCTIONS UNDER TEST.  
 1676 RO IS SET TO 400, THE START OF THE ADDRESS TABLE, AND A CLR  
 1677 INSTRUCTION IS EXECUTED WITH MODE 3 TO CLEAR LOC. 0. THEN RO  
 1678 IS DECREMENTED BY TWO AND TWO OTHER MODE 3 INSTRUCTIONS OPERATE ON  
 1679 LOC. 0 TO VERIFY THE DATA RESULTS OF THE TEST. THE PROPER INCREMENTING  
 1680 OF THE REGISTER IS ALSO VERIFIED IN THIS MANNER.  
 1681 IF A FAILURE IS DETECTED BE SURE TO VERIFY THAT THE TABLE  
 1682 (LOC. 400-402) HAS THE PROPER VALUES (0).  
 1683  
 1684 TEST 46 TEST MODE 3 USING SOP INST.  
 1685  
 1686  
 1687 003256 005212 000046  
 1688 003260 022712 TST46: INC (R2) ;UPDATE TEST NUMBER  
 1689 003264 001020 CMP #46, (R2) ;SEQUENCE ERROR?  
 1690 003266 005000 BNE TST47-10 ;BR TO ERROR HALT ON SEQ ERROR  
 1691 003270 105100 CLR RO ;SET RO=400  
 1692 003272 005200 COMB RO  
 1693 003274 005010 INC RO  
 1694 003276 005020 CLR (RO)+ ;CLEAR LOC 400  
 1695 003300 001404 CLR @RO+ ;TRY TO CLEAR LOC 0 USING MODE 3  
 1696 BEQ SOP3A ;TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
 1697 ;CONDITIONAL BRANCH INST. AND ;REPLACE THE MOVE INSTRUCTION  
 1698 ;WHICH FOLLOWS W/ 772 ;  
 1699  
 1700 003302 012742 000070 MOV #70, -(R2) ;MOVE TO MAILBOX \* \*\*\*\*\* 70 \*\*\*\*\*  
 1701 003306 005242 INC -(R2) ;SET MSGTYP TO FATAL ERROR  
 1702 003310 000000 HALT ;CLR DID NOT SET Z-BIT  
 1703 003312 005300 SOP3A: DEC RO ;RESET RO=400  
 1704 003314 005300 DEC RO  
 1705 003316 005130 COM @RO+ ;TRY TO COMPLEMENT LOC 0 OF MODE 3  
 1706 003320 100002 BPL SOP3B ;TRY TO INCREMENT LOC 0 W/MODE 3  
 1707 003322 005230 INC @RO+ ;TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
 1708 003324 001404 BEQ TST47 ;CONDITIONAL BRANCH INST. AND  
 ;REPLACE THE MOVE INSTRUCTION  
 ;WHICH FOLLOWS W/ 760 ;  
 1709  
 1710  
 1711  
 1712  
 1713 003326 012742 000071 SOP3B: MOV #71, -(R2) ;MOVE TO MAILBOX \* \*\*\*\*\* 71 \*\*\*\*\*  
 1714 003326 012742 INC -(R2) ;SET MSGTYP TO FATAL ERROR  
 1715 003332 005242 HALT ;CUMMULATIVE RESULT OF ABOVE INST FAILED  
 1716 003334 000000 ;OR SEQUENCE ERROR  
 1717

MAINDEC-11-DGKAA 11 04 05 TEST  
DGKAAA.PII 745 \*ES\* MOD

MACY11 27732 06-OCT-76 14:01 PAGE .57  
NG SCP INST.

J03

```

1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734 003336 005212
1735 003340 022712 000047
1736 003344 001026
1737 003346 005004
1738 003350 105104
1739 003352 005204
1740 003354 005000
1741 003356 005010
1742 003360 005110
1743 003362 105034
1744 003364 001404
1745
1746
1747
1748
1749 003366 012742 000072
1750 003372 005242
1751 003374 000000
1752 003376 005304
1753 003400 005304
1754 003402 005234
1755 003404 100006
1756 003406 105434
1757 003410 100004
1758 003412 005304
1759 003414 005304
1760 003416 105234
1761 003420 001404
1762
1763
1764
1765
1766 003422
1767 003422 012742 000073
1768 003426 005242
1769 003430 000000
1770

;***** THIS TEST VERIFIES MODE 3 SINGLE OPERAND BYTE INSTRUCTIONS
;WHICH ADDRESS EVEN BYTES. AGAIN, THE TARGET LOCATION 0 IS USED
;AND THE SAME TABLE AT 400 IS EMPLOYED.
;AFTER POINTING R4 TO THE TABLE (400) AND SETTING LOCATION
;0 TO -1, A CLR B INSTRUCTION IS USED TO CLEAR BYTE 0.
;SEVERAL OTHER MODE 3 INSTRUCTIONS ARE THEN USED WITH THE TABLE
;TO VERIFY THE DATA RESULTS AND THE PROPER INCREMENTING OF THE REGISTER.
;IF A FAILURE IS DETECTED, BE SURE THAT THE TABLE (LOCATION 400-402) HAS
;THE PROPER VALUES (0).

;***** TEST 47 TEST MODE 3 EVEN BYTE USING SOP INST.
;***** TST47: INC (R2) ;UPDATE TEST NUMBER
;           CMP #47,(R2) ;SEQUENCE ERROR?
;           BNE TST50-10 ;BR TO ERROR HALT ON SEQ ERROR
;           CLR R4 ;SET R4=400
;           COMB R4
;           INC R4
;           CLR R0 ;INITIALIZE LOC. 0=-1
;           CLR (R0)
;           COM (R0)
;           CLRB @R4+ ;TRY TO CLEAR EVEN BYTE
;           BEQ SOPB3A ;TO SCOPE: CLEAR THE RIGHT BYTE OF THIS
;                           ;CONDITIONAL BRANCH INST. AND
;                           ;REPLACE THE MOVE INSTRUCTION
;                           ;WHICH FOLLOWS W/ 770
;           MOV #72,-(R2) ;MOVE TO MAILBOX * ***** 72 *****
;           INC -(R2) ;SET MSGTYP TO FATAL ERROR
;           HALT ;CLRB DID NOT SET Z-BIT
;           SOPB3A: DEC R4 ;RESET POINTER
;                     DEC R4
;                     INC @R4+ ;TRY INCREMENTING WORD
;                     BPL SOPB3B
;                     NEGB @R4+ ;TRY TO NEGATE EVEN BYTE
;                     BPL SOPB3B
;                     DEC R4
;                     DEC R4
;                     INCB @R4+ ;TRY TO INCREMENT EVEN BYTE
;                     BEQ TST50 ;TO SCOPE: CLEAR THE RIGHT BYTE OF THIS
;                           ;CONDITIONAL BRANCH INST. AND
;                           ;REPLACE THE MOVE INSTRUCTION
;                           ;WHICH FOLLOWS W/ 752
;           MOV #73,-(R2) ;MOVE TO MAILBOX * ***** 73 *****
;           INC -(R2) ;SET MSGTYP TO FATAL ERROR
;           HALT ;CUMMULATIVE RESULT OF ABOVE INST FAILED
;                  ;OR SEQUENCE ERROR

```

MAINDEC-11-DGKAA 11 04 CPU TEST MACY11 27(732) 06-OCT-76 14:01 PAGE 195  
DGKAAA.P11 T47 TEST MODE 3 EVEN BYTE USING SOP INST.

K03

```

1771
1772
1773
1774 ;***** THIS TEST VERIFIES MODE 3 SINGLE OPERAND BYTE INSTRUCTIONS
1775 ;WHICH ADDRESS ODD BYTES. THE TARGET IS BYTE 1. A TABLE AT
1776 ;LOC. 400-406 IS USED. R0 SERVES AS THE TABLE POINTER.
1777 ;R0 IS INITIALIZED TO 400. LOC. 0 IS SET TO -1 USING THE
1778 ;FIRST TWO TABLE ENTRIES. A CLRB MODE 3 IS EXECUTED ON BYTE 1 USING
1779 ;TABLE ADDRESS AT 404. R0 IS DECREMENTED TO 402 AND SEVERAL SOP
1780 ;MODE 3 INSTRUCTIONS ARE USED TO VERIFY DATA RESULTS AND PROPER
1781 ;REGISTER INCREMENTING.
1782 ;THE TABLE (400-406) SHOULD CONTAIN 0,0,1,1 BEFORE AND
1783 ;AFTER THE TEST IS RUN.
1784
1785 ;***** TEST 50 TEST MODE 3 ODD BYTE USING SOP INST.
1786
1787 ;***** TST50: INC (R2) ;UPDATE TEST NUMBER
1788 003432 005212 000050           CMP #50,(R2) ;SEQUENCE ERROR?
1789 003434 022712
1790 003440 001024
1791 003442 005000
1792 003444 105100
1793 003446 005200
1794 003450 005030
1795 003452 005130
1796 003454 105030
1797 003456 001404
1798
1799
1800
1801
1802 003460 012742 000074
1803 003464 005242
1804 003465 000000
1805 003470 005300
1806 003472 005300
1807 003474 005300
1808 003476 005300
1809 003500 005230
1810 003502 105430
1811 003504 100002
1812 003506 105230
1813 003510 001404
1814
1815
1816
1817
1818 003512 012742 000075
1819 003512 005242
1820 003516 000000
1821 003520 000000

;***** TST51-10: BNE R0,TST51-10 ;BR TO ERROR HALT ON SEQ ERROR
;***** CLR R0 ;SET R0=400
;***** COMB R0
;***** INC R0 ;INITIALIZE
;***** CLR @R0+ ;LOC 0=-1 R0=404
;***** COM @R0+ ;TRY TO CLEAR ODD BYTE
;***** CLRB @R0+ ;TO SCOPE: CLEAR THE RIGHT BYTE OF THIS
;***** BEQ SOPB3C ;CONDITIONAL BRANCH INST. AND
;***** MOV #74,-(R2) ;REPLACE THE MOVE INSTRUCTION
;***** INC -(R2) ;WHICH FOLLOWS W/ 771
;***** HALT ;MOVE TO MAILBOX * ***** 74 *****
;***** DEC R0 ;SET MSGTYP TO FATAL ERROR
;***** DEC R0 ;CLRB DID NOT SET Z-BIT
;***** DEC R0 ;RESET R0
;***** DEC R0 ;POINT TO EVEN BYTE ADDR.
;***** INC @R0+ ;INCREMENT WORD
;***** NEG8 @R0+ ;TRY TO NEGATE ODD BYTE
;***** BPL SOPB3D ;TRY TO INCREMENT ODD BYTE
;***** INC8 @R0+ ;TO SCOPE: CLEAR THE RIGHT BYTE OF THIS
;***** BEQ TST51 ;CONDITIONAL BRANCH INST. AND
;***** MOV #75,-(R2) ;REPLACE THE MOVE INSTRUCTION
;***** INC -(R2) ;WHICH FOLLOWS W/ 754
;***** HALT ;MOVE TO MAILBOX * ***** 75 *****
;***** CUMMULATIVE RESULT OF ABOVE INSTS FAILED
;***** OR SEQUENCE ERROR

```

MAINDEC-11-DGKAA 11 04 CPU TEST  
DGKAA.P11 T50 TEST MODE 3 ODD BYTE USING SOP INST.

1823  
 1824  
 1825  
 1826  
 1827 003522 005212 ;TEST 51 TEST MODE 4 USING SOP INSTS  
 1828 003524 022712 000051 TST51: INC (R2) ;UPDATE TEST NUMBER  
                   CMP #51, (R2) ;SEQUENCE ERROR?  
 1829 003530 001021 BNE TST52-10 ;BR TO ERROR HALT ON SEQ ERROR  
 1830 003532 005000 CLR R0 ;SET R0=400  
 1831 003534 105100 COMB R0  
 1832 003536 005200 INC R0  
 1833 003540 005040 CLR -(R0) ;TRY TO CLEAR USING MODE 4  
 1834 003542 001404 BEQ SOP4A  
 1835 ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS (=====  
 1836 ; CONDITIONAL BRANCH INST. AND (=====  
 1837 ; REPLACE THE MOVE INSTRUCTION (=====  
 1838 ; WHICH FOLLOWS W/ 773 (=====  
 1839 003544 012742 000076 MOV #76, -(R2) ;MOVE TO MAILBOX # \*\*\*\*\* 76 \*\*\*\*\*  
 1840 003550 005242 INC -(R2) ;SET MSGTYP TO FATAL ERROR  
 1841 003552 000000 HALT ;CLR DID NOT SET Z-BIT  
 1842 003554 005200 SOP4A: INC R0 ;RESET R0  
 1843 003556 005200 INC R0  
 1844 003560 005140 COM -(R0) ;TRY TO COMPLEMENT USING MODE 4  
 1845 003562 100004 BPL SOP4B  
 1846 003564 005200 INC R0 ;MOVE POINTER  
 1847 003566 005200 INC R0  
 1848 003570 005240 INC -(R0)  
 1849 003572 001404 BEQ TST52  
 1850 ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS (=====  
 1851 ; CONDITIONAL BRANCH INST. AND (=====  
 1852 ; REPLACE THE MOVE INSTRUCTION (=====  
 1853 ; WHICH FOLLOWS W/ 757 (=====  
 1854 003574 012742 000077 SOP4B:  
 1855 003574 000000 MOV #77, -(R2) ;MOVE TO MAILBOX # \*\*\*\*\* 77 \*\*\*\*\*  
 1856 003600 005242 INC -(R2) ;SET MSGTYP TO FATAL ERROR  
 1857 003602 000000 HALT ;CHECK CUMMULATIVE RESULT OF ABOVE INST.  
 1858 ; OR SEQUENCE ERROR

1859  
 1860 :\*\*\*\*\*  
 1861 :  
 1862 : THIS TEST VERIFIES MODE 5 SINGLE OPERAND INSTRUCTIONS. IT  
 1863 : USES LOCATION 0 AS ITS TARGET DATA. A TABLE LOCATED AT LOC. 372  
 1864 : THRU 374 IS USED TO SUPPLY THE ADDRESS OF LOCATION 0 TO THE  
 1865 : INSTRUCTIONS UNDER TEST  
 1866 : RO IS SET TO 376, (THE START OF THE ADDRESS TABLE) +2,  
 1867 : AND A CLR INSTRUCTION IS EXECUTED WITH MODE 3 TO CLEAR  
 1868 : LOC. 0. THEN RO IS INCREMENTED BY TWO AND TWO OTHER MODE 3  
 1869 : INSTRUCTIONS OPERATE ON LOC. 0 TO VERIFY THE DATA RESULTS OF  
 1870 : THE TEST. THE PROPER DECREMENTING OF THE REGISTER IS ALSO  
 1871 : VERIFIED IN THIS MANNER.  
 1872 : IF A FAILURE IS DETECTED BE SURE TO VERIFY THAT THE TABLE  
 1873 : (LOC. 372 THRU 374) HAS THE PROPER VALUES (0).  
 1874 :\*\*\*\*\*  
 1875 :TEST 52 TEST MODE 5 USING SOP INSTS  
 1876 :\*\*\*\*\*  
 1877 :  
 1878 003604 005212 000052 TST52: INC (R2) ;UPDATE TEST NUMBER  
 1879 003606 022712 CMP #52, (R2) ;SEQUENCE ERROR?  
 1880 003612 001017 BNE TST53-10 ;BR TO ERROR HALT ON SEQ ERROR  
 1881 003614 005000 CLR RO ;SET RO=376  
 1882 003616 005020 CLR (RO)+  
 1883 003620 105400 NEGB RO  
 1884 003622 005050 CLR @-(RO) ;TRY TO CLEAR LOC 0 W/MODE 5  
 1885 003624 001404 BEQ SOP5A ;TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
                                   ;CONDITIONAL BRANCH INST. AND  
                                   ;REPLACE THE MOVE INSTRUCTION  
                                   ;WHICH FOLLOWS W/ 773  
 1886  
 1887  
 1888  
 1889  
 1890 003626 012742 000100 MOV #100, -(R2) ;MOVE TO MAILBOX \* \*\*\*\*\* 100 \*\*\*\*\*  
 1891 003632 005242 INC -(R2) ;SET MSGTYP TO FATAL ERROR  
 1892 003634 000000 HALT ;CLR DID NOT SET Z-BIT  
 1893 003636 005200 SOP5A: INC RO ;RESET RO  
 1894 003640 005200 INC RO  
 1895 003642 005150 COM @-(RO) ;TRY TO COMPLEMENT LOC. 0 W/MODE 5  
 1896 003644 100002 BPL SOP5B ;TRY TO INCREMENT LOC. 0 W/MODE 5  
 1897 003646 005250 INC @-(RO)  
 1898 003650 001404 BEQ TST53 ;TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
                                   ;CONDITIONAL BRANCH INST. AND  
                                   ;REPLACE THE MOVE INSTRUCTION  
                                   ;WHICH FOLLOWS W/ 761  
 1899  
 1900  
 1901  
 1902  
 1903 003652 012742 000101 SOP5B: MOV #101, -(R2) ;MOVE TO MAILBOX \* \*\*\*\*\* 101 \*\*\*\*\*  
 1904 003652 005242 INC -(R2) ;SET MSGTYP TO FATAL ERROR  
 1905 003656 005242 HALT ;TEST CUMMULATIVE RESULT OF ABOVE INSTS  
 1906 003660 000000  
 1907 ; OR SEQUENCE ERROR

1908  
 1909  
 1910  
 1911 THIS TEST VERIFIES MODE 6 SINGLE OPERAND INSTRUCTIONS. IT  
 1912 USES LOCATION 0 AS ITS TARGET DATA. R0 IS SET TO 400 USING  
 1913 PREVIOUSLY TESTED INSTRUCTIONS AND A MODE 6 CLR INSTRUCTION IS  
 1914 EXECUTED ON LOC. 0 USING R0 AND A -400 OFFSET. COM AND INC  
 1915 INSTRUCTIONS ARE THEN USED TO VERIFY THE DATA.  
 1916  
 1917 TEST 53 TEST MODE 6 USING SOP INSTS  
 1918  
 1919 TST53: INC (R2) ;UPDATE TEST NUMBER  
 1920 003662 005212 000053 CMP #53, (R2) ;SEQUENCE ERROR?  
 1921 003664 022712 BNE TST54-10 ;BR TO ERROR HALT ON SEQ ERROR  
 1922 003670 001020 CLR R0 ;SET R0=400  
 1923 003672 005000 COMB R0  
 1924 003674 105100 INC R0  
 1925 003676 005200 CLR -400(R0) ;TRY TO CLEAR LOCATION 0 W/MODE 6  
 1926 003700 005060 177400 BEQ SOP6A ;TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
 1927 003704 001404 ;CONDITIONAL BRANCH INST. AND WHICH FOLLOWS W/ 772 <=====  
 1928  
 1929  
 1930  
 1931  
 1932 003706 012742 000102 MOV #102,-(R2) ;MOVE TO MAILBOX \* \*\*\*\*\* 102 \*\*\*\*\*  
 1933 003712 005242 INC -(R2) ;SET MSGTYP TO FATAL ERROR  
 1934 003714 000000 HALT ;CLR DID NOT SET Z-BIT  
 1935 003716 005160 177400 COM -400(R0) ;TRY TO COMPLEMENT LOCATION 0 W/MODE 6  
 1936 003722 100003 BPL SOP6B  
 1937 003724 005260 177400 INC -400(R0) ;TRY TO INCREMENT LOCATION 0 W/MODE 6  
 1938 003730 001404 BEQ TST54 ;TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
 1939  
 1940  
 1941  
 1942 WHICH FOLLOWS W/ 760 <=====  
 1943 003732 012742 000103 SOP6B:  
 1944 003732 012742 000103 MOV #103,-(R2) ;MOVE TO MAILBOX \* \*\*\*\*\* 103 \*\*\*\*\*  
 1945 003736 005242 INC -(R2) ;SET MSGTYP TO FATAL ERROR  
 1946 003740 000000 HALT ;TEST CUMMULATIVE RESULT OF ABOVE INSTS  
 1947 OR SEQUENCE ERROR

1948  
 1949  
 1950  
 1951 THIS TEST VERIFIES MODE 7 SINGLE OPERAND INSTRUCTIONS. IT USES  
 1952 THE POINTER TO LOC. 0 WHICH IS STORED AT LOC. 402.  
 1953 RD IS SET TO 400 AND A MODE 7 CLR INSTRUCTION IS  
 1954 EXECUTED WITH A +2 OFFSET TO CLEAR LOC. 0.  
 1955 SEVERAL OTHER MODE 7 INSTRUCTIONS ARE THEN USED ON THE COMMON  
 1956 LOCATION TO VERIFY THE DATA RESULTS.

1958 TEST 54 TEST MODE 7 USING SOP INST.

1959  
 1960  
 1961 003742 005212 :  
 1962 003744 022712 000054 ST54: INC (R2) ;UPDATE TEST NUMBER  
 1963 003750 001020 CMP \$54, (R2) ;SEQUENCE ERROR?  
 1964 003752 005000 BNE TST55-10 ;BR TO ERROR HALT ON SEQ ERROR  
 1965 003754 105100 CLR RD ;SET RD=400  
 1966 003756 005200 COMB RD  
 1967 003760 005070 000002 INC RD  
 1968 003764 001404 CLR \$2(RD) ;TRY TO CLEAR LOC. 0 W/MODE 7  
     BEQ SOP7A  
 1969  
 1970  
 1971  
 1972  
 1973 003766 012742 000104 MOV \$104, -(R2) ;TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
 1974 003772 005242 INC -(R2) ;CONDITIONAL BRANCH INST. AND   
 1975 003774 000000 HALT ;REPLACE THE MOVE INSTRUCTION   
 1976 003776 005170 000002 COM \$2(RD) ;WHICH FOLLOWS W/ 772  
 1977 004002 100003 BPL SOP7B ;MOVE TO MAILBOX # \*\*\*\*\* 104 \*\*\*\*\*  
 1978 004004 005270 000002 INC \$2(RD) ;SET MSGTYP TO FATAL ERROR  
 1979 004010 001404 BEQ TST55 ;CLR DID NOT SET Z-BIT  
     ;TRY TO COMPLEMENT LOC. 0 W/MODE 7  
     ;TRY TO INCREMENT LOC. 0 W/MODE 7  
 1980  
 1981  
 1982  
 1983  
 1984 004012 012742 000105 SOP7A: MOV \$105, -(R2) ;TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
 1985 004012 012742 INC -(R2) ;CONDITIONAL BRANCH INST. AND   
 1986 004016 005242 HALT ;REPLACE THE MOVE INSTRUCTION   
 1987 004020 000000 ;WHICH FOLLOWS W/ 760  
 1988  
     ;MOVE TO MAILBOX # \*\*\*\*\* 105 \*\*\*\*\*  
     ;SET MSGTYP TO FATAL ERROR  
     ;TEST CUMULATIVE RESULT OF ABOVE INSTS.  
     ;OR SEQUENCE ERROR

1989  
 1990  
 1991  
 1992  
 1993  
 1994  
 1995  
 1996  
 1997  
 1998  
 1999 \*\*\*\* THIS TEST VERIFIES PROGRAM COUNTER ADDRESSING WITH SOP  
 2000 INSTRUCTIONS. CLR MODE 77 IS USED TO CLEAR THE LOCATION FOLLOWING THE  
 2001 INSTRUCTION (SOPX). THEN SINGLE OPERAND INSTRUCTIONS WITH MODES 37, 67, AND  
 2002 77, USING INDIRECT POINTER SOPXAD ARE USED TO VERIFY THE DATA RESULTS  
 2003 OF THESE INSTRUCTIONS.  
 2004 \*\*\*\* TEST 55 TEST SOP INSTRUCTIONS MODES 2,3,6,7 WITH REGISTER 7  
 2005 \*\*\*\*  
 2006 004022 005212 000055 TST55: INC (R2) ;UPDATE TEST NUMBER  
 2007 004024 022712 CMP \$55,(R2) ;SEQUENCE ERROR?  
 2008 004030 001017 BNE SOPB ;BR TO ERROR HALT ON SEQ ERROR  
 2009 004032 005027 CLR (R7)+ ;CLEAR NEXT LOCATION: (SOPX)  
 2010 004034 177777 -I ;USE MODE 27  
 2011 004036 001404 BEQ SOPA ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS (=====  
 2012 004040 012742 000106 MOV \$106,-(R2) ;CONDITIONAL BRANCH INST. AND (=====  
 2013 004044 005242 INC -(R2) ;REPLACE THE MOVE INSTRUCTION (=====  
 2014 004046 000000 HALT ;WHICH FOLLOWS W/ 775 (=====  
 2015 004050 005237 004034 SOPA: INC @SOPX ;MOVE TO MAILBOX # \*\*\*\*\* 106 \*\*\*\*\*  
 2016 004054 005467 177754 NEG SOPX ;SET MSGTYP TO FATAL ERROR  
 2017 004060 100003 BPL SOPB ;CLR DID NOT SET Z-BIT  
 2018 004062 005277 000012 INC @SOPXAD ;INC SOPX W/MODE 37  
 2019 004066 001405 BEQ TST56 ;NEGATE SOPX W/MODE 67  
 2020 ;INC SOPX W/MODE 77 ;TO SCOPE: CLEAR THE RIGHT BYTE OF THIS (=====  
 2021 ;CONDITIONAL BRANCH INST. AND (=====  
 2022 ;REPLACE THE MOVE INSTRUCTION (=====  
 2023 ;WHICH FOLLOWS W/ 761 (=====  
 2024 004070 012742 000107 SOPB: MOV \$107,-(R2) ;MOVE TO MAILBOX # \*\*\*\*\* 107 \*\*\*\*\*  
 2025 004074 005242 INC -(R2) ;SET MSGTYP TO FATAL ERROR  
 2026 004076 000000 HALT ;INC DID NOT SET Z-BIT  
 2027 ;OR SEQUENCE ERROR  
 2028 004100 004034 SOPXAD: SOPX ;INDIRECT ADDRESS OF SOPX

2039 :\*\*\*\*\*  
2040 : THIS TEST VERIFIES SINGLE OPERAND NON-MODIFYING INSTRUCTIONS  
2041 : USING MODE 0. R0 IS SET TO ZERO AND THE CONDITION CODES ARE SET  
2042 : TO THE COMPLEMENT OF THAT EXPECTED BY THE INSTRUCTION. A TST INSTRUCTION  
2043 : IS EXECUTED AND CONDITIONAL BRANCHES ARE USED TO TEST THE CONDITION  
2044 : CODES.  
2045 :\*\*\*\*\*  
2046 : TEST 56 TEST MODE 0 SOP NON-MODIFYING  
2047 :\*\*\*\*\*  
2048 : ST56: INC (R2) ;UPDATE TEST NUMBER  
2049 : CMP \$56,(R2) ;SEQUENCE ERROR?  
2050 : BNE TST57-10 ;BR TO ERROR HALT ON SEQ ERROR  
2051 : CLR R0 ;INITIALIZE R0=0  
2052 : SCC ;SET CC=1011  
2053 : CLZ  
2054 : TST R0 ;TRY TST W/ MODE 0  
2055 : BVS SNMOA ;CHECK THAT CC=0100  
2056 : BMI SNMOA  
2057 : BCS SNMOA  
2058 : BEQ TST57 ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
2059 : ; CONDITIONAL BRANCH INST. AND  
2060 : ; REPLACE THE MOVE INSTRUCTION  
2061 : ; WHICH FOLLOWS W/ 770  
2062 : SNMOA:  
2063 : MOV \$110,-(R2) ;MOVE TO MAILBOX \* \*\*\*\*\* 110 \*\*\*\*\*  
2064 : INC -(R2) ;SET MSGTYP TO FATAL ERROR  
2065 : HALT ;CONDITION CODES NOT SET PROPERLY  
2066 : ; OR SEQUENCE ERROR  
2067 : 004132 012742 000110  
2068 : 004136 005242  
2069 : 004140 000000

2061  
 2062  
 2063  
 2064        THIS TEST VERIFIES SINGLE OPERAND NON-MODIFYING BYTE INSTRUCTIONS WITH MODE 0.  
 2065        R0 IS SET TO 377 AND COMPLEMENT OF THE EXPECTED CONDITION CODES  
 2066        IS LOADED IN PSW. A TSTB INSTRUCTION IS EXECUTED AND THE RESULTS  
 2067        ARE CHECKED WITH SEVERAL CONDITIONAL BRANCH INSTRUCTIONS.  
 2068        THIS VERIFIES THAT THE PROPER BYTE WAS TESTED.  
 2069  
 2070  
 2071        TEST 57      TEST MODE 0 EVEN BYTE W/ SOP NON-MODIFYING  
 2072  
 2073 004142 005212      000057  
 2074 004144 022712  
 2075 004150 001010  
 2076 004152 005000  
 2077 004154 105100  
 2078 004156 000277  
 2079 004160 000250  
 2080 004152 105700  
 2081 004164 102402  
 2082 004166 101401  
 2083 004170 100404  
 2084  
 2085  
 2086  
 2087        TST57: INC      (R2)      ; UPDATE TEST NUMBER  
               CMP      #57, (R2)     ; SEQUENCE ERROR?  
               BNE      TST60-10     ; BR TO ERROR HALT ON SEQ ERROR  
               CLR      RC         ; INITIALIZE  
               COMB     RO         ; R0=377  
               SCC      CLN       ; SET CC=0111  
               CLN  
               TSTB     RO         ; TRY TST EVEN BYTE  
               BVS      SNMBOA    ; CHECK CC=1000  
               BLOS     SNMBOA  
               BMI      TST60  
               ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS      <=====  
               ; CONDITIONAL BRANCH INST. AND      <=====  
               ; REPLACE THE MOVE INSTRUCTION      <=====  
               ; WHICH FOLLOWS W/ 770      <=====  
 2088 004172      SNMBOA:  
 2089 004172 012742 000111      MOV      \$111,-(R2)     ; MOVE TO MAILBOX \* \*\*\*\*\* 111 \*\*\*\*\*  
 2090 004176 005242      INC      -(R2)       ; SET MSGTYP TO FATAL ERROR  
 2091 C04200 000000      HALT  
               ; CONDITION CODES NOT SET PROPERLY  
               ; OR SEQUENCE ERROR

F04

REF ID: A7732 06-007-76 11:01 PAGE 2 OF 2  
SCE NON-MODIFYING

MAIN.C:1 TEST-1 TEST-2 TEST-3 TEST-4 TEST-5 TEST-6 TEST-7 TEST-8 TEST-9 TEST-10 TEST-11 TEST-12 TEST-13 TEST-14 TEST-15 TEST-16 TEST-17 TEST-18 TEST-19 TEST-20 TEST-21 TEST-22 TEST-23 TEST-24 TEST-25 TEST-26 TEST-27 TEST-28 TEST-29 TEST-30 TEST-31 TEST-32 TEST-33 TEST-34 TEST-35 TEST-36 TEST-37 TEST-38 TEST-39 TEST-40 TEST-41 TEST-42 TEST-43 TEST-44 TEST-45 TEST-46 TEST-47 TEST-48 TEST-49 TEST-50 TEST-51 TEST-52 TEST-53 TEST-54 TEST-55 TEST-56 TEST-57 TEST-58 TEST-59 TEST-60 TEST-61 TEST-62 TEST-63 TEST-64 TEST-65 TEST-66 TEST-67 TEST-68 TEST-69 TEST-70 TEST-71 TEST-72 TEST-73 TEST-74 TEST-75 TEST-76 TEST-77 TEST-78 TEST-79 TEST-80 TEST-81 TEST-82 TEST-83 TEST-84 TEST-85 TEST-86 TEST-87 TEST-88 TEST-89 TEST-90 TEST-91 TEST-92 TEST-93 TEST-94 TEST-95 TEST-96 TEST-97 TEST-98 TEST-99 TEST-100 TEST-101 TEST-102 TEST-103 TEST-104 TEST-105 TEST-106 TEST-107 TEST-108 TEST-109 TEST-110 TEST-111 TEST-112 TEST-113 TEST-114 TEST-115 TEST-116 TEST-117 TEST-118 TEST-119 TEST-120 TEST-121 TEST-122 TEST-123 TEST-124 TEST-125 TEST-126 TEST-127 TEST-128 TEST-129 TEST-130 TEST-131 TEST-132 TEST-133 TEST-134 TEST-135 TEST-136 TEST-137 TEST-138 TEST-139 TEST-140 TEST-141 TEST-142 TEST-143 TEST-144 TEST-145 TEST-146 TEST-147 TEST-148 TEST-149 TEST-150 TEST-151 TEST-152 TEST-153 TEST-154 TEST-155 TEST-156 TEST-157 TEST-158 TEST-159 TEST-160 TEST-161 TEST-162 TEST-163 TEST-164 TEST-165 TEST-166 TEST-167 TEST-168 TEST-169 TEST-170 TEST-171 TEST-172 TEST-173 TEST-174

```

2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
      ****
      THIS TEST SETS LOCATION 0 TO 377 AND THEN USES R0 TO TEST
      THE EVEN BYTE AND THE ODD BYTE USING SOP BYTE INSTRUCTIONS WITH MODE 1.
      AGAIN, CONDITIONAL BRANCHES ARE USED TO VERIFY THE SETTING OF THE
      PROPER CONDITION CODE BITS.
      ****
      TEST 61      TEST MODE 1 BYTE INST. NON-MODIFYING
      ****
      TST61: INC   (R2)          ; UPDATE TEST NUMBER
             CMP   #61, (R2)        ; SEQUENCE ERROR?
             BNE   TST62-10         ; BR TO ERROR HALT ON SEQ ERROR
             CLR   R0              ; POINT TO LOC 0
             CLR   (R0)            ; CLEAR LOC 0
             COMB  (R0)            ; COMPLEMENT BYTE 0
             SCC   (R0)            ; SET CC=0111
             CLN   (R0)            ; TRY TST ON EVEN BYTE
             TSTB  (R0)
             BVS   SNMB1A
             BLOS  SNMB1A
             BMI   SNMB1B
             ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS      =====
             ; CONDITIONAL BRANCH INST. AND                  =====
             ; REPLACE THE MOVE INSTRUCTION                =====
             ; WHICH FOLLOWS W/ 767                      =====
      SNMB1A: MOV   #113, -(R2)    ; MOVE TO MAILBOX # ***** 113 *****
             INC   -(R2)           ; SET MSGTYP TO FATAL ERROR
             HALT
             CLR   R0              ; CC'S NOT CORRECT
             INC   R0
             SCC   (R0)            ; SET CC=1011
             CLZ
             TSTB  (R0)            ; TRY TO TST AN ODD BYTE
             BVS   SNMB1C
             BCS   SNMB1C
             BMI   SNMB1C
             BEQ   TST62
             ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS      =====
             ; CONDITIONAL BRANCH INST. AND                  =====
             ; REPLACE THE MOVE INSTRUCTION                =====
             ; WHICH FOLLOWS W/ 752                      =====
      SNMB1C: MOV   #114, -(R2)    ; MOVE TO MAILBOX # ***** 114 *****
             INC   -(R2)           ; SET MSGTYP TO FATAL ERROR
             HALT
             ; CC'S NOT CORRECT
             ; OR SEQUENCE ERROR
      004244 005212 000061
      004246 C22712
      001026
      005000
      005010
      105110
      000277
      00C250
      105710
      102402
      101401
      100404
      004276
      012742 000113
      005242
      000000
      005000
      005200
      000277
      000244
      105710
      102403
      103402
      100401
      001404
      004330
      012742 000114
      005242
      000000

```

M111  
SGAAA.P11

```

2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216

      **** THIS TEST VERIFIES THE SINGLE-OPERAND NON-MODIFYING INSTRUCTIONS
      USING MODE 2. IT USES THE IDENTICAL PROCEDURE EMPLOYED IN THE
      MODE 1 TESTS. ADDITIONALLY, THE REGISTER IS CHECKED TO ASSURE THAT
      IT IS INCREMENTED PROPERLY.

      **** TEST 62 TEST MODE 2 WITH SOP NON-MODIFYING
      ****

004340 005212          0000E2
004342 022712          0000E2
004346 001C20          0000E2
004350 005000          0000E2
004352 005010          0000E2
004354 000277          0000E2
004356 000244          0000E2
004360 005720          0000E2
004362 102403          0000E2
004364 103402          0000E2
004366 100401          0000E2
004370 001404          0000E2

TST62: INC   (R2)          ; UPDATE TEST NUMBER
       CMP   #62,(R2)        ; SEQUENCE ERROR?
       BNE   TST63-10        ; BR TO ERROR HALT ON SEQ ERROR
       CLR   R0               ; INITIALIZE R0=0
       CLR   (R0)             ; CLEAR LOC 0
       SCC   (R0)             ; SET CC=1011
       CLZ
       TST   (R0)+            ; TRY TST W/ MODE 2
       BVS   SNM2A             ; CHECK CC=0100
       BCS   SNM2A             ;
       BMI   SNM2A             ;
       BEQ   SNM2B             ;

; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS           <=====
; CONDITIONAL BRANCH INST. AND                   <=====
; REPLACE THE MOVE INSTRUCTION                  <=====
; WHICH FOLLOWS W/ 767                         <=====

SNM2A: MOV   #115,-(R2)        ; MOVE TO MAILBOX * ***** 115 *****
       INC   -(R2)             ; SET MSGTYP TO FATAL ERROR
       HALT                      ; CC'S NOT CORRECT
       DEC   R0               ; RESET R0
       DEC   R0               ;
       BEQ   TST63             ;

; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS           <=====
; CONDITIONAL BRANCH INST. AND                   <=====
; REPLACE THE MOVE INSTRUCTION                  <=====
; WHICH FOLLOWS W/ 760                         <=====

004372 012742          000115
004376 005242          000115
004400 000000          000115
004402 005300          000115
004404 005300          000115
004406 001404          000115

SNM2B: MOV   #116,-(R2)        ; MOVE TO MAILBOX * ***** 116 *****
       INC   -(R2)             ; SET MSGTYP TO FATAL ERROR
       HALT                      ; MODE 2 DID NOT INC REQ CORRECTLY
                                    ; OR SEQUENCE ERROR

004410 012742          000116
004414 005242          000116
004416 000000          000116

```

```

2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229 004420 005212
2230 004422 022712 000063
2231 004426 001042
2232 004430 005000
2233 004432 005010
2234 004434 105110
2235 004436 000277
2236 004440 000250
2237 004442 105720
2238 004444 102402
2239 004446 101401
2240 004450 100404
2241
2242
2243
2244
2245 004452
2246 004452 012742 000117
2247 004456 005242
2248 004460 000000
2249 004462 005300
2250 004464 001404
2251
2252
2253
2254
2255 004466 012742 000120
2256 004472 005242
2257 004474 000000
2258 004476 005200
2259 004500 000277
2260 004502 000244
2261 004504 105720
2262 004506 102403
2263 004510 103402
2264 004512 100401
2265 004514 001404
2266
2267
2268
2269
2270 004516
2271 004516 012742 000121
2272 004522 005242

;***** THIS TEST VERIFIES MODE 2 SINGLE OPERAND NON-MODIFYING BYTE
;INSTRUCTIONS IT USES R0 TO POINT TO LOC. 0. WITH LOCATION 0
;SET TO 377 THE EVEN AND ODD BYTE IS TESTED WITH TSTB INSTRUCTIONS
;TO VERIFY THE CORRECT CC ARE SET. THE REGISTER IS CHECKED FOR
;PROPER INCREMENTING.

;***** TEST 63 TEST MODE 2 - BYTE W/ SOP NON-MODIFYING
;***** TST63: INC (R2) ;UPDATE TEST NUMBER
;           CMP #63,(R2) ;SEQUENCE ERROR?
;           BNE TST64-10 ;BR TO ERROR HALT ON SEQ ERROR
;           CLR R0 ;CLEAR R0
;           CLR (R0) ;CLEAR LOC 0
;           COMB (R0) ;SET LOC 0=377
;           SCC ;SET CC=0111
;           CLN
;           TSTB (R0)+ ;TRY TST OF EVEN BYTE
;           BVS SNMB2A
;           BLOS SNMB2A
;           BMI SNMB2B
;           TO SCOPE: CLEAR THE RIGHT BYTE OF THIS
;           CONDITIONAL BRANCH INST. AND
;           REPLACE THE MOVE INSTRUCTION
;           WHICH FOLLOWS W/ 767 <=====
;SNMB2A: MOV #117,-(R2) ;MOVE TO MAILBOX # ***** 117 *****
;           INC -(R2) ;SET MSGTYP TO FATAL ERROR
;           HALT ;CC'S NOT SET CORRECTLY
;SNMB2B: DEC R0 ;DECREMENT R0
;           BEQ SNMB2C
;           TO SCOPE: CLEAR THE RIGHT BYTE OF THIS
;           CONDITIONAL BRANCH INST. AND
;           REPLACE THE MOVE INSTRUCTION
;           WHICH FOLLOWS W/ 761 <=====
;           MOV #120,-(R2) ;MOVE TO MAILBOX # ***** 120 *****
;           INC -(R2) ;SET MSGTYP TO FATAL ERROR
;           HALT ;MODE 2 DID NOT INC REG CORRECTLY
;SNMB2C: INC R0 ;POINT TO ODD BYTE
;           SCC ;SET CC=1011
;           CLZ
;           TSTB (R0)+ ;TRY TST OF ODD BYTE
;           BVS SNMB2D
;           BCS SNMB2D
;           BMI SNMB2D
;           BEQ SNMB2E
;           TO SCOPE: CLEAR THE RIGHT BYTE OF THIS
;           CONDITIONAL BRANCH INST. AND
;           REPLACE THE MOVE INSTRUCTION
;           WHICH FOLLOWS W/ 745 <=====
;SNMB2D: MOV #121,-(R2) ;MOVE TO MAILBOX # ***** 121 *****
;           INC -(R2) ;SET MSGTYP TO FATAL ERROR

```

MAINDEC-11 DSRH 11 04 CPU TEST MACY11 27(732) 06-OCT-76 14:01 PAGE 207  
J04  
SRRAA.PII 753 TEST MODE 2 - BYTE W/ SDR NON-MODIFYING

2273 004524 000000 SNMB2E: HALT ;CC'S NOT CORRECT  
2274 004526 005300 DEC RO  
2275 004530 005300 DEC RO  
2276 004532 001404 BEG TST64  
2277 : TO SCOPE: CLEAR THE RIGHT BYTE OF THIS /=====/  
2278 : CONDITIONAL BRANCH INST. AND /=====/  
2279 : REPLACE THE MOVE INSTRUCTION /=====/  
2280 : WHICH FOLLOWS W/ 736 /=====/  
2281 004534 012742 000122 MOV #122,-(R2) :MOVE TO MAILBOX # \*\*\*\*\* 122 \*\*\*\*\*  
2282 004540 005242 INC -(R2) :SET MSGTYP TO FATAL ERROR  
2283 004542 000000 HALT :R0 DID NOT INCREMENT PROPERLY  
2284 : OR SEQUENCE ERROR

2285  
 2286  
 2287  
 2288 THIS TEST VERIFIES MODE 3 SINGLE OPERAND NON-MODIFYING INSTRUCTIONS.  
 2289 A POINTER IN A TABLE AT LOC. 376 IS USED TO TEST LOCATION 0.  
 2290 THE CC'S AND THE REGISTER ARE CHECKED FOLLOWING THE  
 2291 TST MODE 3 INSTRUCTION.  
 2292  
 2293 TEST 64 TEST MODE 3 W/ SOP NON-MODIFYING INSTS  
 2294  
 2295 TST64: INC (R2) ;UPDATE TEST NUMBER  
 2296 004544 005212 000064 CMP #64, (R2) ;SEQUENCE ERROR?  
 2297 004546 022712 BNE TST65-10 ;BR TO ERROR HALT ON SEQ ERROR  
 2298 004552 001022 CLR R0 ;R0=0  
 2299 004554 005000 CLR (R0) ;CLEAR LOC 0  
 2300 004556 005010 COMB R0 ;R0=376  
 2301 004560 105100 DEC R0  
 2302 004562 005300 SCC CLZ  
 2303 004564 000277 TST J(R0)+ ;TRY TST W/ MODE 3  
 2304 004566 000244 BVS SNM3A ;CHECK CC=0100  
 2305 004570 005730 BCS SNM3A  
 2306 004572 102403 BMI SNM3A  
 2307 004574 103402 BEQ SNM3B  
 2308 004576 100401  
 2309 004600 001404  
 2310  
 2311  
 2312 : TO SCOPE: CLEAR THE RIGHT BYTE OF THIS <=====  
 2313 : CONDITIONAL BRANCH INST. AND <=====  
 2314 : REPLACE THE MOVE INSTRUCTION <=====  
 2315 : WHICH FOLLOWS W/ 765 <=====  
 2316 004602 012742 000123 SNM3A: MOV \*123,-(R2) ;MOVE TO MAILBOX # \*\*\*\*\* 123 \*\*\*\*\*  
 2317 004606 005242 INC -(R2) ;SET MSGTYP TO FATAL ERROR  
 2318 004610 000000 HALT ;CC'S NOT CORRECT  
 2319 004612 005300 DEC R0 ;R0=377  
 2320 004614 105100 COMB R0 ;R0=0  
 2321 004616 001404 BEQ TST65 : TO SCOPE: CLEAR THE RIGHT BYTE OF THIS <=====  
 2322 : CONDITIONAL BRANCH INST. AND <=====  
 2323 : REPLACE THE MOVE INSTRUCTION <=====  
 2324 : WHICH FOLLOWS W/ 756 <=====  
 2325 004620 012742 000124 SNM3B: MOV \*124,-(R2) ;MOVE TO MAILBOX # \*\*\*\*\* 124 \*\*\*\*\*  
 2326 004624 005242 INC -(R2) ;SET MSGTYP TO FATAL ERROR  
 2327 004626 000000 HALT ;MODE 3 DID NOT INC REG CORRECTLY  
 2328 ; OR SEQUENCE ERROR

MAINDEC-11-DGKAAH 11:04 CPU TEST  
DGKAAA.P11 T64 TEST MODE 3 W

MACY11 27(732) 06-OCT-76 14:01 PAGE 209  
SOP NON-MODIFYING INSTS

```

2329
2330
2331
2332      THIS TEST VERIFIES SOP NON-MODIFYING BYTE INSTRUCTIONS MODE 3
2333      LOC. 0 IS SET TO 377. TABLE AT LOC. 402-404 IS USED TO TEST
2334      BYTE 0 AND BYTE 1. THE REGISTER IS CHECKED FOR PROPER INCREMENTING AND
2335      THE CC'S ARE VERIFIED.
2336      THE TABLE AT LOC. 402-404 SHOULD CONTAIN 0 AND 1 BEFORE AND
2337      AFTER THE TEST IS RUN.
2338
2339      TEST 65      TEST MODE 3 - BYTES W/ SOP NON-MODIFYING INSTS.
2340
2341      TST65: INC   (R2)      ;UPDATE TEST NUMBER
2342      004630 005212      CMP   #65,(R2)    ;SEQUENCE ERROR?
2343      004632 022712      BNE   TST66-10   ;BR TO ERROR HALT ON SEQ ERROR
2344      004636 001036      CLR   R0        ;R0=0
2345      004640 005000      CLR   (R0)     ;CLEAR LOC 0
2346      004642 005010      COMB  (R0)     ;LOC. 0 =377
2347      004644 105110      COMB  R0
2348      004646 105100      INC   R0
2349      004650 005200      TST   (R0)+    ;R0=402
2350      004652 005720      SCC   R0        ;CC=0111
2351      004654 000277      CLN
2352      004656 000250      TSTB  @R0+      ;TRY TST OF EVEN BYTE
2353      004660 105730      BVS   SNMB3A    ;CHECK CC=1000
2354      004662 102402      BLOS  SNMB3A
2355      004664 101401      BMI   SNMB3B
2356      004666 100404      ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS      <=====
2357      ; CONDITIONAL BRANCH INST. AND      <=====
2358      ; REPLACE THE MOVE INSTRUCTION      <=====
2359      ; WHICH FOLLOWS W/ 764      <=====

2360      004670          SNMB3A: MOV   #125,-(R2)  ;MOVE TO MAILBOX # ***** 125 *****
2361      004670 012742 000125      INC   -(R2)      ;SET MSGTYP TO FATAL ERROR
2362      004674 005242      HALT
2363      004676 000000      SNMB3B: SCC
2364      004676 000277      CLZ
2365      004700          TSTB  @R0+      ;TRY TST OF ODD BYTE
2366      004702 000244      BVS   SNMB3C    ;CHECK CC=0100
2367      004704 105730      BCS   SNMB3C
2368      004706 102403      BMI   SNMB3C
2369      004710 103402      BEQ   SNMB3D
2370      004712 100401      ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS      <=====
2371      004714 001404      ; CONDITIONAL BRANCH INST. AND      <=====
2372      ; REPLACE THE MOVE INSTRUCTION      <=====
2373      ; WHICH FOLLOWS W/ 751      <=====

2374      004716          SNMB3C: MOV   #126,-(R2)  ;MOVE TO MAILBOX # ***** 126 *****
2375      004716 012742 000125      INC   -(R2)      ;SET MSGTYP TO FATAL ERROR
2376      004722 005242      HALT
2377      004724 000000      SNMB3D: TST   (R0)+    ;R0=410
2378      004726 005720      TST   (R0)
2379      004730 005710      BMI   TST66
2380      004732 100404      ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS      <=====
2381      ; CONDITIONAL BRANCH INST. AND      <=====
2382
2383
2384

```

## M04

MAINDEC-11-DGKAA 11 04 CPU TEST MACY11 27(732) 06-OCT-76 14:01 PAGE 210  
DGKAAA.P11 \*55 TEST MODE 3 - BYTES W/ SOP NON-MODIFYING INSTS.

2385  
2386  
2387 004734 012742 000127  
2388 004740 005242  
2389 004742 000000  
2390  
2391  
2392  
2393  
2394  
2395  
2396  
2397  
2398  
2399  
2400  
2401  
2402 004744 005212  
2403 004746 022712 000066  
2404 004752 001017  
2405 004754 005000  
2406 004756 005010  
2407 004760 005120  
2408 004762 000277  
2409 004764 000244  
2410 004766 005740  
2411 004770 102402  
2412 004772 101401  
2413 004774 100404  
2414  
2415  
2416  
2417  
2418 004776  
2419 004776 012742 000130  
2420 005002 005242  
2421 005004 000000  
2422 005006 005700  
2423 005010 001404  
2424  
2425  
2426  
2427  
2428 005012 012742 000131  
2429 005016 005242  
2430 005020 000000  
2431

				REPLACE THE MOVE INSTRUCTION WHICH FOLLOWS W/ 742 ****= MOVE TO MAILBOX # ***** 127 ***** SET MSGTYP TO FATAL ERROR TSTB DID NOT INCREMENT R0 CORRECTLY OR SEQUENCE ERROR	<=====
*****					
THIS TEST VERIFIES MODE 4 SOP NON-MODIFYING INSTRUCTIONS. LOC. 0 IS SET TO -1 AND THE CC'S ARE SET TO THE COMPLEMENT OF THE EXPECTED RESULTS. R0 AND SET TO 2 AND A TST MODE 4 IS EXECUTED. THE CC'S ARE CHECKED WITH CONDITIONAL BRANCH INSTRUCTIONS AND THE REGISTER IS CHECKED FOR PROPER DECREMENTING.					
*****					
TEST 66 TEST MODE 4 W/ SOP NON-MODIFYING INSTS					
*****					
TST66: INC (R2) ;UPDATE TEST NUMBER CMP #66,(R2) ;SEQUENCE ERROR? BNE TST67-10 ;BR TO ERROR HALT ON SEQ ERROR CLR R0 ;R0=0 CLR (R0) ;LOC 0=0 COM (R0)+ ;LOC 0=-1 SCC ;SET CC=1011 CLZ TST -(R0) ;TRY TST W/ MODE 4 BVS SNM4A ;CHECK CC=0100 BLOS SNM4A BMI SNM4B					
; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS ; CONDITIONAL BRANCH INST. AND ; REPLACE THE MOVE INSTRUCTION WHICH FOLLOWS W/ 767					
SNM4A: MOV #130,-(R2) INC -(R2) HALT					
;MOVE TO MAILBOX # ***** 130 ***** ;SET MSGTYP TO FATAL ERROR ;CC'S NOT CORRECT					
SNM4B: TST R0 BEQ TST67					
; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS ; CONDITIONAL BRANCH INST. AND ; REPLACE THE MOVE INSTRUCTION WHICH FOLLOWS W/ 761					
MOV #131,-(R2) INC -(R2) HALT					
;MOVE TO MAILBOX # ***** 131 ***** ;SET MSGTYP TO FATAL ERROR ;TST MODE 4 DID NOT DEC R0 CORRECTLY ;OR SEQUENCE ERROR					

```

2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443 005022 005212      ;***** THIS TEST VERIFIES MODE 5 SOP NON-MODIFYING INSTRUCTIONS.
2444 005024 022712 000067 ;IT USES A POINTER AT LOC. 376 TO TEST LOC. D. R0 IS SET
2445 005030 001022      ;TO 400, A TST MODE 5 INSTRUCTION IS EXECUTED AND THE CC'S CHECKED.
2446 005032 005000      ;R0 IS CHECKED TO INSURE PROPER DECREMENTING.
2447 005034 005010
2448 005036 005110
2449 005040 105100
2450 005042 005200
2451 005044 000277
2452 005046 000250
2453 005050 005750
2454 005052 102402
2455 005054 101401
2456 005056 100404      ;TEST 67 TEST MODE 5 W/ SOP NON-MODIFYING INSTS
2457
2458
2459
2460
2461 005060      ;ST67: INC (R2) ;UPDATE TEST NUMBER
2462 005060 012742 000132 ;CMP #67, (R2) ;SEQUENCE ERROR?
2463 005064 005242      ;BNE TST70-10 ;BR TO ERROR HALT ON SEQ ERROR
2464 005066 000000      ;CLR R0 ;R0=0
2465 005070 005200      ;CLR (R0) ;LOC 0=0
2466 005072 105100      ;COMB R0 ;LOC 0=-1
2467 005074 001404      ;INC R0 ;R0=377
2468
2469
2470
2471
2472 005076 012742 000133 ;SCC ;SET CC=0111
2473 005102 005242      ;CLN
2474 005104 000000      ;TST @-(R0) ;TRY TST W/ MODE 5
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2660
2661
2662
2663
2664
2665
2666
2667
2668
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2679
2680
2681
2682
2683
2684
2685
2686
2687
2688
2689
2690
2691
2692
2693
2694
2695
2696
2697
2698
2699
2700
2701
2702
2703
2704
2705
2706
2707
2708
2709
2710
2711
2712
2713
2714
2715
2716
2717
2718
2719
2720
2721
2722
2723
2724
2725
2726
2727
2728
2729
2730
2731
2732
2733
2734
2735
2736
2737
2738
2739
2740
2741
2742
2743
2744
2745
2746
2747
2748
2749
2750
2751
2752
2753
2754
2755
2756
2757
2758
2759
2760
2761
2762
2763
2764
2765
2766
2767
2768
2769
2770
2771
2772
2773
2774
2775
2776
2777
2778
2779
2780
2781
2782
2783
2784
2785
2786
2787
2788
2789
2790
2791
2792
2793
2794
2795
2796
2797
2798
2799
2800
2801
2802
2803
2804
2805
2806
2807
2808
2809
2810
2811
2812
2813
2814
2815
2816
2817
2818
2819
2820
2821
2822
2823
2824
2825
2826
2827
2828
2829
2830
2831
2832
2833
2834
2835
2836
2837
2838
2839
2840
2841
2842
2843
2844
2845
2846
2847
2848
2849
2850
2851
2852
2853
2854
2855
2856
2857
2858
2859
2860
2861
2862
2863
2864
2865
2866
2867
2868
2869
2870
2871
2872
2873
2874
2875
2876
2877
2878
2879
2880
2881
2882
2883
2884
2885
2886
2887
2888
2889
2890
2891
2892
2893
2894
2895
2896
2897
2898
2899
2900
2901
2902
2903
2904
2905
2906
2907
2908
2909
2910
2911
2912
2913
2914
2915
2916
2917
2918
2919
2920
2921
2922
2923
2924
2925
2926
2927
2928
2929
2930
2931
2932
2933
2934
2935
2936
2937
2938
2939
2940
2941
2942
2943
2944
2945
2946
2947
2948
2949
2950
2951
2952
2953
2954
2955
2956
2957
2958
2959
2960
2961
2962
2963
2964
2965
2966
2967
2968
2969
2970
2971
2972
2973
2974
2975
2976
2977
2978
2979
2980
2981
2982
2983
2984
2985
2986
2987
2988
2989
2990
2991
2992
2993
2994
2995
2996
2997
2998
2999
2999
3000
3001
3002
3003
3004
3005
3006
3007
3008
3009
3010
3011
3012
3013
3014
3015
3016
3017
3018
3019
3020
3021
3022
3023
3024
3025
3026
3027
3028
3029
3030
3031
3032
3033
3034
3035
3036
3037
3038
3039
3040
3041
3042
3043
3044
3045
3046
3047
3048
3049
3050
3051
3052
3053
3054
3055
3056
3057
3058
3059
3060
3061
3062
3063
3064
3065
3066
3067
3068
3069
3070
3071
3072
3073
3074
3075
3076
3077
3078
3079
3080
3081
3082
3083
3084
3085
3086
3087
3088
3089
3090
3091
3092
3093
3094
3095
3096
3097
3098
3099
3099
3100
3101
3102
3103
3104
3105
3106
3107
3108
3109
3110
3111
3112
3113
3114
3115
3116
3117
3118
3119
3119
3120
3121
3122
3123
3124
3125
3126
3127
3128
3129
3129
3130
3131
3132
3133
3134
3135
3136
3137
3138
3139
3139
3140
3141
3142
3143
3144
3145
3146
3147
3148
3149
3149
3150
3151
3152
3153
3154
3155
3156
3157
3158
3159
3159
3160
3161
3162
3163
3164
3165
3166
3167
3168
3169
3169
3170
3171
3172
3173
3174
3175
3176
3177
3178
3179
3179
3180
3181
3182
3183
3184
3185
3186
3187
3188
3189
3189
3190
3191
3192
3193
3194
3195
3196
3197
3198
3199
3199
3200
3201
3202
3203
3204
3205
3206
3207
3208
3209
3209
3210
3211
3212
3213
3214
3215
3216
3217
3218
3219
3219
3220
3221
3222
3223
3224
3225
3226
3227
3228
3229
3229
3230
3231
3232
3233
3234
3235
3236
3237
3238
3239
3239
3240
3241
3242
3243
3244
3245
3246
3247
3248
3249
3249
3250
3251
3252
3253
3254
3255
3256
3257
3258
3259
3259
3260
3261
3262
3263
3264
3265
3266
3267
3268
3269
3269
3270
3271
3272
3273
3274
3275
3276
3277
3278
3279
3279
3280
3281
3282
3283
3284
3285
3286
3287
3288
3289
3289
3290
3291
3292
3293
3294
3295
3296
3297
3298
3299
3299
3300
3301
3302
3303
3304
3305
3306
3307
3308
3309
3309
3310
3311
3312
3313
3314
3315
3316
3317
3318
3319
3319
3320
3321
3322
3323
3324
3325
3326
3327
3328
3329
3329
3330
3331
3332
3333
3334
3335
3336
3337
3338
3339
3339
3340
3341
3342
3343
3344
3345
3346
3347
3348
3349
3349
3350
3351
3352
3353
3354
3355
3356
3357
3358
3359
3359
3360
3361
3362
3363
3364
3365
3366
3367
3368
3369
3369
3370
3371
3372
3373
3374
3375
3376
3377
3378
3379
3379
3380
3381
3382
3383
3384
3385
3386
3387
3388
3389
3389
3390
3391
3392
3393
3394
3395
3396
3397
3398
3398
3399
3399
3400
3401
3402
3403
3404
3405
3406
3407
3408
3409
3409
3410
3411
3412
3413
3414
3415
3416
3417
3418
3419
3419
3420
3421
3422
3423
3424
3425
3426
3427
3428
3429
3429
3430
3431
3432
3433
3434
3435
3436
3437
3438
3439
3439
3440
3441
3442
3443
3444
3445
3446
3447
3448
3449
3449
3450
3451
3452
3453
3454
3455
3456
3457
3458
3459
3459
3460
3461
3462
3463
3464
3465
3466
3467
3468
3469
3469
3470
3471
3472
3473
3474
3475
3476
3477
3478
3479
3479
3480
3481
3482
3483
3484
3485
3486
3487
3488
3489
3489
3490
3491
3492
3493
3494
3495
3496
3497
3498
3498
3499
3499
3500
3501
3502
3503
3504
3505
3506
3507
3508
3509
3509
3510
3511
3512
3513
3514
3515
3516
3517
3518
3519
3519
3520
3521
3522
3523
3524
3525
3526
3527
3528
3529
3529
3530
3531
3532
3533
3534
3535
3536
3537
3538
3539
3539
3540
3541
3542
3543
3544
3545
3546
3547
3548
3549
3549
3550
3551
3552
3553
3554
3555
3556
3557
3558
3559
3559
3560
3561
3562
3563
3564
3565
3566
3567
3568
3569
3569
3570
3571
3572
3573
3574
3575
3576
3577
3578
3579
3579
3580
3581
3582
3583
3584
3585
3586
3587
3588
3589
3589
3590
3591
3592
3593
3594
3595
3596
3597
3598
3598
3599
3599
3600
3601
3602
3603
3604
3605
3606
3607
3608
3609
3609
3610
3611
3612
3613
3614
3615
3616
3617
3618
3619
3619
3620
3621
3622
3623
3624
3625
3626
3627
3628
3629
3629
3630
3631
3632
3633
3634
3635
3636
3637
3638
3639
3639
3640
3641
3642
3643
3644
3645
3646
3647
3648
3649
3649
3650
3651
3652
3653
3654
3655
3656
3657
3658
3659
3659
3660
3661
3662
3663
3664
3665
3666
3667
3668
3669
3669
3670
3671
3672
3673
3674
3675
3676
3677
3678
3679
3679
3680
3681
3682
3683
3684
3685
3686
3687
3688
3689
3689
3690
3691
3692
3693
3694
3695
3696
3697
3698
3698
3699
3699
3700
3701
3702
3703
3704
3705
3706
3707
3708
3709
3709
3710
3711
3712
3713
3714
3715
3716
3717
3718
3719
3719
3720
3721
3722
3723
3724
3725
3726
3727
3728
3729
3729
3730
3731
3732
3733
3734
3735
3736
3737
3738
3739
3739
3740
3741
3742
3743
3744
3745
3746
3747
3748
3749
3749
3750
3751
3752
3753
3754
3755
3756
3757
3758
3759
37
```

MAC111 277321 06-OCT-76 14:01 PAGE 2.2  
TEST MODE 6 SCP NON-MODIFYING INSTS

2476  
2477  
2478  
2479  
2480  
2481  
2482  
2483  
2484  
2485  
2486  
2487  
2488  
2489  
2490  
2491  
2492  
2493  
2494  
2495  
2496  
2497  
2498  
2499  
2500  
2501  
2502  
2503  
2504  
2505  
2506  
2507  
2508  
2509  
2510  
2511  
2512  
2513  
2514  
2515  
2516  
2517

005106 005212  
005110 022712 000070  
005114 001C21  
005116 005000  
005120 005010  
005122 005110  
005124 105100  
005126 000277  
005130 000250  
005132 005760 177401  
005136 102402  
005140 101400  
005142 100404

THIS TEST VERIFIES MODE 6 SCP NON-MODIFYING INSTRUCTIONS.  
R0 IS SET TO 377 AND A MODE 6 TST INSTRUCTION IS EXECUTED  
USING R0 AND AN OFFSET OF -377. THE CC'S ARE CHECKED AS WELL  
AS R0 TO INSURE IT WAS NOT ALTERED.

TEST 70 TEST MODE 6 W/ SCP NON-MODIFYING INSTS

ST70:	INC (R2)	UPDATE TEST NUMBER
	CMP #70, (R2)	SEQUENCE ERROR?
	BNE TST71-10	BR TO ERROR HALT ON SEQ ERROR
	CLR R0	R0=0
	CLR (R0)	LOC 0=0
	COM (R0)	LOC 0=-1
	COMB R0	R0=377
	SCC	SET CC=0111
	CLN	
	TST -377(R0)	TRY TST W/ MODE 6
	BVS SNM6A	CHECK CC=1000
	BLOS SNM6A	
	BMI SNM6B	

; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
; CONDITIONAL BRANCH INST. AND  
; REPLACE THE MOVE INSTRUCTION  
; WHICH FOLLOWS W/ 765

005144 012742 000134  
005144 005242  
005150 000000  
005152 105100  
005156 001404

SNM6A:	MOV #134,-(R2)	MOVE TO MAILBOX # ***** 134 *****
	INC -(R2)	SET MSGTYP TO FATAL ERROR
	HALT	CC'S INCORRECT

; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
; CONDITIONAL BRANCH INST. AND  
; REPLACE THE MOVE INSTRUCTION  
; WHICH FOLLOWS W/ 757

005160 012742 000135  
005164 005242  
005166 000000

SNM6B:	COMB R0	MOVE TO MAILBOX # ***** 135 *****
	BEQ TST71	SET MSGTYP TO FATAL ERROR

; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
; CONDITIONAL BRANCH INST. AND  
; REPLACE THE MOVE INSTRUCTION  
; WHICH FOLLOWS W/ 757

MOV #135,-(R2)	MOVE TO MAILBOX # ***** 135 *****
INC -(R2)	SET MSGTYP TO FATAL ERROR
HALT	TST MODE 6 INCORRECTLY CHANGED RC ; OR SEQUENCE ERROR

TEST MODE 7 W TEST MODE 7 W

THIS TEST VERIFIES MODE 7 SOP NON-MODIFYING INSTRUCTIONS.  
 IT USES A POINTER TO LOC. 0 STORED AT LOC. 400 TO TST LOC. 0.  
 R0 IS SET TO 377 AND LOC. 0 IS TESTED THRU THE POINTER AT 400 USING  
 R0 AND AN OFFSET OF 1.

2518	*****						
2519	*****						
2520	*****						
2521	*****						
2522	*****						
2523	*****						
2524	*****						
2525	*****						
2526	*****						
2527	*****						
2528	*****						
2529	005170	005212					
2530	005172	022712	000071				
2531	005176	001021					
2532	005200	005000					
2533	005202	005010					
2534	005204	005110					
2535	005206	105100					
2536	005210	000277					
2537	005212	000250					
2538	005214	005770	000001				
2539	005220	102402					
2540	005222	101401					
2541	005224	100404					
2542							
2543							
2544							
2545							
2546	005226						
2547	005226	012742	000136				
2548	005232	005242					
2549	005234	000000					
2550	005236	105100					
2551	005240	001404					
2552							
2553							
2554							
2555							
2556	005242	012742	000137				
2557	005246	005242					
2558	005250	000000					
2559							

\*\*\*\*\* THIS TEST VERIFIES MODE 7 SOP NON-MODIFYING INSTRUCTIONS.  
 IT USES A POINTER TO LOC. 0 STORED AT LOC. 400 TO TST LOC. 0.  
 R0 IS SET TO 377 AND LOC. 0 IS TESTED THRU THE POINTER AT 400 USING  
 R0 AND AN OFFSET OF 1.

TEST 71 TEST MODE 7 W/ SOP NON-MODIFYING INSTS.

TST71: INC (R2) ;UPDATE TEST NUMBER  
 CMP #71, (R2) ;SEQUENCE ERROR?  
 BNE TST72-10 ;BR TO ERROR HALT ON SEQ ERROR  
 CLR R0 ;R0=0  
 CLR (R0) ;LOC 0=0  
 COM (R0) ;LOC 0=-1  
 COMB R0 ;R0=377  
 SCC ;CC=0111  
 CLN ;  
 TST J1(R0) ;TRY TST W/ MODE 7  
 BVS SNM7A ;CHECK CC=1000  
 BLOS SNM7A ;  
 BMI SNM7B ;  
 ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
 ; CONDITIONAL BRANCH INST. AND  
 ; REPLACE THE MOVE INSTRUCTION  
 ; WHICH FOLLOWS W/ 765  
 ;  
 SNM7A: MOV #136, -(R2) ;MOVE TO MAILBOX # \*\*\*\*\* 136 \*\*\*\*\*  
 INC -(R2) ;SET MSGTYP TO FATAL ERROR  
 HALT ;CC'S NOT CORRECT  
 ;R0=0  
 SNM7B: COMB R0 ;  
 SEC TST72 ;  
 ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
 ; CONDITIONAL BRANCH INST. AND  
 ; REPLACE THE MOVE INSTRUCTION  
 ; WHICH FOLLOWS W/ 757  
 ;  
 MOV #137, -(R2) ;MOVE TO MAILBOX # \*\*\*\*\* 137 \*\*\*\*\*  
 INC -(R2) ;SET MSGTYP TO FATAL ERROR  
 HALT ;TST MODE 7 INCORRECTLY CHANGED RC  
 ; OR SEQUENCE ERROR

2560  
 2561  
 2562  
 2563        THIS TEST VERIFIES MODE 0 DOUBLE OPERAND INSTRUCTIONS. IT SETS  
 2564        DATA IN R0 AND P4 AND USES THE ADD INSTRUCTION TO TEST THE DOP  
 2565        MICROCODE.  
 2566  
 2567  
 2568        TEST 72        TEST MODE 0 DOUBLE-OPERAND (DOP) INSTS.  
 2569  
 2570        005252 005212        000072        TST72: INC (R2)        ; UPDATE TEST NUMBER  
 2571        005254 022712        ; CMP #72, (R2)        ; SEQUENCE ERROR?  
 2572        005260 001006        ; BNE TST73-10        ; BR TO ERROR HALT ON SEQ ERROR  
 2573        005262 005000        ; CLR R0        ; R0=0  
 2574        005264 005100        ; COM R0        ; R0=-1  
 2575        005266 005004        ; CLR R4        ; R4=0  
 2576        005270 060004        ; ADD R0, R4        ; TRY ADD: R4=-1  
 2577        005272 005204        ; INC R4        ; R4=0  
 2578        005274 001404        ; BEQ TST73        ;  
 2579        ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS        <=====  
 2580        ; CONDITIONAL BRANCH INST. AND        <=====  
 2581        ; REPLACE THE MOVE INSTRUCTION        <=====  
 2582        ; WHICH FOLLOWS W/ 772        <=====  
 2583        005276 012742        000140        MOV #140, -(R2)        ; MOVE TO MAILBOX # \*\*\*\*\* 140 \*\*\*\*\*  
 2584        005302 005242        ; INC -(R2)        ; SET MSGTYP TO FATAL ERROR  
 2585        005304 000000        ; HALT        ; ADD INST. FAILED W/ MODE 0  
 2586        ; OR SEQUENCE ERROR  
 2587  
 2588  
 2589        THIS TEST VERIFIES THE MOVE INSTRUCTION WITH MODE 0 TO MODE 0.  
 2590        THIS TEST IS NECESSARY BECAUSE THIS PARTICULAR INSTRUCTION UTILIZES UNIQUE  
 2591        MICROCODE.  
 2592  
 2593        TEST 73        MOV MODE 0 TO MODE 0  
 2594  
 2595        005306 005212        000073        TST73: INC (R2)        ; UPDATE TEST NUMBER  
 2596        005310 022712        ; CMP #73, (R2)        ; SEQUENCE ERROR?  
 2597        005314 001006        ; BNE TST74-10        ; BR TO ERROR HALT ON SEQ ERROR  
 2598        005316 005000        ; CLR R0        ; R0=0  
 2599        005320 005004        ; CLR R4        ; R4=0  
 2600        005322 005100        ; COM R0        ; R0=-1  
 2601        005324 010004        ; MOV R0, R4        ; TRY MOVE -1 TO R4  
 2602        005326 005204        ; INC R4        ; INC R4  
 2603        005330 001404        ; BEQ TST74        ;  
 2604        ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS        <=====  
 2605        ; CONDITIONAL BRANCH INST. AND        <=====  
 2606        ; REPLACE THE MOVE INSTRUCTION        <=====  
 2607        ; WHICH FOLLOWS W/ 772        <=====  
 2608        005332 012742        000141        MOV #141, -(R2)        ; MOVE TO MAILBOX # \*\*\*\*\* 141 \*\*\*\*\*  
 2609        005336 005242        ; INC -(R2)        ; SET MSGTYP TO FATAL ERROR  
 2610        005340 000000        ; HALT        ; MOVE FAILED MODE 0 TO MODE 0  
 2611        ; OR SEQUENCE ERROR  
 2612  
 2613

2617  
 2618  
 2619  
 2620  
 2621  
 2622  
 2623  
 2624 THIS TEST QUICKLY VERIFIES THE REMAINING DOP MODIFYING INSTRUCTIONS  
 2625 WITH MODE 0 TO PROVIDE A BASELINE FOR SUBSEQUENT TESTS.  
 2626 SINGLE OPERAND INSTRUCTIONS ARE USED TO SET UP DATA IN R0 AND R4  
 2627 BEFORE EACH OF THE SEVERAL DOP MODIFYING INSTRUCTIONS ARE USED AND  
 2628 VERIFIED.  
 2629  
 2630 TEST 74 TEST ALL THE DOP INSTRUCTIONS W/ SOURCE MODE 0  
 2631 2632 2633 2634 2635 2636 2637 2638 2639 2640 2641 2642 2643 2644 2645 2646 2647 2648 2649 2650 2651 2652 2653 2654 2655 2656 2657 2658 2659 2660 2661 2662 2663 2664 2665 2666 2667 2668 2669

005342	005212	000074	INC	(R2)	; UPDATE TEST NUMBER	=====
005344	022712		CMP	#74, (R2)	; SEQUENCE ERROR?	=====
005350	001051		BNE	TST75-10	; BR TO ERROR HALT ON SEQ ERROR	=====
005352	005000		CLR	R0	; R0=0	=====
005354	010004	MOV	R0, R4	; TRY MOVE MODE 0,0	=====	
005356	001404	SEQ	DOP0A			
005360	012742	000142	MOV	#142, -(R2)	; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS	=====
005364	005242		INC	-(R2)	CONDITIONAL BRANCH INST. AND	=====
005366	000000		HALT		REPLACE THE MOVE INSTRUCTION	=====
005370	005200		DOP0A:	INC	WHICH FOLLOWS W/ 775	=====
005372	005100			COM	MOVE TO MAILBOX # ***** 142 *****	=====
005374	005104			COM	SET MSGTYP TO FATAL ERROR	=====
005376	040004			BIC	Z-BIT NOT SET	=====
005400	005304			DEC	RO=1	=====
005402	001404		BEQ	RO=177776	=====	
005404	012742	000143	MOV	R4	TRY BIC: R4=1	=====
005410	005242		INC	RO, R4	R4=0	=====
005412	000000		HALT			=====
005414	050004		DOP0B:	BIS	TO SCOPE: CLEAR THE RIGHT BYTE OF THIS	=====
005416	005204			INC	CONDITIONAL BRANCH INST. AND	=====
005420	005204			INC	REPLACE THE MOVE INSTRUCTION	=====
005422	001404			BEQ	WHICH FOLLOWS W/ 763	=====
005424	012742			MOV	MOVE TO MAILBOX # ***** 143 *****	=====
005430	005242	000144	INC	-(R2)	SET MSGTYP TO FATAL ERROR	=====
005432	000000		HALT		BIC CLEAR RESULT INCORRECT	=====
005434	005000		DOP0C:	BIS	TRY BIS: R4=177777	=====
005436	105100			INC	R4=0	=====
005440	005004			INC		=====
005442	005104			BEQ	TO SCOPE: CLEAR THE RIGHT BYTE OF THIS	=====
005444	040004			CLR	CONDITIONAL BRANCH INST. AND	=====
005446	060004			COMB	REPLACE THE MOVE INSTRUCTION	=====
005450	005204			CLR	WHICH FOLLOWS W/ 753	=====
				ADD	MOVE TO MAILBOX # ***** 144 *****	=====
			INC	SET MSGTYP TO FATAL ERROR	=====	
				RESULT OF BIS INCORRECT	=====	
				RO=0	=====	
				RO=377	=====	
				R4=0	=====	
				R4=177777	=====	
				R4=177400	=====	
				TRY ADD: R4=177777	=====	
				R4=0	=====	

MAINDEC-11-CPU-AA 11 04 08 TEST MAC 11 27,732' 06-OCT-76 14:01 PAGE 2.6  
PROGRAM.P11 TEST ALL THE DOP INSTRUCTIONS W SOURCE MODE C

2670	005452	001404		BEQ	DOP0D		
2671						TO SCOPE: CLEAR THE RIGHT BYTE OF THIS	=
2672						CONDITIONAL BRANCH INST. AND	= =
2673						REPLACE THE MOVE INSTRUCTION	= =
2674						WHICH FOLLOWS W/ 737	= ==
2675	005454	012742	000145	MOV	*145,-(R2)	MOVE TO MAILBOX # ***** 145 *****	
2676	005460	005242		INC	-(R2)	SET MSGTYP TO FATAL ERROR	
2677	005462	000000		HALT		RESULT OF ADD INCORRECT	
2678	005464	160004		DOP0D:	SUB R0,R4	177401=R4	
2679	005466	105404			NEGB R4	R4=177777	
2680	005470	005204			INC R4	R0=0	
2681	005472	001404			BEQ TST75		
2682						TO SCOPE: CLEAR THE RIGHT BYTE OF THIS	= ==
2683						CONDITIONAL BRANCH INST. AND	= ==
2684						REPLACE THE MOVE INSTRUCTION	= ==
2685						WHICH FOLLOWS W/ 727	= ==
2686	005474	012742	000146	MOV	*146,-(R2)	MOVE TO MAILBOX # ***** 146 *****	
2687	005500	005242		INC	-(R2)	SET MSGTYP TO FATAL ERROR	
2688	005502	000000		HALT		RESULT OF SUB INCORRECT	
2689						; OR SEQUENCE ERROR	

2690  
 2691  
 2692  
 2693        THIS TEST VERIFIES MODE 0 DOP NON-MODIFYING INSTRUCTIONS.  
 2694        RO AND R4 ARE PRESET TO 0 AND 1 RESPECTIVELY. COMPARE INSTRUCTIONS ARE  
 2695        THEN EXECUTED AND CHECKED. FIRST R4 IS COMPARED TO RO THEN RO TO R4.  
 2696  
 2697        TEST 75      TEST DOP NON-MODIFYING INST. W/ SOURCE MODE 0  
 2698  
 2699

2700 005504 005212	000075	TST75: INC (R2)	; UPDATE TEST NUMBER	(=====)
2701 005506 022712		CMP #75, (R2)	; SEQUENCE ERROR?	(=====)
2702 005512 001042		BNE TST76-10	; BR TO ERROR HALT ON SEQ ERROR	(=====)
2703 005514 005000		CLR RO	; RO=0	(=====)
2704 005516 005004		CLR R4	; R4=0	(=====)
2705 005520 005204		INC R4	; R4=1	(=====)
2706 005522 020409		CMP R4, RO	; TRY COMPARE R4 TO RO	(=====)
2707 005524 003004		BGT DNM1		
2708			; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS	(=====)
2709			CONDITIONAL BRANCH INST. AND	(=====)
2710			REPLACE THE MOVE INSTRUCTION	(=====)
2711			WHICH FOLLOWS W/ 773	(=====)
2712 005526 012742	000147	DNM1: MOV \$147, -(R2)	MOVE TO MAILBOX # ***** 147 *****	(=====)
2713 005532 005242		INC -(R2)	SET MSGTYP TO FATAL ERROR	(=====)
2714 005534 000000		HALT	CC'S NOT CORRECT FOR CMP	(=====)
2715 005536 020004		CMP RO, R4	TRY COMPARE RO TO R4	(=====)
2716 005540 002404		BLT DNM2		
2717			; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS	(=====)
2718			CONDITIONAL BRANCH INST. AND	(=====)
2719			REPLACE THE MOVE INSTRUCTION	(=====)
2720			WHICH FOLLOWS W/ 765	(=====)
2721 005542 012742	000150	DNM2: MOV \$150, -(R2)	MOVE TO MAILBOX # ***** 150 *****	(=====)
2722 005546 005242		INC -(R2)	SET MSGTYP TO FATAL ERROR	(=====)
2723 005550 000000		HALT	CC'S NOT CORRECT FOR CMP	(=====)
2724 005552 005200		INC RO	R4=0	(=====)
2725 005554 020400		CMP R4, RO	TRY COMPARE R4=1 TO RO=1	(=====)
2726 005556 001404		BEQ DNM3		
2727			; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS	(=====)
2728			CONDITIONAL BRANCH INST. AND	(=====)
2729			REPLACE THE MOVE INSTRUCTION	(=====)
2730			WHICH FOLLOWS W/ 756	(=====)
2731 005560 012742	000151	DNM3: MOV \$151, -(R2)	MOVE TO MAILBOX # ***** 151 *****	(=====)
2732 005564 005242		INC -(R2)	SET MSGTYP TO FATAL ERROR	(=====)
2733 005566 000000		HALT	CC'S NOT CORRECT (Z=1) FOR CMP	(=====)
2734 005570 005000		CLR RO	RO=0	(=====)
2735 005572 005100		COM RO	RO=177777	(=====)
2736 005574 005004		CLR R4	R4=0	(=====)
2737 005576 030004		BIT RO, R4	TRY BIT RO TO R4	(=====)
2738 005600 001404		BEQ DNM4		
2739			; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS	(=====)
2740			CONDITIONAL BRANCH INST. AND	(=====)
2741			REPLACE THE MOVE INSTRUCTION	(=====)
2742			WHICH FOLLOWS W/ 745	(=====)
2743 005602 012742	000152	DNM4: MOV \$152, -(R2)	MOVE TO MAILBOX # ***** 152 *****	(=====)
2744 005606 005242		INC -(R2)	SET MSGTYP TO FATAL ERROR	(=====)
2745 005610 000000		HALT	CC'S NOT CORRECT FOR BIT	(=====)

MAINDEC-11-DGAR2 : 04 SE TEST MACYII 27.732 06-OCT-76 14:01 PAGE 219  
DGAR2.P11 775 TEST FOR NON-MODIFYING INST. W/ SOURCE MODE C

2746 005612 005304	CNM4:	DEC	R4	: R4=177777	
2747 005614 030004		SIT	R0 P4	: TRY BIT AGAIN	
2748 005616 100404		BMI	TS+76		
2749				: TO SCOPE: CLEAR THE RIGHT BYTE OF THIS	/====
2750				CONDITIONAL BRANCH INST. AND	/====
2751				REPLACE THE MOVE INSTRUCTION	/====
2752				WHICH FOLLOWS W/ 736	/====
2753 005620 0.2742 000153	MOV	*153,-(R2)		: MOVE TO MAILBOX * ***** 153 *****	
2754 005624 005242	INC	-(R2)		: SET MSGTYP TO FATAL ERROR	
2755 005626 000000	HALT			: CC'S NOT CORRECT FOR BIT	
2756				OR SEQUENCE ERROR	
2757				*****	
2758					
2759					
2760				THIS TEST VERIFIES MODE 1 DOP INSTRUCTIONS. R0 IS SET TO -1	
2761				AND LOC 0 TO 1. R4 IS THEN CLEARED AND USED TO POINT TO LOC 0.	
2762				IN THE ADD MODE 1 INSTRUCTION, LOC 0 IS ADDED TO R0 AND THE	
2763				RESULTS VERIFIED.	
2764				*****	
2765				TEST 76 TEST MODE 1 W/ DOP INST.	
2766				*****	
2767					
2768 005630 005212	TST76:	INC	(R2)	: UPDATE TEST NUMBER	
2769 005632 022712		CMP	*76,(R2)	: SEQUENCE ERROR?	
2770 005636 001007		BNE	TST77-10	: BR TO ERROR HALT ON SEQ ERRCR	
2771 005640 005000		CLR	R0	: R0=0	
2772 005642 005100		COM	R0	: R0=177777	
2773 005644 005004		CLR	R4	: R4=0	
2774 005646 005014		CLR	(R4)	: LOC 0=0	
2775 005650 005214		INC	(R4)	: LOC 0=1	
2776 005652 061400		ADD	(R4),R0	: TRY ADD SOURCE MODE 1	
2777 005654 001404		BEQ	TST77		
2778				: TO SCOPE: CLEAR THE RIGHT BYTE OF THIS	<====
2779				CONDITIONAL BRANCH INST. AND	<====
2780				REPLACE THE MOVE INSTRUCTION	<====
2781				WHICH FOLLOWS W/ 771	<====
2782 005656 012742 000154	MOV	*154,-(R2)		: MOVE TO MAILBOX * ***** 154 *****	
2783 005662 005242	INC	-(R2)		: SET MSGTYP TO FATAL ERROR	
2784 005664 000000	HALT			: RESULT OF ADD INCORRECT	
2785				OR SEQUENCE ERROR	

2786  
2787  
2788  
2789  
2790 THIS TEST VERIFIES MODE 1 DOP BYTE INSTRUCTIONS WHICH ADDRESS  
2791 :EVEN BYTES. LOC. 0 IS SET TO -1 AND R4 IS CLEARED. THEN R4 IS  
2792 :SET TO -1 USING A BISB THRU R0 WITH MODE 1.  
2793  
2794 TEST 77 TEST MODE 1 - EVEN BYTE W/ DOP INSTS.  
2795  
2796 005666 005212 TST77: INC (R2) ;UPDATE TEST NUMBER  
2797 005670 022712 000077 CMP #77,(R2) ;SEQUENCE ERROR?  
2798 005674 001007 BNE TST100-10 ;BR TO ERROR HALT ON SEQ ERROR  
2799 005676 005000 CLR R0 ;R0=0  
2800 005700 005010 CLR (R0) ;LOC. 0=0  
2801 005702 005110 COM (R0) ;LOC. 0=177777  
2802 005704 005004 CLR R4 ;R4=0  
2803 005706 151004 BISB (R0),R4 ;TRY MODE 1- EVEN BYTE W/ DOP  
2804 005710 105104 CCMB R4 ;R4=0  
2805 005712 001404 BEQ TST100 ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS (=====  
2806 :CONDITIONAL BRANCH INST. AND (=====  
2807 :REPLACE THE MOVE INSTRUCTION (=====  
2808 :WHICH FOLLOWS W/ 771 (=====  
2809  
2810 005714 012742 000155 MOV #155,-(R2) ;MOVE TO MAILBOX \* \*\*\*\*\* 155 \*\*\*\*\*  
2811 005720 005242 INC -(R2) ;SET MSGTYP TO FATAL ERROR  
2812 005722 000000 HALT ;RESULT OF BISB IS INCORRECT  
2813 : OR SEQUENCE ERROR

MAINDEC-11-DGARAA\_11 04 CGO TEST  
DGARAA.PII TEST MODE : - EVEN BYTE W/ DOP INSTS.

2814  
 2815 ;\*\*\*\*\*  
 2816 ;  
 2817 ; THIS TEST VERIFIES MODE 1 DOP NON-MODIFYING INSTRUCTIONS  
 2818 ; WHICH ADDRESS EVEN BYTES. LOC. 0 IS SET TO -1 AND R0 IS CLEARED  
 2819 ; AND USED AS THE ADDRESSING REGISTER. R4 IS SET TO 377 AND A  
 2820 ; MODE 1,0 CMPB INSTRUCTION IS USED THE RESULTS VERIFIED.  
 2821  
 2822 ;\*\*\*\*\*  
 2823 ; TEST 100 TEST MODE 1 - EVEN BYTE W/ DOP NON-MODIFYING INST.  
 2824 ;\*\*\*\*\*  
 2825 005724 005212 000100  
 2826 005726 022712 000100  
 2827 005732 001007  
 2828 005734 005000  
 2829 005736 005010  
 2830 005740 005110  
 2831 005742 005004  
 2832 005744 105104  
 2833 005746 121004  
 2834 005750 001404  
 TST100: INC (R2) ;UPDATE TEST NUMBER  
 CMP #100, (R2) ;SEQUENCE ERROR?  
 BNE TST101-10 ;BR TO ERROR HALT ON SEQ ERROR  
 CLR R0 ;R0=0  
 CLR (R0) ;LOC 0=0  
 COM (R0) ;LOC 0=177777  
 CLR R4 ;R4=0  
 COMB R4 ;R4=377  
 CMPB (R0), P4 ;TRY MODE 1 - EVEN BYTE W/ DOP NON-MODIFYING  
 BEQ TST101 ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS <=====  
 ; CONDITIONAL BRANCH INST. AND <=====  
 ; REPLACE THE MOVE INSTRUCTION <=====  
 ; WHICH FOLLOWS W/ 771 <=====  
 2835 005752 012742 000156  
 2836 005756 005242  
 2837 005760 000000  
 MOV #156, -(R2) ;MOVE TO MAILBOX # \*\*\*\*\* 156 \*\*\*\*\*  
 INC -(R2) ;SET MSGTYP TO FATAL ERROR  
 HALT ;RESULT OF CMPB INCORRECT  
 ; OR SEQUENCE ERROR

MAINDEC-11-DGKAA 11 04 CPU TEST MACYII 27(732) 06-OCT-76 14:01 PAGE 221  
DGKAAA.P11 \*100 \*TEST MODE : - EVEN BYTE W/ DOP NON-MODIFYING INST.

2843

2844

2845

2846

2847

2848

2849

2850

2851

2852

2853

2854

2855

2856

2857

2858

2859

2860

2861

2862

2863

2864

2865

2866

2867

2868

2869

2870

2871

2872

2873

2874

2875

2876

2877

2878

2879

2880

2881

2882

2883

2884

2885

2886

2887

THIS TEST VERIFIES MODE 1,0 MOVB INSTRUCTIONS WHICH ADDRESS EVEN BYTES. LOC. 0 IS SET TO 177400, R0 IS CLEARED AND R4 IS SET TO -1. MOVB ARE USED TO MOVE BYTE 0 TO R4. THIS VERIFIES THAT THE PROPER BYTE WAS SELECTED AND THAT THE SIGN-X-TEND FUNCTION WITH MODE 0.  
THEN LOC. 0 IS COMPLEMENTED AND THE SAME PROCEDURE EXERCISES THE LOGIC FOR COMPLEMENTARY DATA.  
THIS TEST EXERCISES UNIQUE MICROCODE.

				TEST 101 TEST MOV INSTRUCTION MODE 1,0 EVEN BYTE
				TST101: INC (R2) ;UPDATE TEST NUMBER
005762	005212	000101		CMP #101, (R2) ;SEQUENCE ERROR?
005764	022712			BNE TST102-10 ;BR TO ERROR HALT ON SEQ ERROR
005770	001020			CLR R0 ;R0=0
005772	005000			CLR (R0) ;LOC 0=0
005774	005010			COMB (R0) ;LOC 0=177400
005776	105110			COM (R0)
006000	005110			CLR R4 ;R4=0
006002	005004			COM R4 ;R4=177777
006004	005104			MOVB (R0), R4 ;R4=0
006006	111004			TST R4 ;CHECK SIGN OF WORD
006010	005704			BEQ DOP1
006012	001404			TO SCOPE: CLEAR THE RIGHT BYTE OF THIS CONDITIONAL BRANCH INST. AND REPLACE THE MOVE INSTRUCTION WHICH FOLLOWS W/ 767 (====)
006014	012742	000157		MOVE TO MAILBOX # ***** 157 *****
006020	005242			INC -(R2) ;SET MSGTYP TO FATAL ERROR
006022	000000			HALT ;MOVB SHOULD SIGN X-TEND
006024	005110			COM (R0) ;LOC 0=177777
006026	111004			MOVB (R0), R4 ;DO MOVB W/ EVEN BYTE
006030	100404			BMI TST102
006032	012742	000160		TO SCOPE: CLEAR THE RIGHT BYTE OF THIS CONDITIONAL BRANCH INST. AND REPLACE THE MOVE INSTRUCTION WHICH FOLLOWS W/ 760 (====)
006036	005242			MOV #160, -(R2) ;MOVE TO MAILBOX # ***** 160 *****
006040	000000			INC -(R2) ;SET MSGTYP TO FATAL ERROR
				HALT ;MOVB SHOULD SIGN X-TEND ; OR SEQUENCE ERROR

MAINDEC-11-DGKAA 11 04 CPU TEST  
DGKAAA.P11 T101 TEST MOV INSTRUCTION MODE 1,0 EVEN BYTE

MACY11 27(732) 06-OCT-76 14:01 PAGE 222

2888  
 2889  
 2890  
 2891 THIS TEST VERIFIES MODE 1 DOP INSTRUCTIONS WHICH REFERENCE  
 2892 ODD BYTES. LOC. 0 IS SET TO 177400. R0 IS SET TO 0 AND R4 IS  
 2893 SET TO 1. THE BISB INSTRUCTION USES THE DATA IN BYTE 1 TO SET BYTE 0.  
 2894 THE RESULT IS CHECKED BY INCREMENTING THE WORD (LOC. 0) TO ZERO.  
 2895  
 2896 TEST 102 TEST MODE 1-ODD BYTE W/ DOP INSTS.  
 2897  
 2898 TST102: INC (R2) :UPDATE TEST NUMBER  
 2899 006042 005212 0001C2 CMP #102, (R2) :SEQUENCE ERROR?  
 2900 006044 022712 BNE TST103-10 :BR TO ERROR HALT ON SEQ ERROR  
 2901 006050 001010 CLR R0 :R0=0  
 2902 006052 005000 CLR (R0) :LOC. 0=0  
 2903 006054 005010 CLR R4 :R4=0  
 2904 006056 005004 INC R4 :R4=1  
 2905 006060 005204 COMB (R4) :LOC. 0=177400  
 2906 006062 105114 BISB (R4), (R0) :TRY TO BIS LOW ORDER BITS W/ MODE 1  
 2907 006064 151410 INC (R0) :CHECK RESULT  
 2908 006066 005210 BEQ TST103  
 2909 006070 001404  
 2910  
 2911  
 2912  
 2913  
 2914 006072 012742 000161 MOV #161, -(R2) :TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
 2915 006076 005242 INC -(R2) :CONDITIONAL BRANCH INST. AND  
 2916 006100 000000 HALT :REPLACE THE MOVE INSTRUCTION  
                           WHICH FOLLOWS W' 770  
                           MOVE TO MAILBOX \* \*\*\*\*\* 161 \*\*\*\*\*  
                           SET MSGTYP TO FATAL ERROR  
                           RESULT OF BISB INCORRECT  
                           OR SEQUENCE ERROR  
 < == =  
 <=====

MAINDEC-11-DGKAA 11:04 CPU TEST  
DGKAAA.P11 T102 TEST MODE 1-ODD BYTE W/ DOP INSTS.

MACY(1 27(732) 06-OCT-76 14:01 PAGE 223

2918  
 2919  
 2920  
 2921 THIS TEST VERIFIES MODE 2 DOP INSTRUCTIONS. LOC. 0 IS SET TO -1.  
 2922 RO IS CLEARED AND USED AS THE MODE 2 ADDRESSING REGISTER TO MOVE LOC. 0  
 2923 TO R7. THE DATA RESULTS ARE VERIFIED AND THE INCREMENTING OF THE REGISTER  
 2924 IS CHECKED.  
 2925  
 2926 TEST 103 TEST MODE 2 W/ DOP INSTS.  
 2927  
 2928 TST103: INC (R2) ;UPDATE TEST NUMBER  
 2929 006102 005212 0001C3 CMP #103, (R2) ;SEQUENCE ERROR?  
 2930 006104 022712 BNE TST104-10 ;BR TO ERROR HALT ON SEQ ERROR  
 2931 006110 001015 CLR RO ;RO=0  
 2932 006112 005000 CLR (R0) ;LOC. 0=0  
 2933 006114 005010 COM (R0) ;LOC. 0=177777  
 2934 006116 005110 MOV (R0)+, R4 ;TRY MOVE MODE 2,0  
 2935 006120 012004 INC R4 ;CHECK R4  
 2936 006122 005204 BEQ DOP2  
 2937 006124 001404  
 2938  
 2939  
 2940  
 2941  
 2942 006126 012742 000162 MOV #162, -(R2) ;MOVE TO MAILBOX # \*\*\*\*\* 162 \*\*\*\*\*  
 2943 006132 005242 INC -(R2) ;SET MSGTYP TO FATAL ERROR  
 2944 006134 000000 HALT ;RESULT OF MOV INST INCORRECT  
 2945 006136 005300 DOP2: DEC RO ;TEST RO AFTER MODE 2  
 2946 006140 005300 DEC RO  
 2947 006142 001404 BEQ TST104  
 2948  
 2949  
 2950  
 2951  
 2952 006144 012742 000163 MOV #163, -(R2) ;MOVE TO MAILBOX # \*\*\*\*\* 163 \*\*\*\*\*  
 2953 006150 005242 INC -(R2) ;SET MSGTYP TO FATAL ERROR  
 2954 006152 000000 HALT ;REGISTER NOT INCREMENTED IN MODE 2  
 2955 ; OR SEQUENCE ERROR

2956  
 2957 ;\*\*\*\*\*  
 2958  
 2959 ; THIS TEST VERIFIES MODE 2 DOP BYTE INSTRUCTIONS WHICH ADDRESS  
 2960 ; EVEN BYTES. LOC. 0 IS SET TO -1. R0 IS CLEARED AND USED AS THE  
 2961 ; ADDRESSING REGISTER IN A TEST WHICH TRIES TO CLEAR BYTE 1 USING  
 2962 ; BYTE 0 DATA AND A BICB. UNIQUE IN THIS TEST IS USE OF THE  
 2963 ; SAME ADDRESSING REGISTER FOR BOTH SOURCE AND DESTINATION. THE SOURCE AND  
 2964 ; DESTINATION IS CHECKED TO INSURE PROPER FUNCTIONING.  
 2965  
 2966 ;\*\*\*\*\*  
 2967 ;TEST 104 TEST MODE 2 - EVEN BYTE W/ DOP INST.  
 2968 ;\*\*\*\*\*  
 2969 006154 005212 000104  
 2970 006156 022712 TST104:  
 2971 006162 001016 INC (R2) ;UPDATE TEST NUMBER  
 2972 006164 005000 CMP #104, (R2) ;SEQUENCE ERROR?  
 2973 006166 010010 BNE TST105-10 ;BR TO ERROR HALT ON SEQ ERROR  
 2974 006170 005110 CLR R0 ;R0=0  
 2975 006172 142010 MOV R0, (R0) ;LOC. 0=0  
 2976 006174 105737 COM (R0) ;LOC. 0=177777  
 2977 006200 001404 BICB (R0)+, (R0) ;TRY TO CLEAR BYTE 1 FROM BYTE 0 W/ BICB  
 2978 006202 012742 000164 TST8 J#1 ;CHECK RESULT  
 2979 006206 005242 BEQ DOPB2A ;TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
 2980 006210 000000 HALT ;CONDITIONAL BRANCH INST. AND  
 2981 006212 105137 000000 COMB ;REPLACE THE MOVE INSTRUCTION  
 2982 006216 001404 BEQ TST105 ;WHICH FOLLOWS W/ 771  
 2983 006206 005242 MOV #164, -(R2) ;MOVE TO MAILBOX # \*\*\*\*\* 164 \*\*\*\*\*  
 2984 006210 000000 INC -(R2) ;SET MSGTYP TO FATAL ERROR  
 2985 006212 105137 HALT ;BICB DESTINATION INCORRECT  
 2986 006216 001404 COMB ;CHECK BICB SOURCE  
 2987 006220 012742 000165 BEQ TST105 ;TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
 2988 006224 005242 MOV #165, -(R2) ;CONDITIONAL BRANCH INST. AND  
 2989 006226 000000 INC -(R2) ;REPLACE THE MOVE INSTRUCTION  
 2990 006220 012742 HALT ;WHICH FOLLOWS W/ 762  
 2991 006224 005242 MOV #165, -(R2) ;MOVE TO MAILBOX # \*\*\*\*\* 165 \*\*\*\*\*  
 2992 006226 000000 INC -(R2) ;SET MSGTYP TO FATAL ERROR  
 2993 ; BICB SOURCE INCORRECTLY CHANGED  
 2994 ; OR SEQUENCE ERROR

TEST TEST

TEST MODE 3 - EVEN BYTE W/ DOP INST.

2995  
 2996  
 2997 THIS TEST VERIFIES MODE 2 DOP BYTE INSTRUCTIONS WHICH REFERENCE  
 2998 ODD BYTES. RC IS SET TO 1. LOC. 0 IS SET TO 177400 AND R4 IS CLEARED.  
 2999 A MODE 2 MOVB USES R0 TO MOVE BYTE 1 TO R4. AN INCREMENT  
 3000 IS USED TO CHECK THAT THE PROPER BYTE WAS MOVED AND SIGN EXTENDED.  
 3001  
 3002 TEST 105 TEST MODE 2 - ODD BYTE W/ DOP INST.  
 3003  
 3004 ;  
 3005 006230 005212 000105 ST105: INC (R2) ; UPDATE TEST NUMBER  
 3006 006232 022712 CMP \$105,(R2) ; SEQUENCE ERROR?  
 3007 006236 001017 BNE TST106-10 ; BR TO ERROR HALT ON SEQ ERROR  
 3008 006240 005000 CLR R0 ; R0=0  
 3009 006242 005004 CLR R4 ; R4=0  
 3010 006244 005010 CLR (R0) ; LOC. 0=0  
 3011 006246 005110 COM (R0) ; LOC. 0=177777  
 3012 006250 105120 COMB (R0)+ ; LOC 0=177400: R0=1  
 3013 006252 112004 MOVB (R0)+,R4 ; TRY DOP MODE 2 W/ ODD BYTE  
 3014 006254 005204 INC R4 ; CHECK RESULT OF MOVB  
 3015 006256 001404 BEQ DOPB28 ;  
 ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
 ; CONDITIONAL BRANCH INST. AND  
 ; REPLACE THE MOVE INSTRUCTION  
 ; WHICH FOLLOWS W/ 770  
 3016  
 3017  
 3018  
 3019  
 3020 006260 012742 000166 DOPB28: MOV #166,-(R2) ; MOVE TO MAILBOX # \*\*\*\*\* 166 \*\*\*\*\*  
 3021 006264 005242 INC -(R2) ; SET MSGTYP TO FATAL ERROR  
 3022 006266 000000 HALT ; RESULT OF MOVB INCORRECT  
 3023 006270 005740 TST -(R0) ; BUMP R0 DOWN BY 2  
 3024 006272 005700 TST R0 ; CHECK R0  
 3025 006274 001404 BEQ TST106 ;  
 ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
 ; CONDITIONAL BRANCH INST. AND  
 ; REPLACE THE MOVE INSTRUCTION  
 ; WHICH FOLLOWS W/ 761  
 3026  
 3027  
 3028  
 3029  
 3030 006276 012742 000167 MOV #167,-(R2) ; MOVE TO MAILBOX # \*\*\*\*\* 167 \*\*\*\*\*  
 3031 006302 005242 INC -(R2) ; SET MSGTYP TO FATAL ERROR  
 3032 006304 000000 HALT ; MODE 2 BYTE DID NOT INCREMENT REG. CORRECTLY  
 ; OR SEQUENCE ERROR  
 3033

3034  
 3035  
 3036  
 3037        THIS TEST VERIFIES MODE 3 DOUBLE-OPERAND INSTRUCTIONS.  
 3038        LOC. 0 IS LOADED WITH ALTERNATING ZEROES AND ONES; AND R0 IS LOADED  
 3039        WITH ALTERNATING ONES AND ZEROES. A MODE 3 BIS IS USED TO SET R0  
 3040        TO -1 BY USING LOC. 0 AS THE SOURCE TO BIS THE ZEROES IN R0. THE  
 3041        RESULT IS TESTED BY INCREMENTING R0 AND CHECKING FOR ZERO.  
 3042  
 3043  
 3044        TEST 106      TEST MODE 3 W/ DOP INSTS.  
 3045  
 3046 006306 005212      TST106: INC      (R2)      ; UPDATE TEST NUMBER  
 3047 006310 022712 000106      CMP      \$106, (R2)      ; SEQUENCE ERROR?  
 3048 006314 001011      BNE      TST107-10      ; BR TO ERROR HALT ON SEQ ERROR  
 3049 006316 012737 052525 000000      MOV      \$052525, R0      ; MOVE 52525 TO LOC. 0  
 3050 006324 012700 125252      MOV      \$125252, R0      ; SET ALT. ONE AND ZERO IN R0  
 3051 006330 053700 000000      BIS      \$0, R0      ; TRY TO SET ALL OTHER BITS W/ MODE 3  
 3052 006334 005200      INC      R0      ; TEST RESULT  
 3053 006336 001404      BEQ      TST107  
 3054                    ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS      <=====  
 3055                    CONDITIONAL BRANCH INST. AND      <=====  
 3056                    REPLACE THE MOVE INSTRUCTION      <=====  
 3057                    WHICH FOLLOWS W/ 767      <=====  
 3058 006340 012742 000170      MOV      \$170, -(R2)      ; MOVE TO MAILBOX \* \*\*\*\*\* 170 \*\*\*\*\*  
 3059 006344 005242      INC      -(R2)      ; SET MSGTYP TO FATAL ERROR  
 3060 006346 000000      HALT           ; BIS W/ MODE 3 INCORRECT RESULT  
 3061                    ; OR SEQUENCE ERROR  
 3062  
 3063  
 3064        THIS TEST VERIFIES MODE 3 DOUBLE OPERAND BYTE INSTRUCTIONS WHICH  
 3065        ADDRESS EVEN BYTES. BYTE 0 IS SET TO ALTERNATING 1'S AND 0'S; BYTE 1,  
 3066        ALTERNATING 0'S AND 1'S. R0 IS CLEARED AND A BIS8 IS USED TO  
 3067        SET THE LOW BYTE OF R0 TO 252.  
 3068  
 3069  
 3070        TEST 107      TEST MODE 3 - EVEN BYTE W/ DOP INSTS.  
 3071  
 3072        TST107: INC      (R2)      ; UPDATE TEST NUMBER  
 3073 006350 005212      CMP      \$107, (R2)      ; SEQUENCE ERROR?  
 3074 006352 022712 000107      BNE      TST110-10      ; BR TO ERROR HALT ON SEQ ERROR  
 3075 006356 001011      MOV      \$52652, R0      ; MOVE 1'S AND 0' PATTERN TO LOC. 0  
 3076 006360 012737 052652 000000      CLR      R0      ; R0=0  
 3077 006366 005000      BIS8      \$0, R0      ; TRY R0=252 W/ MODE 3 - EVEN BYTE  
 3078 006370 153700 000000      CMP      \$252, R0      ; BIS8 W/ EVEN BYTE SUCCESSFUL?  
 3079 006374 022700 000252      BEQ:      TST110  
 3080 006400 001404  
 3081                    ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS      <=====  
 3082                    CONDITIONAL BRANCH INST. AND      <=====  
 3083                    REPLACE THE MOVE INSTRUCTION      <=====  
 3084                    WHICH FOLLOWS W/ 767      <=====  
 3085 006402 012742 000171      MOV      \$171, -(R2)      ; MOVE TO MAILBOX \* \*\*\*\*\* 171 \*\*\*\*\*  
 3086 006406 005242      INC      -(R2)      ; SET MSGTYP TO FATAL ERROR  
 3087 006410 000000      HALT           ; BIS8 W/ MODE 3 - EVEN BYTE FAILED  
 3088                    ; OR SEQUENCE ERROR

3289  
 3290  
 3291  
 3292 THIS TEST VERIFIES MODE 3 DOUBLE OPERAND BYTE INSTRUCTIONS  
 3293 WHICH ADDRESS ODD BYTES. THE SAME PROCEDURE USED IN PREVIOUS  
 3294 TEST IS USED HERE. THIS TIME BYTE 1 IS USED AS THE SOURCE BYTE.  
 3295 THE EXPECTED RESULT IS: R0 = 125.

3296  
 3297 TEST 110 TEST MODE 3 - ODD BYTE W/ DOP INSTS.  
 3298

3299 006412 005212	022712 000110	TST110: INC (R2)	; UPDATE TEST NUMBER
3300 006414	022712	CMP \$110, (R2)	; SEQUENCE ERROR?
3301 006420 001C11		BNE TST111-10	; BR TO ERROR HALT ON SEQ ERROR
3302 006422 012737	052652 000000	MOV #52652, R0	; MOVE 1'S AND 0'S PATTERN TO LOC 0
3303 006430 005000		CLR R0	; R0=0
3304 006432 153700	000001	BISB #1, R0	; TRY R0=152 W/ MODE 3 - ODD BYTE
3305 006436 022700	000125	CMP #125, R0	; R0=125?
3306 006442 001404		BEQ TST111	
3307			; TO SCOPE. CLEAR THE RIGHT BYTE OF THIS ; CONDITIONAL BRANCH INST. AND     =====
3308			; REPLACE THE MOVE INSTRUCTION     =====
3309			; WHICH FOLLOWS W/ 767     =====
3310 006444 012742 00C172		MOV #172, -(R2)	; MOVE TO MAILBOX # ***** 172 *****
3311 006450 005242		INC -(R2)	; SET MSGTYP TO FATAL ERROR
3312 006452 000000		HALT	; BISB W/ MODE 3 - ODD BYTE FAILED ; OR SEQUENCE ERROR

3313  
 3314  
 3315  
 3316  
 3317  
 3318  
 3319  
 3320  
 3321  
 3322  
 3323  
 3324  
 3325  
 3326  
 3327  
 3328  
 3329  
 3330  
 3331  
 3332  
 3333  
 3334  
 3335  
 3336  
 3337  
 3338  
 3339  
 3340  
 3341  
 3342  
 3343  
 3344  
 3345  
 3346  
 3347  
 3348  
 3349  
 3350  
 3351  
 3352  
 3353  
 3354  
 3355  
 3356  
 3357  
 3358  
 3359  
 3360  
 3361  
 3362  
 3363  
 3364  
 3365  
 3366  
 3367  
 3368  
 3369  
 3370  
 3371  
 3372  
 3373  
 3374  
 3375  
 3376  
 3377  
 3378  
 3379  
 3380  
 3381  
 3382  
 3383  
 3384  
 3385  
 3386  
 3387  
 3388  
 3389  
 3390  
 3391  
 3392  
 3393  
 3394  
 3395  
 3396  
 3397  
 3398  
 3399  
 3400  
 3401  
 3402  
 3403  
 3404  
 3405  
 3406  
 3407  
 3408  
 3409  
 3410  
 3411  
 3412  
 3413  
 3414  
 3415  
 3416  
 3417  
 3418  
 3419  
 3420  
 3421  
 3422  
 3423  
 3424  
 3425  
 3426  
 3427  
 3428  
 3429  
 3430  
 3431  
 3432  
 3433  
 3434  
 3435  
 3436  
 3437  
 3438  
 3439  
 3440  
 3441  
 3442  
 3443  
 3444  
 3445  
 3446  
 3447  
 3448  
 3449  
 3450  
 3451  
 3452  
 3453  
 3454  
 3455  
 3456  
 3457  
 3458  
 3459  
 3460  
 3461  
 3462  
 3463  
 3464  
 3465  
 3466  
 3467  
 3468  
 3469  
 3470  
 3471  
 3472  
 3473  
 3474  
 3475  
 3476  
 3477  
 3478  
 3479  
 3480  
 3481  
 3482  
 3483  
 3484  
 3485  
 3486  
 3487  
 3488  
 3489  
 3490  
 3491  
 3492  
 3493  
 3494  
 3495  
 3496  
 3497  
 3498  
 3499  
 3500  
 3501  
 3502  
 3503  
 3504  
 3505  
 3506  
 3507  
 3508  
 3509  
 3510  
 3511  
 3512  
 3513  
 3514  
 3515  
 3516  
 3517  
 3518  
 3519  
 3520  
 3521  
 3522  
 3523  
 3524  
 3525  
 3526  
 3527  
 3528  
 3529  
 3530  
 3531  
 3532  
 3533  
 3534  
 3535  
 3536  
 3537  
 3538  
 3539  
 3540  
 3541  
 3542  
 3543  
 3544  
 3545  
 3546  
 3547  
 3548  
 3549  
 3550  
 3551  
 3552  
 3553  
 3554  
 3555  
 3556  
 3557  
 3558  
 3559  
 3560  
 3561  
 3562  
 3563  
 3564  
 3565  
 3566  
 3567  
 3568  
 3569  
 3570  
 3571  
 3572  
 3573  
 3574  
 3575  
 3576  
 3577  
 3578  
 3579  
 3580  
 3581  
 3582  
 3583  
 3584  
 3585  
 3586  
 3587  
 3588  
 3589  
 3590  
 3591  
 3592  
 3593  
 3594  
 3595  
 3596  
 3597  
 3598  
 3599  
 3600  
 3601  
 3602  
 3603  
 3604  
 3605  
 3606  
 3607  
 3608  
 3609  
 3610  
 3611  
 3612  
 3613  
 3614  
 3615  
 3616  
 3617  
 3618  
 3619  
 3620  
 3621  
 3622  
 3623  
 3624  
 3625  
 3626  
 3627  
 3628  
 3629  
 3630  
 3631  
 3632  
 3633  
 3634  
 3635  
 3636  
 3637  
 3638  
 3639  
 3640  
 3641  
 3642  
 3643  
 3644  
 3645  
 3646  
 3647  
 3648  
 3649  
 3650  
 3651  
 3652  
 3653  
 3654  
 3655  
 3656  
 3657  
 3658  
 3659  
 3660  
 3661  
 3662  
 3663  
 3664  
 3665  
 3666  
 3667  
 3668  
 3669  
 3670  
 3671  
 3672  
 3673  
 3674  
 3675  
 3676  
 3677  
 3678  
 3679  
 3680  
 3681  
 3682  
 3683  
 3684  
 3685  
 3686  
 3687  
 3688  
 3689  
 3690  
 3691  
 3692  
 3693  
 3694  
 3695  
 3696  
 3697  
 3698  
 3699  
 3700  
 3701  
 3702  
 3703  
 3704  
 3705  
 3706  
 3707  
 3708  
 3709  
 3710  
 3711  
 3712  
 3713  
 3714  
 3715  
 3716  
 3717  
 3718  
 3719  
 3720  
 3721  
 3722  
 3723  
 3724  
 3725  
 3726  
 3727  
 3728  
 3729  
 3730  
 3731  
 3732  
 3733  
 3734  
 3735  
 3736  
 3737  
 3738  
 3739  
 3740  
 3741  
 3742  
 3743  
 3744  
 3745  
 3746  
 3747  
 3748  
 3749  
 3750  
 3751  
 3752  
 3753  
 3754  
 3755  
 3756  
 3757  
 3758  
 3759  
 3760  
 3761  
 3762  
 3763  
 3764  
 3765  
 3766  
 3767  
 3768  
 3769  
 3770  
 3771  
 3772  
 3773  
 3774  
 3775  
 3776  
 3777  
 3778  
 3779  
 3780  
 3781  
 3782  
 3783  
 3784  
 3785  
 3786  
 3787  
 3788  
 3789  
 3790  
 3791  
 3792  
 3793  
 3794  
 3795  
 3796  
 3797  
 3798  
 3799  
 3800  
 3801  
 3802  
 3803  
 3804  
 3805  
 3806  
 3807  
 3808  
 3809  
 3810  
 3811  
 3812  
 3813  
 3814  
 3815  
 3816  
 3817  
 3818  
 3819  
 3820  
 3821  
 3822  
 3823  
 3824  
 3825  
 3826  
 3827  
 3828  
 3829  
 3830  
 3831  
 3832  
 3833  
 3834  
 3835  
 3836  
 3837  
 3838  
 3839  
 3840  
 3841  
 3842  
 3843  
 3844  
 3845  
 3846  
 3847  
 3848  
 3849  
 3850  
 3851  
 3852  
 3853  
 3854  
 3855  
 3856  
 3857  
 3858  
 3859  
 3860  
 3861  
 3862  
 3863  
 3864  
 3865  
 3866  
 3867  
 3868  
 3869  
 3870  
 3871  
 3872  
 3873  
 3874  
 3875  
 3876  
 3877  
 3878  
 3879  
 3880  
 3881  
 3882  
 3883  
 3884  
 3885  
 3886  
 3887  
 3888  
 3889  
 3890  
 3891  
 3892  
 3893  
 3894  
 3895  
 3896  
 3897  
 3898  
 3899  
 3900  
 3901  
 3902  
 3903  
 3904  
 3905  
 3906  
 3907  
 3908  
 3909  
 3910  
 3911  
 3912  
 3913  
 3914  
 3915  
 3916  
 3917  
 3918  
 3919  
 3920  
 3921  
 3922  
 3923  
 3924  
 3925  
 3926  
 3927  
 3928  
 3929  
 3930  
 3931  
 3932  
 3933  
 3934  
 3935  
 3936  
 3937  
 3938  
 3939  
 3940  
 3941  
 3942  
 3943  
 3944  
 3945  
 3946  
 3947  
 3948  
 3949  
 3950  
 3951  
 3952  
 3953  
 3954  
 3955  
 3956  
 3957  
 3958  
 3959  
 3960  
 3961  
 3962  
 3963  
 3964  
 3965  
 3966  
 3967  
 3968  
 3969  
 3970  
 3971  
 3972  
 3973  
 3974  
 3975  
 3976  
 3977  
 3978  
 3979  
 3980  
 3981  
 3982  
 3983  
 3984  
 3985  
 3986  
 3987  
 3988  
 3989  
 3990  
 3991  
 3992  
 3993  
 3994  
 3995  
 3996  
 3997  
 3998  
 3999  
 4000  
 4001  
 4002  
 4003  
 4004  
 4005  
 4006  
 4007  
 4008  
 4009  
 4010  
 4011  
 4012  
 4013  
 4014  
 4015  
 4016  
 4017  
 4018  
 4019  
 4020  
 4021  
 4022  
 4023  
 4024  
 4025  
 4026  
 4027  
 4028  
 4029  
 4030  
 4031  
 4032  
 4033  
 4034  
 4035  
 4036  
 4037  
 4038  
 4039  
 4040  
 4041  
 4042  
 4043  
 4044  
 4045  
 4046  
 4047  
 4048  
 4049  
 4050  
 4051  
 4052  
 4053  
 4054  
 4055  
 4056  
 4057  
 4058  
 4059  
 4060  
 4061  
 4062  
 4063  
 4064  
 4065  
 4066  
 4067  
 4068  
 4069  
 4070  
 4071  
 4072  
 4073  
 4074  
 4075  
 4076  
 4077  
 4078  
 4079  
 4080  
 4081  
 4082  
 4083  
 4084  
 4085  
 4086  
 4087  
 4088  
 4089  
 4090  
 4091  
 4092  
 4093  
 4094  
 4095  
 4096  
 4097  
 4098  
 4099  
 4100  
 4101  
 4102  
 4103  
 4104  
 4105  
 4106  
 4107  
 4108  
 4109  
 4110  
 4111  
 4112  
 4113  
 4114  
 4115  
 4116  
 4117  
 4118  
 4119  
 4120  
 4121  
 4122  
 4123  
 4124  
 4125  
 4126

3145 34 CPU TEST  
 3146 MACY11 27.732 06-OCT-76 14:01 PAGE 228  
 3147 TEST MODE 4 W/ DOP INSTS.

3145 ; WHICH FOLLOWS W/ 763  
 3146 006516 012742 000173 DOP4:  
 3147 006516 005242 000000 MOV \$173,-(R2) ; MOVE TO MAILBOX # \*\*\*\*\* 173 \*\*\*\*\*  
 3148 006522 005242 INC -(R2) ; SET MSGTYP TO FATAL ERROR  
 3149 006524 000000 HALT ; RESULT OF MODE 4 INSTS. INCORRECT  
 3150 ; OR SEQUENCE ERROR  
 3151  
 3152 006526 125252 125252  
 3153 006530 052652 52652  
 3154 006532 053125 53125  
 3155 006534 125252 125252  
 3156 006536 000000 TBL1: 0  
 3157  
 3158 ;\*\*\*\*\*  
 3159  
 3160 ; THIS TEST VERIFIES MODE 5 DOUBLE OPERAND INSTRUCTIONS.  
 3161 ; THE TEST USES AN ADDRESS TABLE STORED FOLLOWING THE TEST CODE.  
 3162 ; THIS TABLE IS SIMPLY A TABLE OF ADDRESS POINTERS WHICH ADDRESS  
 3163 ; THE DATA TABLE USED IN THE PREVIOUS TEST. THE TEST IS IDENTICAL TO  
 3164 ; THE PREVIOUS TEST EXCEPT THE DATA IS REFERENCED USING THIS ADDRESS  
 3165 ; TABLE AND MODE 5 ADDRESSING. (SEE PREVIOUS TEST).  
 3166  
 3167 ;\*\*\*\*\*  
 3168 ; TEST 112 TEST MODE 5 W/ DOP INSTS.  
 3169 ;\*\*\*\*\*  
 3170 006540 005212 TST112: INC (R2) ; UPDATE TEST NUMBER  
 3171 006542 022712 000112 CMP \$112,(R2) ; SEQUENCE ERROR?  
 3172 006546 001015 BNE DOPS ; BR TO ERROR HALT ON SEQ ERROR  
 3173 006550 012700 006624 MOV #TBL2+2,R0 ; INITIALIZE R0  
 3174 006554 015037 006536 MOV @-(R0),@TBL1 ; TBL1=125252  
 3175 006560 065037 006536 ADD @-(R0),@TBL1 ; TBL1=000377  
 3176 006564 145037 006536 BICB @-(R0),@TBL1 ; TBL1=000252  
 3177 006570 155037 006537 BISB @-(R0),@TBL1+1 ; TBL1=125252  
 3178 006574 025037 006536 CMP @-(R0),@TBL1 ; CHECK RESULT  
 3179 006600 001411 BEQ TST113  
 3180 ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS (=====  
 3181 ; CONDITIONAL BRANCH INST. AND (=====  
 3182 ; REPLACE THE MOVE INSTRUCTION (=====  
 3183 ; WHICH FOLLOWS W/ 763 (=====  
 3184 006602 DOP5:  
 3185 006602 012742 000174 MOV \$174,-(R2) ; MOVE TO MAILBOX # \*\*\*\*\* 174 \*\*\*\*\*  
 3186 006606 005242 INC -(R2) ; SET MSGTYP TO FATAL ERROR  
 3187 006610 000000 HALT ; RESULT OF MODE 5 INSTS. INCORRECT  
 3188 ; OR SEQUENCE ERROR  
 3189 006612 006526 TBL1-10  
 3190 006614 006530 TBL1-6  
 3191 006616 006531 TBL1-5  
 3192 006620 006532 TBL1-4  
 3193 006622 006534 TBL2: TBL1-2

3194  
 3195  
 3196  
 3197 THIS TEST VERIFIES MODE 6 DOUBLE OPERAND INSTRUCTIONS.  
 3198 IT USES THE SAME DATA AS THAT USED IN THE MODE 4 TESTS.  
 3199 THIS TIME THE DATA IS ACCESSED USING MODE 6. R0 IS SET  
 3200 TO POINT TO THE MIDDLE OF THE TABLE. THE TABLE IS ACCESSED FROM  
 3201 BOTTOM TO TOP BY VARYING THE OFFSET IN THE MODE 6 INSTRUCTIONS.  
 3202 THE DATA RESULTS ARE IDENTICAL TO THOSE EXPECTED IN THE MODE 4  
 3203 TESTS.

3204  
 3205 TEST 113 TEST MODE 6 W/ DOP INSTS.

3208 006624 005212	000113	TST113: INC (R2)	UPDATE TEST NUMBER
3209 006626 022712		CMP #113 (R2)	SEQUENCE ERROR?
3210 006632 001022		BNE TST114-10	BR TO ERROR HALT ON SEQ ERROR
3211 006634 012700	006532	MOV #TBL1-4, R0	INITIALIZE R0
3212 006640 016037	000002 006536	MOV 2(R0), #TBL1	TBL1=125252
3213 006646 066037	000000 006536	ADD 0(R0), #TBL1	TBL1=000377
3214 006654 146037	177777 006536	BICB -1(R0), #TBL1	TBL1=000252
3215 006662 156037	177776 006537	BISB -2(R0), #TBL1+1	TBL1=125252
3216 006670 026037	177774 006536	CMP -4(R0), #TBL1	CHECK RESULT
3217 006676 001404		BEQ TST114	
3218		TO SCOPE: CLEAR THE RIGHT BYTE OF THIS =====	
3219		CONDITIONAL BRANCH INST. AND =====	
3220		REPLACE THE MOVE INSTRUCTION =====	
3221		WHICH FOLLOWS W/ 756 =====	
3222 006700 012742	000175	MOV #175, -(R2)	MOVE TO MAILBOX * ***** 175 *****
3223 006704 005242		INC -(R2)	SET MSGTYP TO FATAL ERROR
3224 006706 000000		HALT	RESULT OF MODE 6 INSTS. INCORRECT OR SEQUENCE ERROR

3225  
 3226  
 3227  
 3228 THIS TEST VERIFIES MODE 7 DOUBLE OPERAND INSTRUCTIONS.  
 3229 THIS TEST USES THE SAME ADDRESS TABLE AND DATA TABLE USED BY  
 3230 THE MODE 5 TESTS. THIS TIME THE DATA IS ACCESSED USING MODE 7.  
 3231 R0 IS SET TO POINT TO THE MIDDLE OF THE ADDRESS TABLE IN THE MODE 5  
 3232 TEST. THE TABLE IS ACCESSED FROM BOTTOM TO TOP BY VARYING THE OFFSET  
 3233 IN THE MODE 7 INSTRUCTIONS. THE DATA RESULTS ARE IDENTICAL TO  
 3234 THOSE EXPECTED IN THE MODE 5 TESTS.

3235  
 3236 TEST 114 TEST MODE 7 W/ DOP INSTS.

3240 006710 005212	000114	TST114: INC (R2)	UPDATE TEST NUMBER
3241 006712 022712		CMP #114 (R2)	SEQUENCE ERROR?
3242 006716 001022		BNE TST115-10	BR TO ERROR HALT ON SEQ ERROR
3243 006720 012700	006616	MOV #TBL2-4, R0	INITIALIZE R0
3244 006724 017037	000004 006536	MOV 04(R0), #TBL1	TBL1=125252
3245 006732 067037	000002 006536	ADD 02(R0), #TBL1	TBL1=000377
3246 006740 147037	000000 006536	BICB 00(R0), #TBL1	TBL1=000252
3247 006746 157037	177776 006537	BISB 0-2(R0), #TBL1+1	TBL1=125252
3248 006754 027037	177774 006536	CMP 0-4(R0), #TBL1	CHECK RESULT
3249 006762 001404		BEQ TST115	

3250  
 3251  
 3252  
 3253  
 3254 006764 012742 000176  
 3255 006770 005242  
 3256 006772 000000  
 3257  
 3258  
 3259  
 3260  
 3261  
 3262  
 3263  
 3264  
 3265  
 3266  
 3267  
 3268  
 3269  
 3270 006774 005212  
 3271 006776 022712 000115  
 3272 007002 001026  
 3273 007004 012700 125252  
 3274 007010 000261  
 3275 007012 006100  
 3276 007014 102004  
 3277 007016 103003  
 3278 007020 022700 052525  
 3279 007024 001404  
 3280  
 3281  
 3282  
 3283  
 3284 007026  
 3285 007026 012742 000177  
 3286 007032 005242  
 3287 007034 000000  
 3288 007036 012700 125252  
 3289 007042 000261  
 3290 007044 106100  
 3291 007046 102004  
 3292 007050 103003  
 3293 007052 022700 125125  
 3294 007056 001404  
 3295  
 3296  
 3297  
 3298  
 3299 007060  
 3300 007060 012742 000200  
 3301 007064 005242  
 3302 007066 000000

			MOV	#176,-(R2)	TO SCOPE: CLEAR THE RIGHT BYTE OF THIS CONDITIONAL BRANCH INST. AND REPLACE THE MOVE INSTRUCTION WHICH FOLLOWS W/ 756	=====
			INC	-(R2)	MOVE TO MAILBOX # ***** 176 *****	=====
			HALT		SET MSGTYP TO FATAL ERROR	=====
					RESULT OF MODE 7 INSTS INCORRECT	=====
					; OR SEQUENCE ERROR	=====
<hr/>						
					THIS TEST VERIFIES THE ROTATE MODE 0 INSTRUCTIONS.	=====
					RO IS LOADED WITH A DATA PATTERN. THE C-BIT IS LOADED AND	=====
					AN ROL INSTRUCTION IS EXECUTED WITH MODE 0. THE OPERATION IS CHECKED	=====
					BY TESTING THE RESULTING DATA AND THE STATE OF THE C AND V BITS.	=====
					NEXT, THE SAME PROCEDURE IS EXECUTED TO TEST MODE 0 BYTE INSTRUCTIONS.	=====
<hr/>						
					TEST 115 TEST ROTATE INSTRUCTIONS OF MODE 0	=====
<hr/>						
			TST115:	INC (R2)	:UPDATE TEST NUMBER	=====
				CMP #115,(R2)	:SEQUENCE ERROR?	=====
				BNE TST116-10	:BR TO ERROR HALT ON SEQ ERROR	=====
				MOV #125252,RO	:INITIALIZE DATA	=====
				SEC	:SET C-BIT	=====
				ROL RO	:TRY ROL W/ MODE 0	=====
				BVC ROTOA	:CC=0011	=====
				BCC ROTOB		=====
				CMP #052525,RO	:CHECK DATA	=====
				BEQ ROTOB		=====
					; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS CONDITIONAL BRANCH INST. AND REPLACE THE MOVE INSTRUCTION WHICH FOLLOWS W/ 767	=====
<hr/>						
			ROTOA:	MOV #177,-(R2)	MOVE TO MAILBOX # ***** 177 *****	=====
				INC -(R2)	SET MSGTYP TO FATAL ERROR	=====
				HALT	:ROL MODE 0 FAILED	=====
			ROTOB:	MOV #125252,RO	:INITIALIZE DATA	=====
				SEC	:SET C-BIT	=====
				ROLB RO	:TRY ROL W/ MODE 0 EVEN BYTE	=====
				BVC ROTOC	:CC=0011	=====
				BCC ROTOC		=====
				CMP #125125,RO	:CHECK DATA	=====
				BEQ TST116		=====
					; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS CONDITIONAL BRANCH INST. AND REPLACE THE MOVE INSTRUCTION WHICH FOLLOWS W/ 752	=====
<hr/>						
			ROTOC:	MOV #200,-(R2)	MOVE TO MAILBOX # ***** 200 *****	=====
				INC -(R2)	SET MSGTYP TO FATAL ERROR	=====
				HALT	:ROLB MODE 0 FAILED	=====
					; OR SEQUENCE ERROR	=====

3304  
 3305  
 3306  
 3307        THIS TEST VERIFIES THE ROTATE MODE 1 INSTRUCTIONS.  
 3308        THE DATA TO BE ROTATED IS IN LOC 0. R0 IS USED AS THE  
 3309        ADDRESSING REGISTER. THE C-BIT IS LOADED AND AN ROL IS EXECUTED.  
 3310        THE RESULTS ARE CHECKED BY COMPARING THE DATA RESULTS AND TESTING  
 3311        THE C AND V BITS. THIS PROCEDURE IS THEN REPEATED TWICE MORE  
 3312        TO TEST THE BYTE ROTATES. FIRST ON BYTE 0, THEN ON BYTE 1.  
 3313  
 3314        \*\*\*\*\* TEST 116 TEST ROTATE INSTRUCTIONS W/ MODE 1 \*\*\*\*\*  
 3315  
 3316        TST116: INC              (R2)            ; UPDATE TEST NUMBER  
 3317 007070 005212                  CMP              \*116, (R2)        ; SEQUENCE ERROR?  
 3318 007072 022712 000116         BNE              TST117-10        ; BR TO ERROR HALT ON SEQ ERROR  
 3319 007076 001051                  CLR              R0                ; POINT TO LOC. 0  
 3320 007100 005000                  MOV              \*52525, (R0)        ; INITIALIZE DATA  
 3321 007102 012710 052525         CLC              (R0)            ; CLEAR C-BIT  
 3322 007106 000241                  ROL              (R0)            ; TRY ROL W/ MODE 1  
 3323 007110 006110                  BVC              ROT1A            ; CC=1010  
 3324 007112 102005                  BCS              ROT1A            ;  
 3325 007114 103404                  CMP              @#0, #125252        ; CHECK RESULT  
 3326 007116 022727 000000 125252         BEQ              ROT1B            ;  
 3327 007124 001404                  ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS        (=====  
 3328                                 ; CONDITIONAL BRANCH INST. AND        (=====  
 3329                                 ; REPLACE THE MOVE INSTRUCTION        (=====  
 3330                                 ; WHICH FOLLOWS W/ 765        (=====  
 3331  
 3332 007126                         ROT1A:  
 3333 007126 012742 000201         MOV              \*201, -(R2)        ; MOVE TO MAILBOX \* \*\*\*\*\* 201 \*\*\*\*\*  
 3334 007132 005242                  INC              -(R2)            ; SET MSGTYP TO FATAL ERROR  
 3335 007134 000000                  HALT             ; ROL MODE 1 FAILED  
 3336 007136 000261                  ROT1B:  
 3337 007140 012710 125252         SEC              \*125252, (R0)        ; INITIALIZE DATA  
 3338 007144 106110                  MOV              (R0)            ; TRY ROLB W/ MODE 1 EVEN BYTE  
 3339 007146 102005                  ROLB             ROT1C            ; CC=1011  
 3340 007150 103004                  BVC              ROT1C            ;  
 3341 007152 022737 125125 000000         BCC              #125125, @#0        ; TEST RESULT  
 3342 007160 001404                  BEQ              ROT1D            ;  
 3343                                 ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS        (=====  
 3344                                 ; CONDITIONAL BRANCH INST. AND        (=====  
 3345                                 ; REPLACE THE MOVE INSTRUCTION        (=====  
 3346                                 ; WHICH FOLLOWS W/ 747        (=====  
 3347 007162                         ROT1C:  
 3348 007162 012742 000202         MOV              \*202, -(R2)        ; MOVE TO MAILBOX \* \*\*\*\*\* 202 \*\*\*\*\*  
 3349 007166 005242                  INC              -(R2)            ; SET MSGTYP TO FATAL ERROR  
 3350 007170 000000                  HALT             ; ROLB W/ MODE 1 EVEN BYTE FAILED  
 3351 007172 012710 125252         ROT1D:  
 3352 007176 005000                  MOV              \*125252, (R0)        ; POINT TO ODD BYTE  
 3353 007200 005200                  CLR              R0                ;  
 3354 007202 000261                  INC              R0                ; SET C-BIT  
 3355 007204 106110                  SEC              (R0)            ; TRY ROLB W/ MODE 1 ODD BYTE  
 3356 007206 102005                  BVC              ROT1E            ; CC=0011  
 3357 007210 103004                  BCC              ROT1E            ;  
 3358 007212 022737 052652 000000         CMP              #052652, @#0        ; CHECK DATA  
 3359 007220 001404                  BEQ              TST117

3360  
3361  
3362  
3363  
3364 007222 012742 000203  
3365 007222 005242 000203  
3366 007226 005242 000203  
3367 007230 000000  
3368  
3369  
3370  
3371  
3372 THIS TEST VERIFIES MODE 2 ROTATE INSTRUCTIONS.  
3373 THE SAME PROCEDURE AS IN THE OTHER ROTATE TESTS ARE USED. R0  
3374 IS USED AS THE ADDRESSING REGISTER AND IS CHECKED FOR PROPER  
3375 INCREMENTING. BYTE INSTRUCTIONS ARE ALSO CHECKED.  
3376  
3377 TEST 117 TEST ROTATE INSTRUCTIONS W/ MODE 2  
3378  
3379 007232 005212 000117  
3380 007234 022712 000117  
3381 007240 001057 TST117: INC (R2)  
3382 007242 005000 CMP #117, (R2)  
3383 007244 012710 BNE TST120-10  
3384 007250 000241 CLR R0  
3385 007252 006120 MOV #173737, (R0)  
3386 007254 103007 CLC  
3387 007256 022737 167676 000000 ROL (R0)+  
3388 007264 001003 BCC ROT2A  
3389 007266 005300 CMP #167676, @#0  
3390 007270 005300 BNE ROT2A  
3391 007272 001404 DEC R0  
3392  
3393 ROT2B: DEC R0  
3394 BEQ ROT2B  
3395  
3396 007274 012742 000204  
3397 007274 012742 000204  
3398 007300 005242 MOV #204, -(R2)  
3399 007302 000000 INC -(R2)  
3400 007304 005000 HALT  
3401 007306 012710 004040 ROT2B: CLR R0  
3402 007312 000241 MOV #4040, (R0)  
3403 007314 106120 CLC  
3404 007316 103406 ROLB (R0)+  
3405 007320 022737 004100 000000 BCS ROT2C  
3406 007326 001002 CMP #4100, @#0  
3407 007330 005300 BNE ROT2C  
3408 007332 001404 DEC R0  
3409  
3410 ROT2C: DEC R0  
3411 BEQ ROT2D  
3412  
3413 007334 012742 000205  
3414 007334 012742 000205  
3415  
3416 TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
3417 CONDITIONAL BRANCH INST. AND  
3418 REPLACE THE MOVE INSTRUC'TN  
3419 WHICH FOLLOWS W/ 727  
3420 ;MOVE TO MAILBOX \* \*\*\*\*\* 203 \*\*\*\*\*  
3421 ;SET MSGTYP TO FATAL ERROR  
3422 ;ROLB W/ MODE 1 ODD BYTE FAILED  
3423 ;OR SEQUENCE ERROR  
3424  
3425 :\*\*\*\*\*  
3426  
3427  
3428  
3429  
3430  
3431  
3432  
3433  
3434  
3435  
3436  
3437  
3438  
3439  
3440  
3441  
3442  
3443  
3444  
3445  
3446  
3447  
3448  
3449  
3450  
3451  
3452  
3453  
3454  
3455  
3456  
3457  
3458  
3459  
3460  
3461  
3462  
3463  
3464  
3465  
3466  
3467  
3468  
3469  
3470  
3471  
3472  
3473  
3474  
3475  
3476  
3477  
3478  
3479  
3480  
3481  
3482  
3483  
3484  
3485  
3486  
3487  
3488  
3489  
3490  
3491  
3492  
3493  
3494  
3495  
3496  
3497  
3498  
3499  
3500  
3501  
3502  
3503  
3504  
3505  
3506  
3507  
3508  
3509  
3510  
3511  
3512  
3513  
3514  
3515  
3516  
3517  
3518  
3519  
3520  
3521  
3522  
3523  
3524  
3525  
3526  
3527  
3528  
3529  
3530  
3531  
3532  
3533  
3534  
3535  
3536  
3537  
3538  
3539  
3540  
3541  
3542  
3543  
3544  
3545  
3546  
3547  
3548  
3549  
3550  
3551  
3552  
3553  
3554  
3555  
3556  
3557  
3558  
3559  
3560  
3561  
3562  
3563  
3564  
3565  
3566  
3567  
3568  
3569  
3570  
3571  
3572  
3573  
3574  
3575  
3576  
3577  
3578  
3579  
3580  
3581  
3582  
3583  
3584  
3585  
3586  
3587  
3588  
3589  
3590  
3591  
3592  
3593  
3594  
3595  
3596  
3597  
3598  
3599  
3600  
3601  
3602  
3603  
3604  
3605  
3606  
3607  
3608  
3609  
3610  
3611  
3612  
3613  
3614  
3615  
3616  
3617  
3618  
3619  
3620  
3621  
3622  
3623  
3624  
3625  
3626  
3627  
3628  
3629  
3630  
3631  
3632  
3633  
3634  
3635  
3636  
3637  
3638  
3639  
3640  
3641  
3642  
3643  
3644  
3645  
3646  
3647  
3648  
3649  
3650  
3651  
3652  
3653  
3654  
3655  
3656  
3657  
3658  
3659  
3660  
3661  
3662  
3663  
3664  
3665  
3666  
3667  
3668  
3669  
3670  
3671  
3672  
3673  
3674  
3675  
3676  
3677  
3678  
3679  
3680  
3681  
3682  
3683  
3684  
3685  
3686  
3687  
3688  
3689  
3690  
3691  
3692  
3693  
3694  
3695  
3696  
3697  
3698  
3699  
3700  
3701  
3702  
3703  
3704  
3705  
3706  
3707  
3708  
3709  
3710  
3711  
3712  
3713  
3714  
3715  
3716  
3717  
3718  
3719  
3720  
3721  
3722  
3723  
3724  
3725  
3726  
3727  
3728  
3729  
3730  
3731  
3732  
3733  
3734  
3735  
3736  
3737  
3738  
3739  
3740  
3741  
3742  
3743  
3744  
3745  
3746  
3747  
3748  
3749  
3750  
3751  
3752  
3753  
3754  
3755  
3756  
3757  
3758  
3759  
3760  
3761  
3762  
3763  
3764  
3765  
3766  
3767  
3768  
3769  
3770  
3771  
3772  
3773  
3774  
3775  
3776  
3777  
3778  
3779  
3780  
3781  
3782  
3783  
3784  
3785  
3786  
3787  
3788  
3789  
3790  
3791  
3792  
3793  
3794  
3795  
3796  
3797  
3798  
3799  
3800  
3801  
3802  
3803  
3804  
3805  
3806  
3807  
3808  
3809  
3810  
3811  
3812  
3813  
3814  
3815  
3816  
3817  
3818  
3819  
3820  
3821  
3822  
3823  
3824  
3825  
3826  
3827  
3828  
3829  
3830  
3831  
3832  
3833  
3834  
3835  
3836  
3837  
3838  
3839  
3840  
3841  
3842  
3843  
3844  
3845  
3846  
3847  
3848  
3849  
3850  
3851  
3852  
3853  
3854  
3855  
3856  
3857  
3858  
3859  
3860  
3861  
3862  
3863  
3864  
3865  
3866  
3867  
3868  
3869  
3870  
3871  
3872  
3873  
3874  
3875  
3876  
3877  
3878  
3879  
3880  
3881  
3882  
3883  
3884  
3885  
3886  
3887  
3888  
3889  
3890  
3891  
3892  
3893  
3894  
3895  
3896  
3897  
3898  
3899  
3900  
3901  
3902  
3903  
3904  
3905  
3906  
3907  
3908  
3909  
3910  
3911  
3912  
3913  
3914  
3915  
3916  
3917  
3918  
3919  
3920  
3921  
3922  
3923  
3924  
3925  
3926  
3927  
3928  
3929  
3930  
3931  
3932  
3933  
3934  
3935  
3936  
3937  
3938  
3939  
3940  
3941  
3942  
3943  
3944  
3945  
3946  
3947  
3948  
3949  
3950  
3951  
3952  
3953  
3954  
3955  
3956  
3957  
3958  
3959  
3960  
3961  
3962  
3963  
3964  
3965  
3966  
3967  
3968  
3969  
3970  
3971  
3972  
3973  
3974  
3975  
3976  
3977  
3978  
3979  
3980  
3981  
3982  
3983  
3984  
3985  
3986  
3987  
3988  
3989  
3990  
3991  
3992  
3993  
3994  
3995  
3996  
3997  
3998  
3999  
4000

J06

MAINDEC-11-DGKAA 11 04 CPU TEST MACYII 27(32) 05-OCT-76 14:01 PAGE 233  
 DGKAAA.P11 T11 TEST ROTATE INSTRUCTIONS W/ MODE 2

3416	007340	005242		INC	- (R2)	: SET MSGTYP TO FATAL ERROR
3417	007342	000000		HALT		: ROLB W/ MODE 2 EVEN BYTE FAILED
3418	007344	005000		ROT2D:	CLR	: POINT TO LOC 0
3419	007346	012710	004040		MOV	: INITIALIZE DATA
3420	007356	005200			INC	: POINT TO ODD BYTE OF DATA
3421	007354	000261			SEC	: SET C-BIT
3422	007356	106120			ROLB	: TRY ROL W/ MODE 2 ODD BYTE
3423	007360	103407			BCS	: CHECK C-BIT
3424	007362	022737	010440 000000		CMP	: CHECK DATA
3425	007370	001003			BNE	: BRANCH IF DATA INCORRECT
3426	007372	005300			DEC	: CHECK RO
3427	007374	005300			DEC	
3428	007376	001404			SEQ	TST120
3429						: TO SCOPE: CLEAR THE RIGHT BYTE OF THIS
3430						CONDITIONAL BRANCH INST. AND
3431						REPLACE THE MOVE INSTRUCTION
3432						WHICH FOLLOWS W/ 721
3433	007400			ROT2E:	MOV	: MOVE TO MAILBOX # ***** 206 *****
3434	007400	012742	000206		INC	: SET MSGTYP TO FATAL ERROR
3435	007404	005242			HALT	: ROLB W/ MODE 2 ODD BYTE FAILED
3436	007406	000000				, OR SEQUENCE ERROR
3437						

3438  
 3439  
 3440  
 3441        THIS TEST VERIFIES MODE 3 ROTATE INSTRUCTIONS.  
 3442        THIS TEST USES THE SAME PROCEDURES AS IN THE OTHER ROTATE  
 3443        TESTS. THE DATA IS STORED IN LOC. 0 AND IS ADDRESSED USING  
 3444        MODE 37. BYTE ADDRESSING IS ALSO CHECKED FOR EVEN AND ODD BYTES.  
 3445  
 3446  
 3447        TEST 120        TEST ROTATE INSTRUCTIONS /W MODE 3  
 3448  
 3449 007410 005212        TST120: INC        (R2) ; UPDATE TEST NUMBER  
 3450 007412 022712 000120        CMP        #120, (R2) ; SEQUENCE ERROR?  
 3451 007416 001051        BNE        TST121-10 ; BR TO ERROR HALT ON SEQ ERROR  
 3452 007420 012737 052525 000000        MOV        #52525, @#0 ; INITIALIZE DATA IN LOC 0  
 3453 007426 000261        SEC  
 3454 007430 006137 000000        ROL        @#0 ; TRY ROL W/ MODE 3  
 3455 007434 103404        BCS        ROT3A ; CHECK C-BIT  
 3456 007436 022737 125253 000000        CMP        #125253, @#0 ; CHECK DATA  
 3457 007444 001404        BEQ        ROT3B ;  
 3458                      TO SCOPE: CLEAR THE RIGHT BYTE OF THIS        <=====  
 3459                      CONDITIONAL BRANCH INST. AND        <=====  
 3460                      REPLACE THE MOVE INSTRUCTION        <=====  
 3461                      WHICH FOLLOWS W/ 765        <=====  
 3462 007446 012742 000207        ROT3A:  
 3463 007446 005242 000207        MOV        #207, -(R2) ; MOVE TO MAILBOX # \*\*\*\*\* 207 \*\*\*\*\*  
 3464 007452 000000        INC        -(R2) ; SET MSGTYP TO FATAL ERROR  
 3465 007454 000000        HALT  
 3466 007456 012737 125252 000000        ROT3B: MOV        #125252, @#0 ; INITIALIZE DATA  
 3467 007464 000241        CLC  
 3468 007466 106137 000000        ROLB        @#0 ; TRY ROL W/ MODE 3 EVEN BYTE  
 3469 007472 103004        BCC        ROT3C ; CHECK C-BIT  
 3470 007474 023727 000000 125124 4\$:        CMP        @#0, #125124 ; CHECK DATA  
 3471 007502 001404        BEQ        ROT3D ;  
 3472                      TO SCOPE: CLEAR THE RIGHT BYTE OF THIS        <=====  
 3473                      CONDITIONAL BRANCH INST. AND        <=====  
 3474                      REPLACE THE MOVE INSTRUCTION        <=====  
 3475                      WHICH FOLLOWS W/ 746        <=====  
 3476 007504 012742 000210        ROT3C:  
 3477 007504 005242 000210        MOV        #210, -(R2) ; MOVE TO MAILBOX # \*\*\*\*\* 210 \*\*\*\*\*  
 3478 007510 000000        INC        -(R2) ; SET MSGTYP TO FATAL ERROR  
 3479 007512 000000        HALT ; ROL W/ MODE 3 EVEN BYTE FAILED  
 3480 007514 012737 125252 000000        ROT3D: MOV        #12525, @#0 ; INITIALIZE DATA IN LOC. 0  
 3481 007522 000261        SEC  
 3482 007524 106137 000001        ROLB        @#1 ; TRY ROL W/ MODE 3 ODD BYTE  
 3483 007530 103004        BCC        ROT3E ; CHECK C-BIT  
 3484 007532 022737 052652 000000        CMP        #052652, @#0 ; CHECK DATA  
 3485 007540 001404        BEQ        TST121 ;  
 3486                      TO SCOPE: CLEAR THE RIGHT BYTE OF THIS        <=====  
 3487                      CONDITIONAL BRANCH INST. AND        <=====  
 3488                      REPLACE THE MOVE INSTRUCTION        <=====  
 3489                      WHICH FOLLOWS W/ 727        <=====  
 3490 007542 012742 000211        ROT3E:  
 3491 007542 005242 000211        MOV        #211, -(R2) ; MOVE TO MAILBOX # \*\*\*\*\* 211 \*\*\*\*\*  
 3492 007546 000000        INC        -(R2) ; SET MSGTYP TO FATAL ERROR  
 3493 007550 000000        HALT ; ROL W/ MODE 3 ODD BYTE FAILED

MAINDEC-11-DGKAA 11 04 CPU TEST MACYII 27(732) 06-OCT-76 14:01 PAGE 235  
DGKAAA.P11 T120 TEST ROTATE INSTRUCTIONS /W MODE 3

3494

; OR SEQUENCE ERROR

3495  
 3496  
 3497  
 3498 THIS TEST VERIFIES MODE 4 ROTATE INSTRUCTIONS. THE DATA IS  
 3499 STORED IN LOC. 0. R0 IS SET TO 2 AND THE CARRY IS SET. AN ROL MODE 4  
 3500 IS USED TO ROTATE LOCATION 0 USING R0. THE DATA IS CHECKED  
 3501 AND THE C AND V BITS ARE TESTED. THE PROPER DECREMENTING OF  
 3502 R0 IS VERIFIED.  
 3503  
 3504 TEST 121 TEST MODE 4 W/ ROTATE INSTRUCTIONS  
 3505 \*\*\*\*  
 3506 TST121: INC (R2) ;UPDATE TEST NUMBER  
 3507 007552 005212 000121 ;SEQUENCE ERROR?  
 3508 007554 022712 ;CMP #121, (R2)  
 3509 007560 001016 ;BNE TST122-10  
 3510 007562 012737 070707 000000 ;MOV #070707, @#0  
 3511 007570 012700 000002 ;MOV #2, R0  
 3512 007574 000261 ;SEC  
 3513 007576 006140 ;ROL -(R0)  
 3514 007600 103406 ;BCS ROT4  
 3515 007602 022737 161617 000000 ;CMP #161617, @#0  
 3516 007610 001002 ;BNE ROT4  
 3517 007612 005700 ;TST R0  
 3518 007614 001404 ;BEQ TST122  
 3519 ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS (=====  
 3520 ; CONDITIONAL BRANCH INST. AND (=====  
 3521 ; REPLACE THE MOVE INSTRUCTION (=====  
 3522 ; WHICH FOLLOWS W/ 762 (=====  
 3523 007616 ROT4:  
 3524 007616 012742 000212 ;MOV #212, -(R2) ;MOVE TO MAILBOX # \*\*\*\*\* 212 \*\*\*\*\*  
 3525 007622 005242 ;INC -(R2) ;SET MSGTYP TO FATAL ERROR  
 3526 007624 000000 ;HALT ;ROL MODE 4 FAILED  
 3527 ; OR SEQUENCE ERROR  
 3528  
 3529  
 3530 THIS TEST VERIFIES MODE 5 ROTATE INSTRUCTIONS.  
 3531 THE DATA IS STORED IN A WORK LOCATION (ROTX) AT THE END OF THE  
 3532 TEST CODE. LOC. 0 IS LOADED WITH THE ADDRESS OF THE DATA (ROTX).  
 3533 R0 IS SET TO 2. THE CARRY IS CLEARED AND A MODE 5 ROL  
 3534 IS EXECUTED USING R0 AS AN ADDRESSING REGISTER. THE DATA IS  
 3535 CHECKED, THE C AND V BITS TESTED, AND R0 CHECKED FOR PROPER  
 3536 DECREMENTING.  
 3537  
 3538 TEST 122 TEST MODE 5 W/ ROTATE INSTRUCTIONS  
 3539 \*\*\*\*  
 3540 TST122: INC (R2) ;UPDATE TEST NUMBER  
 3541 007626 005212 000122 ;SEQUENCE ERROR?  
 3542 007630 022712 ;CMP #122, (R2)  
 3543 007634 001021 ;BNE ROT5  
 3544 007636 012737 007710 000000 ;MOV #ROTX, @#0  
 3545 007644 012700 000002 ;MOV #2, R0  
 3546 007650 012767 107070 000032 ;MOV #10707U, ROTX  
 3547 ;CLC  
 3548 007656 000241 ;ROL @-(R0)  
 3549 007660 006150 ;BCC ROT5  
 3550 007662 103006 ;CLEAR C-BIT  
 ;TRY ROL W/ MODE 5  
 ;CHECK C-BIT

MAINDEC-11-DGKAA 11 04 CPU TEST MACY11 27(732) 06-OCT-76 14:01 PAGE 237  
CGKAAA.P11 T122 TEST MODE 5 W/ ROTATE INSTRUCTIONS

```

3551 007664 022737 016160 007710      CMP    #016160,&*ROTX ;CHECK DATA
3552 007672 001002      BNE    ROT5   ;BRANCH IF DATA INCORRECT
3553 007674 005700      TST    RO     ;CHECK MODE 5 REGISTER
3554 007676 001405      BEQ    TST123
3555                               ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS      =====
3556                               ; CONDITIONAL BRANCH INST. AND      =====
3557                               ; REPLACE THE MOVE INSTRUCTION      =====
3558                               ; WHICH FOLLOWS W/ 757      =====
3559 007700      ROT5:      MOV    #213,-(R2) ;MOVE TO MAILBOX * ***** 213 *****
3560 007700 012742 000213      INC    -(R2)  ;SET MSGTYP TO FATAL ERROR
3561 007704 005242      HALT
3562 007706 000000
3563 007710 000000      ROTX:      0       ;ROL MODE 5 FAILED
3564                               ; OR SEQUENCE ERROR
3565
3566 ;***** THIS TEST VERIFIES MODE 6 ROTATE INSTRUCTIONS.
3567 ;IT USES THE SAME PROCEDURE AS THE ABOVE TEST EXCEPT THE
3568 ;ROTATE INSTRUCTION USES MODE 6 ADDRESSING WITH REGISTER 7.
3569 ;THE DATA IS STILL OPERATED ON IN LOC. ROTX (SEE PREVIOUS TEST).
3570
3571 ;***** TEST 123 TEST MODE 6 W/ ROTATE INSTRUCTIONS
3572 ;***** TEST 123 TEST MODE 6 W/ ROTATE INSTRUCTIONS
3573 ;***** TEST 123 TEST MODE 6 W/ ROTATE INSTRUCTIONS
3574 ;***** TEST 123 TEST MODE 6 W/ ROTATE INSTRUCTIONS
3575 ;***** TEST 123 TEST MODE 6 W/ ROTATE INSTRUCTIONS
3576 007712 005212      TST123: INC  (R2)  ;UPDATE TEST NUMBER
3577 007714 022712 000123      CMP    #123,(R2) ;SEQUENCE ERROR?
3578 007720 001013      BNE    TST124-10 ;BR TO ERROR HALT ON SEQ ERROR
3579 007722 012737 125252 007710      MOV    #125252,&*ROTX ;INITIALIZE DATA
3580 007730 000261      SEC
3581 007732 006167 177752      ROL    ROTX   ;TRY ROL W/ MODE 6
3582 007736 103004      BCC    ROT6   ;CHECK C-BIT
3583 007740 022737 052525 007710      CMP    #52525,&*ROTX ;CHECK DATA
3584 007746 001404      BEQ    TST124
3585                               ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS      =====
3586                               ; CONDITIONAL BRANCH INST. AND      =====
3587                               ; REPLACE THE MOVE INSTRUCTION      =====
3588                               ; WHICH FOLLOWS W/ 765      =====
3589 007750      ROT6:      MOV    #214,-(R2) ;MOVE TO MAILBOX * ***** 214 *****
3590 007750 012742 000214      INC    -(R2)  ;SET MSGTYP TO FATAL ERROR
3591 007754 005242      HALT
3592 007756 000000
3593

```

WIRELESS CPU TEST

3597  
 3598  
 3599  
 3600  
 3601  
 3602  
 3603  
 3604  
 3605 007760 005212  
 3606 007762 022712 000124  
 3607 007766 001C16  
 3608 007770 012737 052525 007710  
 3609 007776 012737 007710 010034  
 3610 010004 000241  
 3611 010006 006177 000022  
 3612 010012 103404  
 3613 010014 023727 007710 125252  
 3614 010022 001405  
 3615  
 3616  
 3617  
 3618 010024  
 3619 010024 012742 000215  
 3620 010030 005242  
 3621 010032 000000  
 3622  
 3623 010034 000000  
 3624  
 3625  
 3626  
 3627  
 3628  
 3629  
 3630  
 3631  
 3632  
 3633  
 3634  
 3635  
 3636  
 3637 010036 005212  
 3638 010040 022712 000125  
 3639 010044 001013  
 3640 010046 012700 177400  
 3641 010052 000300  
 3642 010054 100404  
 3643  
 3644  
 3645  
 3646  
 3647 010056 012742 000216  
 3648 010062 005242  
 3649 010064 000000

---

; THIS TEST VERIFIES MODE 7 ROTATE INSTRUCTIONS.  
 ; THE DATA IS SET IN LOC. ROTX (SEE PREVIOUS TEST). THE ROL INSTRUCTION  
 ; ADDRESSES IT INDIRECTLY USING MODE 7 AND INDIRECT ADDRESS LOCATION  
 ; (ROTXAD) FOLLOWING THE TEST CODE.

---

; TEST 124 TEST MODE 7 W/ ROTATE INSTRUCTIONS

---

TST124:	INC	(R2)	UPDATE TEST NUMBER
	CMP	\$124, (R2)	SEQUENCE ERROR?
	BNE	ROT7	BR TO ERROR HALT ON SEQ ERROR
	MOV	\$52525, @ROTX	INITIALIZE DATA
	MOV	@ROTX, @ROTXAD	INITIALIZE ADDRESS POINTER
	CLC		CLEAR C-BIT
	ROL	@ROTXAD	TRY ROL W/ MODE 7
	BCS	ROT7	CHECK C-BIT
	CMP	@ROTX, \$125252	CHECK DATA
	BEG	TST125	
			; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS ; CONDITIONAL BRANCH INST. AND ; REPLACE THE MOVE INSTRUCTION ; WHICH FOLLOWS W/ 762
			<=====
			<=====
			<=====
			<=====
ROT7:	MOV	\$215, -(R2)	MOVE TO MAILBOX # ***** 215 *****
	INC	-(R2)	SET MSGTYP TO FATAL ERROR
	HALT		ROL W/ MODE 7 FAILED
			OR SEQUENCE ERROR
ROTXAD: 0			

---

; THIS TEST VERIFIES MODE 0 SWAB INSTRUCTION. RO IS SET TO  
 ; 177400. A SWAB MODE 0 IS EXECUTED AND THE CONDITIONAL BRANCH  
 ; IS USED TO CHECK THE SIGN OF THE RESULT. ALSO, A COMPARISON  
 ; IS MADE TO CHECK THE DATA RESULTS.

---

; TEST 125 TEST MODE 0 W/ SWAB INST.

---

TST125:	INC	(R2)	UPDATE TEST NUMBER
	CMP	\$125, (R2)	SEQUENCE ERROR?
	BNE	TST126-10	BR TO ERROR HALT ON SEQ ERROR
	MOV	\$177400, RO	MOVE TEST PATTERN TO RO
	SWAB	RO	TRY SWAB MODE 0
	BMI	\$B0	
			; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS ; CONDITIONAL BRANCH INST. AND ; REPLACE THE MOVE INSTRUCTION ; WHICH FOLLOWS W/ 774
			<=====
			<=====
			<=====
MOV	\$216, -(R2)	MOVE TO MAILBOX # ***** 216 *****	
INC	-(R2)	SET MSGTYP TO FATAL ERROR	
HALT		SWAB DID NOT SET CC'S CORRECT	

MAINDEC-11-DGARIA 11 04 CPU TEST  
DGARIA.P11 125 TEST MODE C W SWAB INST.

MAC11 27732 06-OCT-76 14:01 PAGE 239

3650	010066	022700	003377	SBC:	CMP	\$377 R0	;CHECK RESULT	
3651	010072	001404			BEQ	TST126		
3652							: TO SCOPE: CLEAR THE RIGHT BYTE OF THIS : CONDITIONAL BRANCH INST. AND : REPLACE THE MOVE INSTRUCTION : WHICH FOLLOWS w/ 765	
3653							<=====	
3654							<=====	
3655							<=====	
3656	010074	012742	000217	MOV	\$217 -(R2)		MOVE TO MAILBOX # ***** 217 *****	
3657	010100	005242		INC	-(R2)		SET MSGTYP TO FATAL ERROR	
3658	010102	000000		HALT			RESULT OF SWAB MODE C FAILED	
3659							OR SEQUENCE ERROR	

TEST  
TEST MODE 1 W/ SWAB INST.
 3660  
 3661  
 3662  
 3663  
 3664  
 3665  
 3666  
 3667  
 3668  
 3669  
 3670

\*\*\*\*\*  
 THIS TEST VERIFIES MODE 1 SWAB INSTRUCTION. THE TEST  
 PATTERN IS MOVED TO LOC 0. R0 IS CLEARED AND USED AS THE ADDRESSING  
 REGISTER IN THE MODE 1 SWAB. THE DATA RESULTS ARE CHECKED WITH  
 A COMPARE.  
 \*\*\*\*\*

TEST 126 TEST MODE 1 W/ SWAB INST

3671 010104 005212	TST126: INC (R2)	; UPDATE TEST NUMBER
3672 010106 022712	CMP #126, (R2)	; SEQUENCE ERROR?
3673 010112 001C11	BNE TST127-10	; BR TO ERROR HALT ON SEQ ERROR
3674 010114 012737	MOV #125652, @#0	; MOVE TEST PATTERN TO LOC. 0
3675 010122 005000	CLR R0	; R0=0
3676 010124 000310	SWAB (R0)	; TRY SWAB MODE 1
3677 010126 022737	CMP #125253, @#0	; CHECK RESULT
3678 010134 001404	BEQ TST127	
		; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS ; CONDITIONAL BRANCH INST. AND       <===== ; REPLACE THE MOVE INSTRUCTION      <===== ; WHICH FOLLOWS W/ 767              <=====
3683 010136 012742	MOV #220, -(R2)	; MOVE TO MAILBOX # ***** 220 *****
3684 010142 005242	INC -(R2)	; SET MSGTYP TO FATAL ERROR
3685 010144 000000	HALT	; RESULT OF SWAB MODE 1 FAILED ; OR SEQUENCE ERROR

 3687  
 3688  
 3689  
 3690

\*\*\*\*\*  
 THIS TEST VERIFIES MODE 2 SWAB INSTRUCTION. THE TEST  
 PATTERN IS MOVED TO LOC 0. R0 IS CLEARED AND USED AS THE MODE  
 2 ADDRESSING REGISTER. THE RESULTS ARE CHECKED WITH A COMPARE.  
 R0 IS CHECKED FOR PROPER DECREMENTING.  
 \*\*\*\*\*

TEST 127 TEST MODE 2 W/ SWAB INST

3699 010146 005212	TST127: INC (R2)	; UPDATE TEST NUMBER
3700 010150 022712	CMP #127, (R2)	; SEQUENCE ERROR?
3701 010154 001020	BNE TST130-10	; BR TO ERROR HALT ON SEQ ERROR
3702 010156 012737	MOV #125152, @#0	; MOVE TEST PATTERN TO LOC. 0
3703 010164 005000	CLR R0	; R0=0
3704 010166 000320	SWAB (R0)+	; TRY SWAB MODE 2
3705 010170 022737	CMP #65252, @#0	; CHECK RESULT
3706 010176 001404	BEQ SB2	
		; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS ; CONDITIONAL BRANCH INST. AND       <===== ; REPLACE THE MOVE INSTRUCTION      <===== ; WHICH FOLLOWS W/ 767              <=====
3711 010200 012742	MOV #221, -(R2)	; MOVE TO MAILBOX # ***** 221 *****
3712 010204 005242	INC -(R2)	; SET MSGTYP TO FATAL ERROR
3713 010206 000000	HALT	; RESULT OF SWAB MODE 0 FAILED
3714 010210 162700	SB2: SUB #2, R0	; CHECK EFFECT OF REG.
3715 010214 001404	BEQ TST130	

MACY11 27(732) 06-OCT-76 14:01 PAGE 2+1  
[OKAY44.F11] 11 04 02 TEST MODE 2 W/ SWAB INST

3716					: TO SCOPE: CLEAR THE RIGHT BYTE OF THIS 3717	=====
3718					CONDITIONAL BRANCH INST. AND 3719	=====
3720	010216	012742	000222	MOV	REPLACE THE MOVE INSTRUCTION 3721	=====
3722	010222	005242		INC	WHICH FOLLOWS W/ 760 3723	=====
3724	010224	000000		HALT	MOVE TO MAILBOX # ***** 222 ***** 3725	=====
3726					SET MSGTYP TO FATAL ERROR 3727	=====
3728					REGISTER VALUE INCORRECT 3729	=====
3730					OR SEQUENCE ERROR 3731	=====
3732					***** 3733	=====
3734					TEST 130 TEST MODE 3 W/SWAB INST. 3735	=====
3736	010226	005212		TST130: INC	UPDATE TEST NUMBER 3737	=====
3738	010230	022712	000130	CMP	SEQUENCE ERROR? 3739	=====
3739	010234	001011		BNE	BR TO ERROR HALT ON SEQ ERROR 3740	=====
3740	010236	012737	000377 000000	MOV	MOVE TEST PATTERN TO LOC. 0 3741	=====
3741	010244	000337	000090	SWAB	TRY SWAB W/ MODE 3 3742	=====
3742	010250	022737	177400 000000	CMP	CHECK RESULT 3743	=====
3743	010256	001404		BEQ	TO SCOPE: CLEAR THE RIGHT BYTE OF THIS 3744	=====
3744					CONDITIONAL BRANCH INST. AND 3745	=====
3745					REPLACE THE MOVE INSTRUCTION 3746	=====
3746					WHICH FOLLOWS W/ 767 3747	=====
3747	010260	012742	000223	MOV	MOVE TO MAILBOX # ***** 223 ***** 3748	=====
3748	010264	005242		INC	SET MSGTYP TO FATAL ERROR 3749	=====
3749	010266	000000		HALT	RESULT OF SWAB INCORRECT 3750	=====
3750					OR SEQUENCE ERROR *****	=====

MAINDEC--C-AH 11 04 08 TEST MACY11 27732 05-OCT-76 14:01 PAGE 242  
DDKAAAR.F11 T131 TEST MODE 3 W SWAB INST.

```

3751
3752
3753
3754
3755      THIS TEST VERIFIES MODE 4 SWAB INSTRUCTIONS. THE DATA
3756      IS MOVED TO LOC 0. R0 IS SET TO 2 AND USED AS THE MODE 4 ADDRESSING
3757      REGISTER. THE DATA IS CHECKED WITH A COMPARE AND R0 IS CHECKED
3758      FOR PROPER DECREMENTING.
3759
3760
3761      TEST 131      TEST MODE 4 W/ SWAB INST
3762
3763 010270 005212      TST131: INC   (R2)      UPDATE TEST NUMBER
3764 010272 022712 000131      CMP   $131,(R2)      SEQUENCE ERROR?
3765 010276 001020      BNE   TST132-10      BR TO ERROR HALT ON SEQ ERROR
3766 010300 012737 125652 000000      MOV   $125652,<#0      MOVE TEST PATTERN TO LOC. 0
3767 010306 012700 000002      MOV   $2,R0      SET UP REGISTER POINTER
3768 010312 000340      SWAB  -(R0)      TRY SWAB MODE 4
3769 010314 022737 125253 000000      CMP   $125253,<#0      CHECK RESULT
3770 010322 001404      BEQ   S84

3771      TO SCOPE: CLEAR THE RIGHT BYTE OF THIS      <=====*
3772      CONDITIONAL BRANCH INST. AND      <=====*
3773      REPLACE THE MOVE INSTRUCTION      <=====*
3774      WHICH FOLLOWS W/ 766      <=====*
3775 010324 012742 000224      MOV   $224,-(R2)      MOVE TO MAILBOX # ***** 224 *****
3776 010330 005242      INC   -(R2)      SET MSGTYP TO FATAL ERROR
3777 010332 000000      HALT      RESULT OF SWAB INCORRECT
3778 010334 005700      TST   R0      CHECK EFFECT ON REG.
3779 010336 001404      BEQ   TST132

3780      TO SCOPE: CLEAR THE RIGHT BYTE OF THIS      <=====*
3781      CONDITIONAL BRANCH INST. AND      <=====*
3782      REPLACE THE MOVE INSTRUCTION      <=====*
3783      WHICH FOLLOWS W/ 760      <=====*
3784 010340 012742 000225      MOV   $225,-(R2)      MOVE TO MAILBOX # ***** 225 *****
3785 010344 005242      INC   -(R2)      SET MSGTYP TO FATAL ERROR
3786 010346 000000      HALT      REGISTER VALUE INCORRECT
3787      OR SEQUENCE ERROR
3788

```

3799  
 3790  
 3791  
 3792        THIS TEST VERIFIES MODE 5 SWAB INSTRUCTION. THE TEST USES  
 3793        TWO LOCATIONS FOLLOWING THE TEST CODE. SB5X HOLDS THE DATA;  
 3794        SB5XAD IS A POINTER TO THE DATA LOCATION. THE DATA IS MOVED TO  
 3795        SB5X AND R0 IS SET TO TWO PLUS THE ADDRESS OF SB5XAD FOLLOWING  
 3796        THE MODE 5 SWAB SB5X IS CHECKED FOR THE PROPER DATA. R0 IS  
 3797        CHECKED TO SEE THAT IT WAS DECREMENTED PROPERLY.  
 3798  
 3799  
 3800        TEST 132      TEST MODE 5 W/ SWAB INST.  
 3801  
 3802        010350 005212      000132      TST132: INC      (R2)      ; UPDATE TEST NUMBER  
 3803        010352 022712      000132      CMP      #132,(R2)      ; SEQUENCE ERROR?  
 3804        010356 001021      010436      BNE      SB5      ; BR TO ERROR HALT ON SEQ ERROR  
 3805        010360 012700      010436      MOV      #SB5XAD+2,R0      ; SET UP POINTER TO WORK LOCATION  
 3806        010364 012767      125125      000040      MOV      #125125,SB5X      ; MOVE PATTERN TO WORK LOCATION  
 3807        010372 000350      000030      SWAB      0-(R0)      ; TRY SWAB MODE 5  
 3808        010374 022767      052652      000030      CMP      #52652,SB5X      ; CHECK RESULT  
 3809        010402 001404      000030      BEQ      SB5A      ;  
 3810                             ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS      <=====  
 3811                             ; CONDITIONAL BRANCH INST. AND      <=====  
 3812                             ; REPLACE THE MOVE INSTRUCTION      <=====  
 3813                             ; WHICH FOLLOWS W/ 766      <=====  
 3814        010404 012742      000226      MOV      #226,-(R2)      ; MOVE TO MAILBOX \* \*\*\*\*\* 226 \*\*\*\*\*  
 3815        010410 005242      000226      INC      -(R2)      ; SET MSGTYP TO FATAL ERROR  
 3816        010412 000000      010434      HALT      ; RESULT OF SWAB INCORRECT  
 3817        010414 020027      010434      CMP      R0,#SB5XAD      ; CHECK RESULT OF REG.  
 3818        010420 001406      010434      BEQ      TST133      ;  
 3819                             ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS      <=====  
 3820                             ; CONDITIONAL BRANCH INST. AND      <=====  
 3821                             ; REPLACE THE MOVE INSTRUCTION      <=====  
 3822                             ; WHICH FOLLOWS W/ 757      <=====  
 3823        010422      000227      S85:      MOV      #227,-(R2)      ; MOVE TO MAILBOX \* \*\*\*\*\* 227 \*\*\*\*\*  
 3824        010422 012742      000227      INC      -(R2)      ; SET MSGTYP TO FATAL ERROR  
 3825        010426 005242      000227      HALT      ; REGISTER VALUE INCORRECT  
 3826        010430 000000      010434      S85X:      0      ; OR SEQUENCE ERROR  
 3827        010432 000000      010434      S85XAD:      SB5X      ; WORK LOCATION  
 3828  
 3829  
 3830

TEST MODE 5 w SWAB INST.

3831  
 3832  
 3833  
 3834 :\*\*\*\*\* THIS TEST VERIFIES MODE 6 SWAB INSTRUCTION. THIS TEST  
 3835 :USES A WORK LOCATION (SB6X) FOLLOWING THE TEST CODE. TEST DATA  
 3836 :IS LOADED INTO THE WORK LOCATION. R0, THE ADDRESSING REGISTER  
 3837 :IS LOADED WITH 6 LESS THEN THE ADDRESS OF THE WORK LOCATION.  
 3838 :THE MODE 6 SWAB IS EXECUTED WITH A +6 OFFSET. THE DATA IS  
 3839 :VERIFIED WITH A COMPARE.  
 3840  
 3841 :\*\*\*\*\* TEST 133 TEST MODE 6 W/ SWAB INST.  
 3842 :\*\*\*\*\*  
 3843 :TST133: INC (R2) ;UPDATE TEST NUMBER  
 3844 010436 005212 000133 CMP #123,(R2) ;SEQUENCE ERROR?  
 3845 010440 022712 000133 BNE SB6 ;BR TO ERROR HALT ON SEQ ERROR  
 3846 010444 001013 000030 MOV #125125,SB6X ;MOVE PATTERN TO WORK LOCATION  
 3847 010446 012767 125125 000030 MOV #SB6X-6,R0 ;MOVE OFFSET POINTER TO R0  
 3848 010454 012700 010476 SWAB 6(R0) ;TRY SWAB W/ MODE 6  
 3849 010460 000360 000006 CMP #52652,6(R0) ;CHECK RESULT  
 3850 010464 022760 052652 000006 BEQ TST134  
 3851 010472 001405  
 3852 : TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
 3853 : CONDITIONAL BRANCH INST. AND  
 3854 : REPLACE THE MOVE INSTRUCTION  
 3855 : WHICH FOLLOWS W/ 765  
 3856 010474 012742 000230 SB6:  
 3857 010474 012742 000230 MOV #230,-(R2) ;MOVE TO MAILBOX \* \*\*\*\*\* 230 \*\*\*\*\*  
 3858 010500 005242 INC -(R2) ;SET MSGTYP TO FATAL ERROR  
 3859 010502 000000 HALT ;RESULT OF SWAB INCORRECT  
 3860 ; OR SEQUENCE ERROR  
 3861 010504 000000 SB6X: 0 ;WORK LOCATION  
 3862

CH 26 TEST  
TEST MODE 7 W/ SWAB INST.

```

3863
3864
3865
3866      THIS TEST VERIFIES MODE 7 SWAB INSTRUCTION. THIS TEST
3867      USES TWO LOCATIONS FOLLOWING THE TEST CODE: A WORK LOCATION
3868      (SB7X) AND A POINTER TO THE WORK LOCATION (SB7XAD). DATA IS MOVED
3869      TO THE WORK LOCATION. R0 IS LOADED WITH 72 LESS THAN THE ADDRESS
3870      OF THE ADDRESS POINTER. THE DATA IS SWAB'ED USING A MODE 7
3871      INSTRUCTION WITH AN OFFSET OF +72. THE DATA IS VERIFIED WITH A
3872      COMPARE.
3873
3874
3875      TEST 134      TEST MODE 7 W/ SWAB INST.
3876
3877 010506 005212      TST134: INC    (R2)      ; UPDATE TEST NUMBER
3878 010510 022712 000134      CMP    *134,(R2)   ; SEQUENCE ERROR?
3879 010514 001013      BNE    SB7      ; BR TO ERROR HALT ON SEQ ERROR
3880 010516 012767 177400 000030      MOV    *177400,SB7X   ; MOVE PATTERN TO WORK LOCATION
3881 010524 012700 010464      MOV    *SB7XAD-72,R0   ; MOVE OFFSET POINTER TO R0
3882 010530 000370 000072      SWAB   @72(R0)     ; TRY SWAB MODE 7
3883 010534 027027 000072 000377      CMP    @72(R0),#377   ; CHECK RESULTS
3884 010542 001406      BEQ    TST135
3885
3886
3887
3888      ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS      =====
3889 010544 012742 000231      SB7:      MOV    #231,-(R2)   ; MOVE TO MAILBOX # ***** 231 *****
3890 010544 012742 000231      INC    -(R2)     ; SET MSGTYP TO FATAL ERROR
3891 010550 005242      HALT
3892 010552 000000
3893 010554 000000      SB7X:      0
3894 010556 010554      SB7XAD:  SB7X      ; WORK LOCATION
3895
3896      ; POINTER TO WORK LOCATION

```

MAINDEC-11-CJKAA 11 04 CPU TEST  
CGKAAA.P11 7134 TEST MODE 7 W' SWAB INST.

MACY11 27(732) 06-OCT-76 14:01 PAGE 246

3897  
 3898 \*\*\*\*\*  
 3899  
 3900 THIS TEST VERIFIES ALL LEGAL MODES OF THE JMP INSTRUCTION.  
 3901 BECAUSE OF THE NATURE OF THE INSTRUCTION UNDER TEST, THIS TEST  
 3902 UTILIZES SEVERAL DIFFERENT TECHNIQUES. THE CODE IS NOT EXECUTED  
 3903 IN A LINEAR FASHION. THE DIFFERENT MODES ARE EXECUTED IN ORDER  
 3904 FROM 1-7; HOWEVER, THE CODE IS ARRANGED SO THAT CONTROL LEAP  
 3905 FROGS THRU THE TEST CODE. THE ORDER OF APPEARANCE OF THE CODE  
 3906 IS:  
 3907 JMP MODE 1  
 3908 JMP MODE 3  
 3909 JMP MODE 2  
 3910 JMP MODE 4  
 3911 JMP MODE 6  
 3912 JMP MODE 5  
 3913 JMP MODE ?  
 3914 AN INTERNAL SEQUENCE TEST (JMPSEQ) IS USED TO INSURE THAT THE  
 3915 JUMPS ARE OCCURRING IN THE PROGRAMMED SEQUENCE.  
 3916 THE TEST IS MADE UP OF SEVERAL BLOCKS OF CODE. EACH CODE  
 3917 BEGINS WITH A LABEL WHICH INDICATES THE MODE BEING EXECUTED IN  
 3918 THAT BLOCK. A SIMPLE PROCEDURE IS FOLLOWED IN EACH BLOCK. FOR  
 3919 EXAMPLE THE CODE BEGINNING AT JMP3 WILL FIRST COMPARE THE RESULTS  
 3920 OF THE PREVIOUS MODE 2 JUMP. (ANY REGISTER CHANGES ARE VERIFIED  
 3921 AND THE SEQUENCE CHECK IS MADE). THEN THE REGISTERS ARE SETUP  
 3922 FOR A MODE 3 JUMP TO THE NEXT TEST BLOCK (HERE, JMP4), THE SEQUENCE  
 3923 CHECKER IS UPDATED AND THE JUMP IS EXECUTED.  
 3924 IF A FAILURE OCCURS, THE SEQUENCE CHECKER WILL ASSIST IN  
 3925 DETERMINING JUST WHICH MODE FAILED. IF THE SEQUENCE IS CORRECT  
 3926 THEN THE ERROR DETECTED WAS A MODE FAILURE (E.G. FAILURE OF THE  
 3927 REGISTER TO BE INCREMENTED IN MODE 2 JUMP.)  
 3928  
 3929 \*\*\*\*\*  
 3930 TEST 135 TEST THE JMP INSTRUCTION IN ALL MODES  
 3931 \*\*\*\*\*  
 3932 010560 005212 000135 TST135: INC (R2) ; UPDATE TEST NUMBER  
 3933 010562 022712 000135 CMP #135, (R2) ; SEQUENCE ERROR?  
 3934 010566 001150 BNE JMPCK+6 ; BR TO ERROR HALT ON SEQ ERROR  
 3935 010570 005067 000326 CLR JMPSEQ ; ESTABLISH A SEQUENCE CHECKER  
 3936 010574 012700 010654 MOV #JMP2, R0 ; SET R0=JUMP TARGET  
 3937 010600 000110 JMP (R0) ; TRY JMP MODE 1  
 3938 010602 022700 010604 JMP3: CMP #.+2, R0 ; CHECK RESULT OF MODE 2 JUMP  
 3939 010606 001404 BEQ JMP3A ;  
 3940 ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS <=====  
 3941 ; CONDITIONAL BRANCH INST. AND <=====  
 3942 ; REPLACE THE MOVE INSTRUCTION <=====  
 3943 ; WHICH FOLLOWS W/ 770 <=====  
 3944 010610 012742 000232 MOV #232, -(R2) ; MOVE TO MAILBOX # \*\*\*\*\* 232 \*\*\*\*\*  
 3945 010614 005242 INC -(R2) ; SET MSGTYP TO FATAL ERROR  
 3946 010616 000000 HALT ; REGISTER VALUE AFTER JMP MODE 2 INCORRECT  
 3947 010620 026727 000276 000001 JMP3A: CMP JMPSEQ, #1 ; MAKE SURE JMPs ARE IN SEQUENCE: JMPSEQ=1?  
 3948 010626 001404 BEQ JMP3B ;  
 3949 ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS <=====  
 3950 ; CONDITIONAL BRANCH INST. AND <=====  
 3951 ; REPLACE THE MOVE INSTRUCTION <=====  
 3952 ; WHICH FOLLOWS W/ 760 <=====

MAINDEC-11-DGKAA 11 04 CPU TEST MACY11 27(732) 06-OCT-76 14:01 PAGE 247  
DGKAA.P11 T135 TEST THE JMP INSTRUCTION IN ALL MODES

3953	010630	012742	000233		MUV	#233,-(R2)	; MOVE TO MAILBOX # ***** 233 *****
3954	010634	005242			INC	-(R2)	; SET MSGTYP TO FATAL ERROR
3955	010636	000000			HALT		; SHOULD BE HERE FROM JMP MODE 2 ONLY
3956	010640	012700	010652	JMP3B:	MOV	#IJMP4, R0	; POINT R0 TO INDIRECT JMP ADDR.
3957	010644	005267	000252		INC	JMPSEQ	; UPDATE SEQUENCE CHECKER
3958	010650	000130			JMP	0(R0)+	; TRY JMP MODE 3
3959	010652	010704		IJMP4:	JMP4		; ADDRESS INDIRECT JUMP
3960							
3961	010654	005767	000242	JMP2:	TST	JMPSEQ	; CHECK THAT JMPS ARE IN SEQUENCE: JMPSEQ=0?
3962	010660	001404			BEQ	JMP2A	
3963							; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS (====)
3964							CONDITIONAL BRANCH INST. AND (====)
3965							REPLACE THE MOVE INSTRUCTION (====)
3966							WHICH FOLLOWS W/ 743 (====)
3967	010662	012742	000234		MOV	#234,-(R2)	; MOVE TO MAILBOX # ***** 234 *****
3968	010666	005242			INC	-(R2)	; SET MSGTYP TO FATAL ERROR
3969	010670	000000			HALT		; SHOULD BE HERE FROM JMP MODE 1 ONLY
3970	010672	005267	000224	JMP2A:	INC	JMPSEQ	; UPDATE SEQUENCE CHECKER
3971	010676	012700	010602		MOV	#IJMP3, R0	; SET R0=JUMP TARGET
3972	010702	000120			JMP	(R0)+	; TRY A JUMP MODE 2 TO "IJMP3"
3973	010704	022700	010654	JMP4:	CMP	#IJMP4+2, R0	; CHECK RESULT OF REGISTER IN MODE 3 JUMP
3974	010710	001404			BEQ	JMP4A	
3975							; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS (====)
3976							CONDITIONAL BRANCH INST. AND (====)
3977							REPLACE THE MOVE INSTRUCTION (====)
3978							WHICH FOLLOWS W/ 727 (====)
3979	010712	012742	000235		MOV	#235,..(R2)	; MOVE TO MAILBOX # ***** 235 *****
3980	010716	005242			INC	-(R2)	; SET MSGTYP TO FATAL ERROR
3981	010720	000000			HALT		; REGISTER VALUE AFTER MODE 3 JUMP INCORRECT
3982	010722	022767	000002	000172	JMP4A:	CMP	; CHECK JUMP SEQUENCE: JMPSEQ=2?
3983	010730	001404			BEQ	JMP4B	
3984							; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS (====)
3985							CONDITIONAL BRANCH INST. AND (====)
3986							REPLACE THE MOVE INSTRUCTION (====)
3987							WHICH FOLLOWS W/ 717 (====)
3988	010732	012742	000236		MOV	#236,-(R2)	; MOVE TO MAILBOX # ***** 236 *****
3989	010736	005242			INC	-(R2)	; SET MSGTYP TO FATAL ERROR
3990	010740	000000			HALT		; SHOULD BE ONLY FROM MODE 3 JUMP
3991	010742	012700	011012	JMP4B:	MOV	#IJMP5+2, R0	; SET UP POINTER TO JUMP TARGET
3992	010746	005267	000150		INC	JMPSEQ	; UPDATE SEQUENCE CHECKER
3993	010752	000140			JMP	-(R0)	; TRY JUMP MODE 4 TO "IJMP4"
3994							
3995	010754	022767	000004	000140	JMP6:	CMP	; CHECK THAT JUMPS ARE IN SEQUENCE: JMPSEQ=4?
3996	010762	001404			BEQ	JMP6A	
3997							; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS (====)
3998							CONDITIONAL BRANCH INST. AND (====)
3999							REPLACE THE MOVE INSTRUCTION (====)
4000							WHICH FOLLOWS W/ 702 (====)
4001	010764	012742	000237		MOV	#237,-(R2)	; MOVE TO MAILBOX # ***** 237 *****
4002	010770	005242			INC	-(R2)	; SET MSGTYP TO FATAL ERROR
4003	010772	000000			HALT		; SHOULD BE HERE ONLY FROM MODE 5 JUMP
4004	010774	012700	011442	JMP6A:	MOV	#IJMP7+376, R0	; SET UP OFFSET POINTER TO JUMP TARGET
4005	011000	005267	000116		INC	JMPSEQ	; UPDATE JUMP SEQUENCE
4006	011004	000160	177402		JMP	-376(R0)	; TRY MODE 6 JUMP
4007							
4008	011010	022767	000003	000104	JMP5:	CMP	; CHECK THAT JUMPS ARE IN SEQUENCE: JMPSEQ=3?

MAINDEC-11-DGKAA 11/04 CPU TEST MACYII 27(732) 06-OCT-78 14:01 PAGE 348  
DGKAAA.P11 T135 TEST THE JMP INSTRUCTION IN ALL MODES

4009	011016	001404		BEQ	JMP5A		
4010						TO SCOPE: CLEAR THE RIGHT BYTE OF THIS CONDITIONAL BRANCH INST. AND REPLACE THE MOVE INSTRUCTION WHICH FOLLOWS W/ 664	<=====
4011							<=====
4012							<=====
4013			.				<=====
4014	011020	012742	000240		MOV #240 -(R2)	MOVE TO MAILBOX # ***** 240 *****	
4015	011024	005242			INC -(R2)	SET MSGTYP TO FATAL ERROR	
4016	011026	000000			HALT	SHOULD ONLY BE HERE FROM MODE 4 JUMP	
4017	011030	012700	011044	JMP5A:	MOV #IJMP5+2, R0	SET UP POINTER TO INDIRECT JUMP ADDR.	
4018	011034	005267	000062		INC JMPSEQ	UPDATE JUMP SEQUENCE	
4019	011040	000150			JMP @-(R0)	TRY JUMP MODE 5 TO "JMP6"	
4020	011042	010754		IJMP5:	JMP6	INDIRECT ADDRESS POINTER	
4021							
4022	011044	022767	000005	000050	JMP7: CMP #5, JMPSEQ	CHECK JUMPS IN SEQUENCE: JMPSEQ=5?	
4023	011052	001404			BEQ JMP7A		
4024						TO SCOPE: CLEAR THE RIGHT BYTE OF THIS CONDITIONAL BRANCH INST. AND REPLACE THE MOVE INSTRUCTION WHICH FOLLOWS W/ 646	<=====
4025							<=====
4026							<=====
4027							<=====
4028	011054	012742	000241		MOV #241 -(R2)	MOVE TO MAILBOX # ***** 241 *****	-
4029	011060	005242			INC -(R2)	SET MSGTYP TO FATAL ERROR	
4030	011062	000000			HALT	SHOULD ONLY BE HERE FROM MODE 6 JUMP	
4031	011064	012700	011110	JMP7A:	MOV #IJMP+10, R0	SET UP OFFSET POINTER TO INDIRECT ADDR.	
4032	011070	005267	000026		INC JMPSEQ	UPDATE JUMP SEQUENCE	
4033	011074	000170	177770		JMP @-10(R0)	TRY MODE 7 JUMP	
4034	011100	011102		IJMP:	JMPCK	INDIRECT ADDRESS	
4035							
4036	011102	026727	000014	000006	JMPCK: CMP JMPSEQ, #6	CHECK JUMPS IN SEQUENCE: JMPSEQ	
4037	011110	001405			BEQ TST136		
4038						TO SCOPE: CLEAR THE RIGHT BYTE OF THIS CONDITIONAL BRANCH INST. AND REPLACE THE MOVE INSTRUCTION WHICH FOLLOWS W/ 627	<=====
4039							<=====
4040							<=====
4041							<=====
4042	011112	012742	000242		MOV #242 -(R2)	MOVE TO MAILBOX # ***** 242 *****	
4043	011116	005242			INC -(R2)	SET MSGTYP TO FATAL ERROR	
4044	011120	000000			HALT	SHOULD ONLY BE HERE FROM MODE 6 JUMP	
4045	011122	000000			JMPSEQ: 0	OR SEQUENCE ERROR	

M07

4047  
 4048  
 4049  
 4050 ; THIS TEST VERIFIES ALL LEGAL MODES OF THE JSR INSTRUCTION.  
 4051 ; THE CONCEPT OF LEAP FROGGING AND SEQUENCE CHECKING (JSRSEQ) IS  
 4052 ; IDENTICAL TO THAT USED IN JMP TEST (SEE PREVIOUS TEST). EACH  
 4053 ; BLOCK OF CODE VERIFIES THE PREVIOUS JSR BY CHECKING THE SEQUENCE,  
 4054 ; CHECKING THAT THE PC WAS SAVED IN THE SPECIFIED REGISTER, CHECKING  
 4055 ; THAT THE SP WAS DECREMENTED, CHECKING THAT THE REGISTER WAS  
 4056 ; SAVED ON THE STACK, AND FINALLY CHECKING THAT ANY MODE ADDRESS  
 4057 ; REGISTER ALTERATIONS (E.G. INCREMENT REGISTER IN MODE 2) WERE  
 4058 ; SUCCESSFUL. R1 IS USED AS THE REGISTER IN ALL JSR INSTRUCTIONS.  
 4059 ; IF A FAILURE OCCURS, THE SEQUENCE CHECKER WILL ASSIST IN  
 4060 ; DETERMINING JUST WHICH MODE FAILED. IF THE SEQUENCE IS CORRECT  
 4061 ; THEN THE ERROR DETECTED WAS A FUNCTIONAL FAILURE (E.G., INCORRECT  
 4062 ; REGISTER SAVED).

4063 ;\*\*\*\*\*TEST 136 TEST JSR INSTRUCTION W/ ALL MODES\*\*\*\*\*

4064 ;\*\*\*\*\*TEST 136 TEST JSR INSTRUCTION W/ ALL MODES\*\*\*\*\*

4065 ;\*\*\*\*\*TEST 136 TEST JSR INSTRUCTION W/ ALL MODES\*\*\*\*\*

4066 ;\*\*\*\*\*TEST 136 TEST JSR INSTRUCTION W/ ALL MODES\*\*\*\*\*

4067 011124 005212  
 4068 011126 022712 000136  
 4069 011132 001001  
 4070 011134 000402  
 4071 011136 000137 011572

TST136: INC (R2) ; UPDATE TEST NUMBER  
 CMP #136, (R2) ; SEQUENCE ERROR?  
 BNE JSR0 ; BR TO ERROR HALT ON SEQ ERROR  
 BR JSR1

JSR0: JMP @JSRCK1

4072  
 4073 011142 012706 000500  
 4074 011146 012700 011254  
 4075 011152 005037 011552  
 4076 011156 005001  
 4077 011160 005101  
 4078 011162 004110

JSR1: MOV #STBOT, R6 ; SET STACK POINTER  
 MOV #JSR2, R0 ; SET TARGET ADDRESS  
 CLR @JSRSEQ ; INITIALIZE SEQUENCE CHECKER  
 CLR R1 ; INITIALIZE R1  
 COM R1  
 JSR R1, (R0) ; TRY JSR MODE 1  
 ; TO SCOPE: REPLACE THE MOVE INSTRUCTION

4079 ; FOLLOWING W/ 774

4080 ; ======  
 4081 011164  
 4082 011164 012742 000243  
 4083 011170 005242  
 4084 011172 000000

JSR1A: MOV #243, -(R2) ; MOVE TO MAILBOX # \*\*\*\*\* 243 \*\*\*\*\*  
 INC -(R2) ; SET MSGTYP TO FATAL ERROR  
 HALT ; JSR MODE 1 FAILED

4085  
 4086 011174 022737 000001 011552 JSR3: CMP #1, @# JSRSEQ ; CHECK SEQUENCE: JSRSEQ=1?  
 4087 BNE JSR3A ; BRANCH IF OUT OF SEQUENCE  
 4088 011202 001014  
 4089 011204 020127 011336  
 4090 011210 001011  
 4091 011212 022706 000476  
 4092 011216 001006  
 4093 011220 022716 125252  
 4094 011224 001003  
 4095 011226 022700 011176  
 4096 011232 001404

JSR3: CMP R1, #JSR4 ; PROPER PC SAVED?  
 BNE JSR3A ; BRANCH IF PC WRONG  
 CMP #STBOT-2, R6 ; STACK POINTER DECREMENTED?  
 BNE JSR3A ; BRANCH IF SP WRONG  
 CMP #125252, (R6) ; REG SAVED ON STACK?  
 BNE JSR3A ; BRANCH IF REG. NOT SAVED  
 CMP #JSR3+2, R0 ; MODE 2 INCREMENT CORRECT?  
 BEQ JSR3B ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
 ; CONDITIONAL BRANCH INST. AND  
 ; REPLACE THE MOVE INSTRUCTION  
 ; WHICH FOLLOWS W/ 740

4097 ; ======  
 4098 ; ======  
 4099 ; ======  
 4100 011234  
 4101 011234 012742 000244  
 4102 011240 005242

JSR3A: MOV #244, -(R2) ; MOVE TO MAILBOX # \*\*\*\*\* 244 \*\*\*\*\*  
 INC -(R2) ; SET MSGTYP TO FATAL ERROR

MAINDEC-11-DGKHA 11 04 CPU TEST  
DGKAAA.P11 T136 TEST JSR INSTRUCTION W/ ALL MODES

MACY11 27(732) 06-OCT-76 14:01 PAGE 250

4103	011242	000000			HALT			;JSR MODE 3 MALFUNCTIONED
4104	011244	005237	011552		JSR3B: INC	#JSRSEQ		;UPDATE SEQUENCE CHECKER
4105	011250	004137	011336		JSR	R1, #JSR4		;TRY JSR MODE 4
4106								
4107	011254	005737	011552		JSR2: TST	#JSRSEQ		;CHECK SEQUENCE: JSRSEQ=0?
4108	011260	001011			BNE	JSR2A		;BRANCH IF OUT OF SEQUENCE
4109	011262	020127	011164		CMP	R1, #JSR1A		;PROPER PC SAVED?
4110	011266	001006			BNE	JSR2A		;BRANCH IF PC WRONG
4111	011270	022706	000476		CMP	#STBOT-2, R6		;R6 DECREMENT?
4112	011274	001003			BNE	JSR2A		;BRANCH IF R6 IS INCORRECT
4113	011276	021627	177777		CMP	(R6), #-1		;REGISTER SAVED?
4114	011302	001404			BEQ	JSR2B		
4115								; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS
4116								; CONDITIONAL BRANCH INST. AND
4117								; REPLACE THE MOVE INSTRUCTION
4118								; WHICH FOLLOWS W/ 714
4119	011304				JSR2A:			
4120	011304	012742	000245		MOV	#245, -(R2)		;MOVE TO MAILBOX * ***** 245 *****
4121	011310	005242			INC	-(R2)		;SET MSGTYP TO FATAL ERROR
4122	011312	000000			HALT			;JSR MODE 1 MALFUNCTIONED
4123	011314	012706	000500		JSR2B: MOV	#STBOT, R6		;INITIALIZE R6
4124	011320	012701	125252		MOV	#125252, R1		;INITIALIZE R1
4125	011324	005237	011552		INC	#JSRSEQ		;UPDATE SEQUENCE CHECKER
4126	011330	012700	011174		MOV	#JSR3, R0		;SET TARGET ADDRESS
4127	011334	004120			JSR	R1, (R0)+		;TRY JSR MODE 2
4128								
4129	011336	022737	000002	011552	JSR4: CMP	#2, #JSRSEQ		;CHECK SEQUENCE: JSRSEQ=2?
4130	011344	001003			BNE	JSR4A		;BRANCH IF OUT OF SEQUENCE
4131	011346	022701	011254		CMP	#JSR2, R1		;PROPER PC SAVED?
4132	011352	001404			BEQ	JSR4B		
4133								; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS
4134								; CONDITIONAL BRANCH INST. AND
4135								; REPLACE THE MOVE INSTRUCTION
4136								; WHICH FOLLOWS W/ 670
4137	011354				JSR4A:			
4138	011354	012742	000246		MOV	#246, -(R2)		;MOVE TO MAILBOX * ***** 246 *****
4139	011360	005242			INC	-(R2)		;SET MSGTYP TO FATAL ERROR
4140	011362	000000			HALT			;JSR MODE 3 MALFUNCTIONED
4141	011364	005237	011552		JSR4B: INC	#JSRSEQ		;UPDATE SEQUENCE CHECKER
4142	011370	012700	011444		MOV	#JSR5+2, R0		;SET TARGET ADDRESS
4143	011374	004140			JSR	R1, -(R0)		;TRY JSR MODE 4
4144								
4145	011376	022767	000004	000146	JSR6: CMP	#4, JSRSEQ		;CHECK SEQUENCE: JSRSEQ=4?
4146	011404	001006			BNE	JSR6A		;BRANCH IF OUT OF SEQUENCE
4147	011406	022701	011510		CMP	#JSR7, R1		;PROPER PC SAVED?
4148	011412	001003			BNE	JSR6A		;BRANCH IF PC WRONG
4149	011414	022700	011546		CMP	#JSR6AD, R0		;MODE 5 REGISTER CORRECT?
4150	011420	001404			BEQ	JSR6B		
4151								; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS
4152								; CONDITIONAL BRANCH INST. AND
4153								; REPLACE THE MOVE INSTRUCTION
4154								; WHICH FOLLOWS W/ 645
4155	011422				JSR6A:			
4156	011422	012742	000247		MOV	#247, -(R2)		;MOVE TO MAILBOX * ***** 247 *****
4157	011426	005242			INC	-(R2)		;SET MSGTYP TO FATAL ERROR
4158	011430	000000			HALT			;JSR MODE 5 FAILED

MAC111 27732 36-COT-76 14.01 PAGE 251  
 000000.F11 T136 TEST JSR INSTRUCTION W/ ALL MODES

4159	011432	005237	011552	JSR6B:	INC	$\$0:JSRSEQ$	UPDATE SEQUENCE CHECKER		
4160	011436	004167	003946		JSF	R1, JSR?	TRY JSR MODE 6		
4161	011442	022767	000003	000102	JSRS:	CMP	$\$3:JSRSEQ$	CHECK SEQUENCE: JSRSEQ=3?	
4162	011450	001006			BNE	JSR5A	BRANCH IF OUT OF SEQUENCE		
4163	011452	022701	011376		CMP	$\$0:JSR6,R1$	PROPER PC SAVED?		
4164	011456	001003			BNE	JSR5A	BRANCH IF PC WRONG		
4165	011460	022700	011442		CMP	$\$0:JSR5, R0$	CHECK MODE 4 REGISTER		
4166	011464	001404			BEQ	JSR5B			
4167							; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS	=====	
4168							CONDITIONAL BRANCH INST. AND	=====	
4169							REPLACE THE MOVE INSTRUCTION	=====	
4170							WHICH FOLLOWS W/ E23	=====	
4171	011466			JSR5A:					
4172	011466	012742	000250		MOV	$\$250,-(R2)$	MOVE TO MAILBOX # ***** 250 *****		
4173	011472	005242			INC	$-(R2)$	SET MSGTYP TO FATAL ERROR		
4174	011474	000000			HALT		JSR MODE 4 MALFUNCTIONED		
4175	011476	005237	011552	JSR5B:	INC	$\$0:JSRSEQ$	UPDATE SEQUENCE CHECKER		
4176	011502	012700	011550		MOV	$\$0:JSR6AD+2,R0$	POINT R0 TO TARGET ADDRESS		
4177	011506	004150			JSR	R1, $\$-(R0)$	TRY JSR MODE 5		
4178									
4179	011510	022737	000005	011552	JSR7:	CMP	$\$5,\$0:JSRSEQ$	CHECK SEQUENCE: JSRSEQ=5?	
4180	011516	001003			BNE	JSR7A	BRANCH IF OUT OF SEQUENCE		
4181	011520	022701	011442		CMP	$\$0:JSR5,R1$	PROPER PC SAVED?		
4182	011524	001404			BEQ	JSR7B			
4183							; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS	=====	
4184							CONDITIONAL BRANCH INST. AND	=====	
4185							REPLACE THE MOVE INSTRUCTION	=====	
4186							WHICH FOLLOWS W/ 603	=====	
4187	011526			JSR7A:					
4188	011526	012742	000251		MOV	$\$251,-(R2)$	MOVE TO MAILBOX # ***** 251 *****		
4189	011532	005242			INC	$-(R2)$	SET MSGTYP TO FATAL ERROR		
4190	011534	000000			HALT		JSR MODE 6 FAILED		
4191	011536	005237	011552	JSR7B:	INC	$\$0:JSRSEQ$	UPDATE SEQUENCE CHECKER		
4192	011542	004177	000002		JSR	R1, $\$0:JSRCKAD$	TRY JSR MODE 7		
4193									
4194	011546	011376		JSR6AD: JSR6			MODE 5 TARGET ADDRESS		
4195	011550	011554		JSRCKAD: JSRCK			MODE 7 TARGET ADDRESS		
4196	011552	000000		JSRSEQ: 0			SEQUENCE CHECKER		
4197									
4198	011554	022767	000006	177770	JSRCK:	CMP	$\$6,JSRSEQ$	CHECK SEQUENCE: JSRSEQ=5?	
4199	011562	001003			BNE	JSRCK1	BRANCH IF OUT OF SEQUENCE		
4200	011564	022701	011546		CMP	$\$0:JSR6AD,R1$	PROPER PC SAVED?		
4201	011570	001404			BEQ	TST137			
4202							; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS	=====	
4203							CONDITIONAL BRANCH INST. AND	=====	
4204							REPLACE THE MOVE INSTRUCTION	=====	
4205							WHICH FOLLOWS W/ 561	=====	
4206	011572			JSRCK1:					
4207	011572	012742	000252		MOV	$\$252,-(R2)$	MOVE TO MAILBOX # ***** 252 *****		
4208	011576	005242			INC	$-(R2)$	SET MSGTYP TO FATAL ERROR		
4209	011600	000000			HALT		JSR MODE 7 MALFUNCTIONED		
4210							; OR SEQUENCE ERROR		
4211									
4212									
4213									
4214									
						:			

THIS TEST VERIFIES THE RTS INSTRUCTION. THE STACK POINTER IS INITIALIZED AND A TEST PATTERN STORED ON STACK. R0 IS LOADED WITH RETURN ADDRESS. AN RTS IS EXECUTED, AND, AT THE TARGET ADDRESS, A CHECK IS MADE THAT R0 WAS PROPERLY RESTORED FROM THE STACK.

## \*\*\*\*\* TEST 137 TEST RTS INSTRUCTION \*\*\*\*\*

4223	011602	005212		TST137: INC (R2)	UPDATE TEST NUMBER	
4224	011604	022712	000137	CMP \$137, (R2)	SEQUENCE ERROR?	
4225	011610	001016		BNE TST140-10	BR TO ERROR HALT ON SEQ ERROR	
4226	011612	012706	000500	MOV \$STBOT,R6	INITIALIZE STACK POINTER	
4227	011616	012746	052525	MOV \$52525,-(R6)	INITIALIZE TOP OF STACK	
4228	011622	012700	011640	MOV \$RTS1,R0	INITIALIZE RETURN REGISTER	
4229	011626	000200		RTS R0	TRY RTS THROUGH R0	
4230					TO SCOPE: REPLACE THE MOVE INSTRUCTION	(=====)
4231					FOLLOWING W/ 770	(=====)
4232	011630	012742	000253	MOV \$253,-(R2)	MOVE TO MAILBOX # ***** 253 *****	
4233	011634	005242		INC -(R2)	SET MSGTYP TO FATAL ERROR	
4234	011636	000000		HALT	RTS FAILED	
4235	011640	022700	052525	RTS1: CMP \$52525,R0	CHECK THAT R0 RESTORED FROM STACK	
4236	011644	001404		BEQ TST140	TO SCOPE: CLEAR THE RIGHT BYTE OF THIS CONDITIONAL BRANCH INST. AND REPLACE THE MOVE INSTRUCTION	(=====)
4237					WHICH FOLLOWS W/ 762	(=====)
4238						(=====)
4239						(=====)
4240						(=====)
4241	011646	012742	000254	MOV \$254,-(R2)	MOVE TO MAILBOX # ***** 254 *****	
4242	011652	005242		INC -(R2)	SET MSGTYP TO FATAL ERROR	
4243	011654	000000		HALT	RTS MALFUNCTIONED	
4244					OR SEQUENCE ERROR	

4245  
4246  
4247  
4248  
4249  
4250  
4251  
4252  
4253  
4254  
4255  
4256  
4257  
4258  
4259  
4260  
4261  
4262  
4263 011656 005212  
4264 011660 022712 000140  
4265 011664 001022  
4266 011666 000277  
4267 011670 000251  
4268 011672 012700 100000  
4269 011676 101402  
4270 011700 102401  
4271 011702 100404

\*\*\*\*\*  
THESE NEXT FOUR TESTS VERIFY THE FUNCTIONING OF A GROUP  
OF FOUR INSTRUCTIONS. THE GROUP CONSISTS OF THE INSTRUCTIONS:  
MOV, BIC, BIT AND BIS. THESE INSTRUCTIONS ARE SIMILAR IN THE  
WAY THEY EFFECT THE C AND V BITS. THEY ALL LEAVE THE V-BIT  
CLEAR AND THE C-BIT UNAFFECTED.

THE TEST PROCEDURE IS AS FOLLOWS: THE N, Z AND V BITS  
ARE LOADED WITH THE COMPLEMENT OF THE EXPECTED RESULTS, THE C-BIT  
IS LOADED WITH THE DESIRED RESULT. THE INSTRUCTION IS EXECUTED  
WITH DIFFERENT DATA PATTERNS AND THE RESULTS ARE VERIFIED WITH  
A SERIES OF CONDITIONAL BRANCH INSTRUCTIONS. THE DATA IS CHOSEN  
TO PRODUCT ALL POSSIBLE COMBINATIONS OF THE C AND V BITS.

\*\*\*\*\*  
TEST 140 TEST MOV INSTRUCTION  
\*\*\*\*\*

TST140: INC (R2)	;	UPDATE TEST NUMBER	
CMP \$140, (R2)	;	SEQUENCE ERROR?	
BNE TST141-10	;	BR TO ERROR HALT ON SEQ ERROR	
SCC	;	CC=0110	
+CLN!CLC			
MOV \$100000, R0	;	CC=1000	
BLOS MOV1			
BVS MOV1			
BMI MOV2			
; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS ; CONDITIONAL BRANCH INST. AND ; REPLACE THE MOVE INSTRUCTION ; WHICH FOLLOWS W/ 771			
<=====			
MOV1: MOV \$255, -(R2)	;	MOVE TO MAILBOX # ***** 255 *****	
INC -(R2)	;	SET MSGTYP TO FATAL ERROR	
HALT	;	MOV DID NOT SET CC'S CORRECTLY	
MOV2: SCC	;	CC=1011	
CLZ			
MOV \$0, R0	;	CC=0101	
BHI MOV3	;	C OR Z = 0?	
BVS MOV3	;	V=1?	
BPL TST141			
; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS ; CONDITIONAL BRANCH INST. AND ; REPLACE THE MOVE INSTRUCTION ; WHICH FOLLOWS W/ 756			
<=====			
MOV3: MOV \$256, -(R2)	;	MOVE TO MAILBOX # ***** 256 *****	
INC -(R2)	;	SET MSGTYP TO FATAL ERROR	
HALT	;	MOV DID NOT SET CC'S CORRECTLY	
; OR SEQUENCE ERROR			
<=====			
TEST 141 TEST BIT INSTRUCTION			
*****			
TST141: INC (R2)	;	UPDATE TEST NUMBER	
*****			

4297  
4298  
4299  
4300 011742 005212

MAINDEC-11-DGKAA 11 04 SEQ TEST  
DGKAAA.P11 T141 TEST BIT INSTRUCTION MAC-11 27.732 03-OCT-76 14:01 PAGE 254

4301	011744	022712	000141	CMP	\$141,(R2)	;SEQUENCE ERROR?	(*****)
4302	011750	001024		BNE	TST142-10	;BR TO ERROR HALT ON SEQ ERROR	(*****)
4303	011752	012700	100001	MOV	\$100001, R0		(*****)
4304	011756	000277		SCC		;CC=0110	(*****)
4305	011760	000251		+CLN!CLC			
4306	011762	032700	100000	BIT	\$100000, R0	;CC=1000	
4307	011766	101402		BLOS	BIT1		
4308	011770	102401		BVS	BIT1		
4309	011772	100404		BMI	BIT2		
4310						; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS	(*****)
4311						CONDITIONAL BRANCH INST. AND	(*****)
4312						REPLACE THE MOVE INSTRUCTION	(*****)
4313						WHICH FOLLOWS W/ 767	(*****)
4314	011774			BIT1:			
4315	011774	012742	000257	MOV	\$257,-(R2)	;MOVE TO MAILBOX # ***** 257 *****	
4316	012000	005242		INC	-(R2)	;SET MSGTYP TO FATAL ERROR	
4317	012002	000000		HALT		;BIT DID NOT SET CC'S CORRECTLY	
4318							
4319	012004	000277		BIT2:	SCC	;CC=1011	
4320	012006	000244		CLZ			
4321	012010	032700	077776	BIT	\$77776, R0	;CC=0101	
4322	012014	101002		BHI	BIT3		
4323	012016	102401		BVS	BIT3		
4324	012020	100004		BPL	TST142		
4325						; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS	(*****)
4326						CONDITIONAL BRANCH INST. AND	(*****)
4327						REPLACE THE MOVE INSTRUCTION	(*****)
4328						WHICH FOLLOWS W/ 754	(*****)
4329	012022			BIT3:			
4330	012022	012742	000260	MOV	\$260,-(R2)	;MOVE TO MAILBOX # ***** 260 *****	
4331	012026	005242		INC	-(R2)	;SET MSGTYP TO FATAL ERROR	
4332	012030	000000		HALT		;BIT DID NOT SET CC'S CORRECTLY	
4333						; OR SEQUENCE ERROR	
4334							
4335						;*****	
4336						;TEST 142 TEST BIC INSTRUCTION	
4337						;*****	
4338	012032	005212		TST142:	INC	(R2)	;UPDATE TEST NUMBER
4339	012034	022712	000142		CMP	\$142,(R2)	;SEQUENCE ERROR?
4340	012040	001024			BNE	TST143-10	;BR TO ERROR HALT ON SEQ ERROR
4341	012042	012700	177777		MOV	\$177777, R0	
4342	012046	000277			SCC		;CC=0110
4343	012050	000251		+CLN!CLC			
4344	012052	042700	077777		BIC	\$77777, R0	;CC=1000
4345	012056	101402			BLOS	BIC1	
4346	012060	102401			BVS	BIC1	
4347	012062	100404			BMI	BIC2	
4348							
4349						; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS	(*****)
4350						CONDITIONAL BRANCH INST. AND	(*****)
4351						REPLACE THE MOVE INSTRUCTION	(*****)
4352	012064					WHICH FOLLOWS W/ 767	(*****)
4353	012064	012742	000261	BIC1:	MOV	\$261,-(R2)	;MOVE TO MAILBOX # ***** 261 *****
4354	012070	005242			INC	-(R2)	;SET MSGTYP TO FATAL ERROR
4355	012072	000000			HALT		;BIC DID NOT SET CC'S CORRECTLY
4356	012074	000277			SCC		;CC=1011

M-11560-1-DOKHAA 11 04 COU TEST MACY31 27732. 06-OCT-76 14:01 PAGE 255  
 DOKHAA.P11 T142 TEST BIC INSTRUCTION

4357	012076	000244		CLZ				
4358	012100	042700	100000	BIC	\$100000, R0	:CC=0101		
4359	012104	101002		BHI	8IC3			
4360	012106	102401		BVS	8IC3			
4361	012110	100004		BPL	ST143			
4362						: TO SCOPE: CLEAR THE RIGHT BYTE OF THIS		
4363						CONDITIONAL BRANCH INST. AND		
4364						REPLACE THE MOVE INSTRUCTION		
4365						WHICH FOLLOWS W/ 754		
4366	012112			SIC3:				
4367	012112	012742	000262	MOV	\$262, -(R2)	:MOVE TO MAILBOX # ***** 262 *****		
4368	012116	005242		INC	-(R2)	:SET MSGTYP TO FATAL ERROR		
4369	012120	000000		HALT		:BIC DID NOT SET CC'S CORRECTLY		
4370						: OR SEQUENCE ERROR		
4371						*****		
4372						TEST 143 TEST BIS INSTRUCTION		
4373						*****		
4374						*****		
4375	012122	005212		TST143: INC	(R2)	:UPDATE TEST NUMBER		
4376	012124	022712	000143	CMP	\$143, (R2)	:SEQUENCE ERROR?		
4377	012130	001025		BNE	TST144-10	:BR TO ERROR HALT ON SEQ ERROR		
4378	012132	005000		CLR	R0	:R0=0		
4379	012134	000277		SCC		:CC=1010		
4380	012136	000251		+CLN!CLC				
4381	012140	052700	000000	BIS	\$0, R0	:CC=0100 R0=0		
4382	012144	103403		BCS	BIS1			
4383	012146	102402		BVS	BIS1			
4384	012150	100401		BMI	BIS1			
4385	012152	001404		BEQ	BIS2			
4386						: TO SCOPE: CLEAR THE RIGHT BYTE OF THIS		
4387						CONDITIONAL BRANCH INST. AND		
4388						REPLACE THE MOVE INSTRUCTION		
4389						WHICH FOLLOWS W/ 767		
4390	012154			BIS1:				
4391	012154	012742	000263	MOV	\$263, -(R2)	:MOVE TO MAILBOX # ***** 263 *****		
4392	012160	005242		INC	-(R2)	:SET MSGTYP TO FATAL ERROR		
4393	012162	000000		HALT		:BIS DID NOT SET CC'S CORRECTLY		
4394	012164	000277		SCC		:CC=0111		
4395	012166	000250		CLN				
4396	012170	052700	177777	BIS	\$177777, R0	:CC=1001		
4397	012174	103003		BCC	BIS3			
4398	012176	102402		BVS	BIS3			
4399	012200	001401		BEQ	BIS3			
4400	012202	100404		BMI	TST144			
4401						: TO SCOPE: CLEAR THE RIGHT BYTE OF THIS		
4402						CONDITIONAL BRANCH INST. AND		
4403						REPLACE THE MOVE INSTRUCTION		
4404						WHICH FOLLOWS W/ 753		
4405	012204			BIS3:				
4406	012204	012742	000264	MOV	\$264, -(R2)	:MOVE TO MAILBOX # ***** 264 *****		
4407	012210	005242		INC	-(R2)	:SET MSGTYP TO FATAL ERROR		
4408	012212	000000		HALT		:BIS DID NOT SET CC'S CORRECTLY		
4409						: OR SEQUENCE ERROR		
4410								

4411  
 4412 :\*\*\*\*\*  
 4413 :\*\*\*\*\*  
 4414 : THESE NEXT TWO TESTS VERIFY THE FUNCTIONING OF THE INC AND  
 4415 : DEC INSTRUCTIONS. THESE INSTRUCTIONS BOTH EFFECT THE C AND V  
 4416 : BITS THE SAME; THE C-BIT IS LEFT UNCHANGED AND THE V-BIT IS DEPENDENT  
 4417 : UPON THE DATA RESULTS. THE SAME PROCEDURE IS USED. THE CONDITION  
 4418 : CODE BITS ARE INITIALIZED, THE INSTRUCTION IS EXECUTED AND THE  
 4419 : RESULTS ARE VERIFIED WITH A SERIES OF CONDITIONAL BRANCH INSTRUCTIONS.  
 4420 : THIS PROCEDURE IS REPEATED WITH SEVERAL DATA PATTERNS TO PRODUCE  
 4421 : DIFFERENT COMBINATIONS OF THE C AND V BITS.  
 4422 :\*\*\*\*\*  
 4423 :TEST 144 TEST INC INSTRUCTION  
 4424 :\*\*\*\*\*  
 4425 TST144: INC (R2) ;UPDATE TEST NUMBER  
 4426 012214 005212 000144 CMP \$144, (R2) ;SEQUENCE ERROR?  
 4427 012216 022712 077777 BNE TST145-10 ;BR TO ERROR HALT ON SEQ ERROR  
 4428 012222 001037 MOV #077777, R0 ;R0=077777  
 4429 012224 012700 CCC ;CC=0100  
 4430 012230 000257 SEZ  
 4431 012232 000264 INC R0 ;CC=1010 R0=10000  
 4432 012234 005200 BLOS INC1  
 4433 012236 101402 BPL INC1  
 4434 012240 100001 BVS INC2  
 4435 012242 102404  
 4436 ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS ======  
 4437 ; CONDITIONAL BRANCH INST. AND <======  
 4438 ; REPLACE THE MOVE INSTRUCTION <======  
 4439 ; WHICH FOLLOWS W/ 770 <======  
 4440 012244 INC1:  
 4441 012244 012742 000265 MOV #265 -(R2) ;MOVE TO MAILBOX # \*\*\*\*\* 265 \*\*\*\*\*  
 4442 012250 005242 INC -(R2) ;SET MSGTYP TO FATAL ERROR  
 4443 012252 000000 HALT ;INC DID NOT SET CC'S CORRECTLY  
 4444 012254 052700 077777 INC2: BIS #77777, R0 ;R0=177777  
 4445 012260 000261 SEC ;CC=1011  
 4446 012262 000244 CLZ  
 4447 012264 005200 INC R0 ;CC=0101 R0=0  
 4448 012266 100403 BMI INC3  
 4449 012270 102402 BVS INC3  
 4450 012272 103001 BCC INC3  
 4451 012274 001404 BEQ INC4  
 4452 ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS ======  
 4453 ; CONDITIONAL BRANCH INST. AND <======  
 4454 ; REPLACE THE MOVE INSTRUCTION <======  
 4455 ; WHICH FOLLOWS W/ 753 <======  
 4456 012276 INC3:  
 4457 012276 012742 000266 MOV #266 -(R2) ;MOVE TO MAILBOX # \*\*\*\*\* 266 \*\*\*\*\*  
 4458 012302 005242 INC -(R2) ;SET MSGTYP TO FATAL ERROR  
 4459 012304 000000 HALT ;INC DID NOT SET CC'S CORRECTLY  
 4460  
 4461 012306 000277 INC4: SCC ;CC=1110  
 4462 012310 000241 CLC  
 4463 012312 005200 INC R0 ;CC=0000 R0=1  
 4464 012314 101402 BLOS INC5  
 4465 012316 100401 BMI INC5  
 4466 012320 100004 BPL TST145

TEST INSTRUCTION

4467  
 4468  
 4469  
 4470  
 4471 012322  
 4472 012322 C12742 000267 INC5:  
 4473 012326 005242  
 4474 012330 000000  
 4475  
 4476  
 4477  
 4478 :TEST 145 TEST DEC INSTRUCTION  
 4479 :\*\*\*\*\*  
 4480 012332 005212 000145 TST145:  
 4481 012334 022712 000145 INC (R2) :UPDATE TEST NUMBER  
 4482 012340 001051 000002 CMP #145, (R2) :SEQUENCE ERROR?  
 4483 012342 012700 000002 BNE TST146-10 :BR TO ERROR HALT ON SEQ ERROR  
 4484 012346 000277 MOV #2, R0 :R0=2  
 4485 012350 005300 SCC :CC=1111  
 4486 012352 100403 DEC R0 :CC=0001 R0=1  
 4487 012354 001402 BMI DEC1  
 4488 012356 102401 BEQ DEC1  
 4489 012360 103404 BVS DEC1  
 4490 BCS DEC2  
 4491  
 4492  
 4493  
 4494 012362  
 4495 012362 012742 000270 DEC1:  
 4496 012366 005242 MOV #270, -(R2) :MOVE TO MAILBOX # \*\*\*\*\* 270 \*\*\*\*\*  
 4497 012370 000000 INC -(R2) :SET MSGTYP TO FATAL ERROR  
 4498 012372 000261 HALT :DEC DID NOT SET CC'S CORRECTLY  
 4499 012374 000244 SEC :CC=1011  
 4500 012376 005300 CLZ  
 4501 012400 101002 DEC R0 :CC=0101 R0=0  
 4502 012402 100401 BMI DEC3  
 4503 012404 102004 BVC DEC4  
 4504  
 4505  
 4506  
 4507  
 4508 012406  
 4509 012406 012742 000271 DEC3:  
 4510 012412 005242 MOV #271, -(R2) :MOVE TO MAILBOX # \*\*\*\*\* 271 \*\*\*\*\*  
 4511 012414 000000 INC -(R2) :SET MSGTYP TO FATAL ERROR  
 4512 012416 000277 HALT :DEC DID NOT SET CC'S CORRECTLY  
 4513 012420 000251 SCC :CC=0110  
 4514 012422 005300 +CLN!CLC  
 4515 012424 101402 DEC R0 :CC=1000 R0=177777  
 4516 012426 102401 BLOS DEC5  
 4517 012430 100404 BVS DEC5  
 4518 BMI DEC6  
 4519  
 4520  
 4521  
 4522 012432 DEC5:  
 ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
 ; CONDITIONAL BRANCH INST. AND  
 ; REPLACE THE MOVE INSTRUCTION  
 ; WHICH FOLLOWS W/ 741  
 ; ======  
 ; MOVE TO MAILBOX # \*\*\*\*\* 267 \*\*\*\*\*  
 ; SET MSGTYP TO FATAL ERROR  
 ; INC DID NOT SET CC'S CORRECTLY  
 ; OR SEQUENCE ERROR  
 ; \*\*\*\*\*  
 ; TEST 145 TEST DEC INSTRUCTION  
 ; \*\*\*\*\*  
 ; UPDATE TEST NUMBER  
 ; SEQUENCE ERROR?  
 ; BR TO ERROR HALT ON SEQ ERROR  
 ; R0=2  
 ; CC=1111  
 ; CC=0001 R0=1  
 ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
 ; CONDITIONAL BRANCH INST. AND  
 ; REPLACE THE MOVE INSTRUCTION  
 ; WHICH FOLLOWS W/ 770  
 ; ======  
 ; MOVE TO MAILBOX # \*\*\*\*\* 270 \*\*\*\*\*  
 ; SET MSGTYP TO FATAL ERROR  
 ; DEC DID NOT SET CC'S CORRECTLY  
 ; CC=1011  
 ; CC=0101 R0=0  
 ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
 ; CONDITIONAL BRANCH INST. AND  
 ; REPLACE THE MOVE INSTRUCTION  
 ; WHICH FOLLOWS W/ 756  
 ; ======  
 ; MOVE TO MAILBOX # \*\*\*\*\* 271 \*\*\*\*\*  
 ; SET MSGTYP TO FATAL ERROR  
 ; DEC DID NOT SET CC'S CORRECTLY  
 ; CC=0110  
 ; CC=1000 R0=177777  
 ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
 ; CONDITIONAL BRANCH INST. AND  
 ; REPLACE THE MOVE INSTRUCTION  
 ; WHICH FOLLOWS W/ 744  
 ; ======

MAINED 11-DGAAH 11 04 CPU TEST MAC11 27.732 08-OCT-76 14:01 PAGE 258  
DGAHAH.PII T145 TEST DEC INSTRUCTION

4523	012432	012742	000272		MJV	#272 -(R2)	:MOVE TO MAILBOX # ***** 272 *****
4524	012436	005242			INC	-,(R2)	:SET MSGTYP TO FATAL ERROR
4525	012440	000000			HALT		:DEC DID NOT SET CC'S CORRECTLY
4526	012442	042700	077777	DEC6:	BIC	#77777,RC	:RO=100000
4527	012446	000277			SCC		:CC=0101
4528	012450	000252			+CLN!CLV		
4529	012452	005300			DEC	RO	:CC=1011 RO=77777
4530	012454	100403			BMI	DEC7	:CC=0011
4531	012456	001402			BEQ	DEC7	
4532	012460	102001			BVC	DEC7	
4533	012462	103404			BCS	TST146	
4534							: TO SCOPE: CLEAR THE RIGHT BYTE OF THIS
4535							CONDITIONAL BRANCH INST. AND
4536							REPLACE THE MOVE INSTRUCTION
4537							WHICH FOLLOWS W/ 727
4538	012464			DEC7:	MOV	#273 -(P2)	:MOVE TO MAILBOX # ***** 273 *****
4539	012464	012742	000273		INC	-,(R2)	:SET MSGTYP TO FATAL ERROR
4540	012470	005242			HALT		:DEC DID NOT SET CC'S CORRECTLY
4541	012472	000000					: OR SEQUENCE ERROR
4542							
4543							

```

4544
4545
4546
4547
4548
4549
4550
4551
4552
4553
4554
4555
4556
4557
4558
4559
4560
4561
4562
4563
4564
4565
4566
4567
4568
4569
4570
4571
4572
4573
4574
4575
4576
4577
4578
4579
4580
4581
4582
4583
4584
4585
4586
4587
4588
4589
4590
4591
4592
4593
4594
4595
4596
4597
4598
4599
      **** TEST 146 TEST CLR INSTRUCTION ****
      TST146: INC   (R2)          ; UPDATE TEST NUMBER
              CMP   #146,(R2)       ; SEQUENCE ERROR?
              BNE   TST147-10      ; BR TO ERROR HALT ON SEQ ERROR
              SCC
              CLZ
              CLR   R0             ; CC=0100   R0=0
              BMI   CLR1
              BVS   CLR1
              BCS   CLR1
              BEQ   TST147
              ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS     =====
              ; CONDITIONAL BRANCH INST. AND           =====
              ; REPLACE THE MOVE INSTRUCTION           =====
              ; WHICH FOLLOWS W/ 771                 =====
      CLR1.      MOV   #274,-(R2)    ; MOVE TO MAILBOX * ***** 274 *****
              INC   -(R2)           ; SET MSGTYP TO FATAL ERROR
              HALT
              ; CLR DID NOT SET CC'S CORRECTLY
              ; OR SEQUENCE ERROR
      **** TEST 147 TEST TST INSTRUCTION ****
      TST147: INC   (R2)          ; UPDATE TEST NUMBER
              CMP   #147,(R2)       ; SEQUENCE ERROR?
              BNE   TST150-10      ; BR TO ERROR HALT ON SEQ ERROR
              SCC
              CLZ
              TST   R0             ; CC=0100
              BMI   TEST1
              BVS   TEST1
              BCS   TEST1
              BEQ   TEST2
              ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS     =====
              ; CONDITIONAL BRANCH INST. AND           =====
              ; REPLACE THE MOVE INSTRUCTION           =====
              ; WHICH FOLLOWS W/ 771                 =====
      TEST1:    MOV   #275,-(R2)    ; MOVE TO MAILBOX * ***** 275 *****
              INC   -(R2)           ; SET MSGTYP TO FATAL ERROR
              HALT
              ; TEST DID NOT SET CC'S CORRECTLY
              ; MAKE R0 NEGATIVE
              DEC   R0
              SCC
      TEST2:    MOV   #275,-(R2)    ; MOVE TO MAILBOX * ***** 275 *****
              INC   -(R2)           ; SET MSGTYP TO FATAL ERROR
              HALT
              ; TEST DID NOT SET CC'S CORRECTLY
              ; MAKE R0 NEGATIVE
              DEC   R0
              SCC

```

K08

MAINDEC-11-DGKAA 11 04 CPU TEST MACY11 270732. 08-OCT-76 14:01 PAGE 260  
DGKAAA.P11 T147 TEST TST INSTRUCTION

```

4600 012574 000250
4601 012576 005700
4602 012600 101402
4603 012602 102401
4604 012604 100404
4605
4606
4607
4608
4609 012606 000276
4610 012606 012742 000276
4611 012612 005242
4612 012614 000000
4613
4614
4615
4616
4617
4618 012616 005212 000150
4619 012620 022712 170000
4620 012624 001023
4621 012626 012700
4622 012632 000277
4623 012634 000250
4624 012636 000300
4625 012640 101402
4626 012642 102401
4627 012644 100404
4628
4629
4630
4631
4632 012646 012742 000277
4633 012646 012742 000277
4634 012652 005242
4635 012654 000000
4636 012656 000277
4637 012660 000244
4638 012662 000300
4639 012664 102403
4640 012666 103402
4641 012670 100401
4642 012672 001404
4643
4644
4645
4646
4647 012674 012742 000300
4648 012674 012742 000300
4649 012700 005242
4650 012702 000000
4651

CLN      TST      RO      :CC=1000
          BLOS     TEST3
          BVS      TEST3
          BMI      TST150
          ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS
          ; CONDITIONAL BRANCH INST. AND
          ; REPLACE THE MOVE INSTRUCTION
          ; WHICH FOLLOWS W/ 756
          ;=====

TEST3:   MOV      #276,-(R2)
          INC      -(R2)
          HALT
          ; MOVE TO MAILBOX # ***** 276 *****
          ; SET MSGTYP TO FATAL ERROR
          ; TEST DID NOT SET CC'S CORRECTLY
          ; OR SEQUENCE ERROR
          ;*****TEST SWAB INSTRUCTION*****
          ;*****TEST 150 TEST SWAB INSTRUCTION*****
          ;*****TEST150: INC (R2) ;UPDATE TEST NUMBER
          ;              CMP #150,(R2) ;SEQUENCE ERROR?
          ;              BNE TST151-10 ;BR TO ERROR HALT ON SEQ ERROR
          ;              MOV #170000,RO ;RO=170000
          ;              SCC
          ;              CLN
          ;              SWAB    RO      ;CC=1000    RO=360
          ;              BLOS    SWB1
          ;              BVS     SWB1
          ;              BMI     SWB2
          ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS
          ; CONDITIONAL BRANCH INST. AND
          ; REPLACE THE MOVE INSTRUCTION
          ; WHICH FOLLOWS W/ 77C
          ;=====

SWB1:    MOV      #277,-(R2)
          INC      -(R2)
          HALT
          ; MOVE TO MAILBOX # ***** 277 *****
          ; SET MSGTYP TO FATAL ERROR
          ; SWAB DID NOT SET CC'S CORRECTLY
          ; CC=1011
          ;=====

SWB2:    SCC
          CLZ
          SWAB    RO      ;CC=0100    RO=170000
          BVS     SWB3
          BCS     SWB3
          BMI     SWB3
          BEQ     TST151
          ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS
          ; CONDITIONAL BRANCH INST. AND
          ; REPLACE THE MOVE INSTRUCTION
          ; WHICH FOLLOWS W/ 755
          ;=====

SWB3:    MOV      #300,-(R2)
          INC      -(R2)
          HALT
          ; MOVE TO MAILBOX # ***** 300 *****
          ; SET MSGTYP TO FATAL ERROR
          ;=====

```

MAINDEC-11-DGKAA 11 04 CPU TEST  
DGKAA.R.PII T150 TEST SWAB INSTRUCTION

MACY11 27(732) 06-OCT-76 14:01 PAGE 261

 4652  
 4653  
 4654  
 4655  
 4656  
 4657  
 4658  
 4659  
 4660  
 4661  
 4662  
 4663  
 4664  
 4665  
 4666 012704 005212  
 4667 012706 022712 000151  
 4668 012712 001062  
 4669 012714 012700 040000  
 4670 012720 000277  
 4671 012722 062700 030000  
 4672 012726 101402  
 4673 012730 102401  
 4674 012732 100004

\*\*\*\*\*  
 THESE NEXT TWO TESTS VERIFY THE FUNCTIONING OF THE ADD AND  
 ADC INSTRUCTIONS. BOTH OF THESE INSTRUCTIONS HANDLE THE C AND  
 V BITS IDENTICALLY. THE PROCEDURE IS TO PRESET THE CONDITION  
 CODES EXECUTE THE INSTRUCTION WITH A PARTICULAR SET OF DATA, AND  
 THEN CHECK THE RESULTS BY EXECUTING A SERIES OF CONDITIONAL  
 BRANCHES. THIS PROCEDURE IS REPEATED SEVERAL TIMES WITH DIFFERENT  
 DATA TO PRODUCE EVERY COMBINATION OF C AND V BITS.

\*\*\*\*\*  
 :TEST 151 TEST ADD INSTRUCTION

\*\*\*\*\*  
 TST151: INC (R2) ;UPDATE TEST NUMBER  
 CMP #151, (R2) ;SEQUENCE ERROR?  
 BNE TST152-10 ;BR TO ERROR HALT ON SEQ ERROR  
 MOV #40000, R0 ;R0=40000  
 SCC ;CC=1111  
 ADD #30000, R0 ;CC=0000 R0=70000  
 BLOS ADD1  
 BVS ADD1  
 BPL ADD2  
 ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
 ; CONDITIONAL BRANCH INST. AND  
 ; REPLACE THE MOVE INSTRUCTION  
 ; WHICH FOLLOWS W/ 770 <=====  
 ADD1:  
 MOV #301, -(R2) ;MOVE TO MAILBOX # \*\*\*\*\* 301 \*\*\*\*\*  
 INC -(R2) ;SET MSGTYP TO FATAL ERROR  
 HALT ;ADD DID NOT SET CC'S CORRECTLY  
 ADD2: SEZ ;CC=0100  
 ADD #10000, R0 ;CC=1010 40=100000  
 BLOS ADD3  
 BVC ADD3  
 BMI ADD4  
 ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
 ; CONDITIONAL BRANCH INST. AND  
 ; REPLACE THE MOVE INSTRUCTION  
 ; WHICH FOLLOWS W/ 756 <=====  
 ADD3:  
 MOV #302, -(R2) ;MOVE TO MAILBOX # \*\*\*\*\* 302 \*\*\*\*\*  
 INC -(R2) ;SET MSGTYP TO FATAL ERROR  
 HALT ;ADD DID NOT SET CC'S CORRECTLY  
 ADD4: CCC ;CC=1000  
 SEN  
 ADD #100000, R0 ;CC=0111 R0=0  
 BHI ADD5  
 BVC ADD5  
 BPL ADD6  
 ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
 ; CONDITIONAL BRANCH INST. AND  
 ; REPLACE THE MOVE INSTRUCTION  
 ; WHICH FOLLOWS W/ 743 <=====  
 ADD5:  
 013006

MAINDEC-11-DGKAA 11/04 CPU TEST  
DGKAAA.P11 T151 TEST ADD INSTRUCTION MACY11 27(732) 06-OCT-76 14:01 PAGE 262

4708	013006	012742	000303		MOV	#303,-(R2)	; MOVE TO MAILBOX # ***** 303 *****	
4709	013012	005242			INC	-(R2)	; SET MSGTYP TO FATAL ERROR	
4710	013014	000000			HALT		; ADD DID NOT SET CC'S CORRECTLY	
4711	013016	062700	177777	ADD6:	ADD	#177777, R0	; CC=1000 R0=177777	
4712	013022	101402			BLOS	ADD7		
4713	013024	102401			BVS	ADD7		
4714	013026	100404			BMI	ADD8		
4715							; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS	<====
4716							CONDITIONAL BRANCH INST. AND	<====
4717							REPLACE THE MOVE INSTRUCTION	<====
4718							WHICH FOLLOWS W/ 732	<====
4719	013030			ADD7:	MOV	#304,-(R2)	; MOVE TO MAILBOX # ***** 304 *****	
4720	013030	012742	000304		INC	-(R2)	; SET MSGTYP TO FATAL ERROR	
4721	013034	005242			HALT		; ADD DID NOT SET CC'S CORRECTLY	
4722	013036	000000			SCC		; CC=1010	
4723	013040	000277		ADD8:	+CLC!CLZ			
4724	013042	000245			ADD	#1, R0	; CC=0101 R=0	
4725	013044	062700	000001		BVS	ADD9		
4726	013050	102403			BCC	ADD9		
4727	013052	103002			BMI	ADD9		
4728	013054	100401			BEQ	TST152		
4729	013056	001404					; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS	<====
4730							CONDITIONAL BRANCH INST. AND	<====
4731							REPLACE THE MOVE INSTRUCTION	<====
4732							WHICH FOLLOWS W/ 716	<====
4733				ADD9:	MOV	#305,-(R2)	; MOVE TO MAILBOX # ***** 305 *****	
4734	013060				INC	-(R2)	; SET MSGTYP TO FATAL ERROR	
4735	013060	012742	000305		HALT		; ADD DID NOT SET CC'S CORRECTLY	
4736	013064	005242					; OR SEQUENCE ERROR	
4737	013066	000000						
4738								
4739								
4740								
4741								
4742								
4743	013070	005212		TST152:	INC	(R2)	; UPDATE TEST NUMBER	
4744	013072	022712	000152		CMP	#152, (R2)	; SEQUENCE ERROR?	
4745	013076	001037			BNE	TST153-10	; BR TO ERROR HALT ON SEQ ERROR	
4746	013100	012700	077777		MOV	#077777, R0		
4747	013104	000277			SCC		; CC=0101	
4748	013106	000252			+CLN!CLV			
4749	013110	005500			ADC	R0	; CC=1010	
4750	013112	101402			BLOS	ADC1		
4751	013114	102001			BVC	ADC1		
4752	013116	100404			BMI	ADC2		
4753							; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS	<====
4754							CONDITIONAL BRANCH INST. AND	<====
4755							REPLACE THE MOVE INSTRUCTION	<====
4756							WHICH FOLLOWS W/ 770	<====
4757	013120			ADC1:	MOV	#306,-(R2)	; MOVE TO MAILBOX # ***** 306 *****	
4758	013120	012742	000306		INC	-(R2)	; SET MSGTYP TO FATAL ERROR	
4759	013124	005242			HALT		; ADC DID NOT SET CC'S CORRECTLY	
4760	013126	000000		ADC2:	BIS	#777777, R0		
4761	013130	052700	077777		SCC			
4762	013134	000277			CLZ		; CC=1011	
4763	013136	000244						

MAINDEC-11-DGKAA 11 04 CPU TEST MACY11 27(732) 06-OCT-76 14:01 PAGE 263  
DGKAAA.P11 T152 TEST ADC INSTRUCTION

4764	013140	005500	AUC	R0	;CC=0101 R0=0	
4765	013142	101002	BHI	ADC3		(=====)
4766	013144	102401	BVS	ADC3		(=====)
4767	013146	100004	BPL	ADC4		(=====)
4768					: TO SCOPE: CLEAR THE RIGHT BYTE OF THIS	
4769					CONDITIONAL BRANCH INST. AND	(=====)
4770					REPLACE THE MOVE INSTRUCTION	(=====)
4771					WHICH FOLLOWS W/ 754	(=====)
4772	013150		ADC3:			
4773	013150	012742	000307	MOV	#307 -(R2)	;MOVE TO MAILBOX # ***** 307 *****
4774	013154	005242	INC	-(R2)		;SET MSGTYP TO FATAL ERROR
4775	013156	000000	HALT			;ADC DID NOT SET CC'S CORRECTLY
4776	013160	000277	SCC			
4777	013162	000245	+CLZ!CLC			
4778	013164	005500	ADC	R0	;CC=1010	
4779	013166	102403	BVS	ADC5		
4780	013170	103402	BCS	ADC5		
4781	013172	100401	BMI	ADC5		
4782	013174	001404	BEQ	TST153		
4783					: TO SCOPE: CLEAR THE RIGHT BYTE OF THIS	
4784					CONDITIONAL BRANCH INST. AND	(=====)
4785					REPLACE THE MOVE INSTRUCTION	(=====)
4786					WHICH FOLLOWS W/ 741	(=====)
4787	013176		ADC5:			
4788	013176	012742	000310	MOV	#310 -(R2)	;MOVE TO MAILBOX # ***** 310 *****
4789	013202	005242	INC	-(R2)		;SET MSGTYP TO FATAL ERROR
4790	013204	000000	HALT			;ADC DID NOT SET CC'S CORRECTLY
4791						; OR SEQUENCE ERROR

THESE NEXT THREE TESTS VERIFY THE FUNCTIONING OF THE NEG, CMP, AND COM INSTRUCTIONS. EACH OF THESE INSTRUCTIONS GENERATE THE C AND V BITS IDENTICALLY. THE CONDITION CODES ARE PRESET, THE INSTRUCTIONS EXECUTED, AND THE RESULTS CHECKED WITH A SERIES OF CONDITIONAL BRANCH INSTRUCTIONS. THIS PROCEDURE IS REPEATED SEVERAL TIMES WITH DIFFERENT DATA IN ORDER TO GENERATE DIFFERENT COMBINATIONS OF THE C AND V BITS.

## \*\*\*\*\* TEST 153 TEST NEG INSTRUCTION \*\*\*\*\*

4806 013206 005212	000153	TST153: INC (R2) ;UPDATE TEST NUMBER
4807 013210 022712		CMP \$153, (R2) ;SEQUENCE ERROR?
4808 013214 001042		BNE TST154-10 ;BR TO ERROR HALT ON SEQ ERROR
4809 013216 012700	000001	MOV #1, R0 ;CC=0110
4810 013222 000277		SCC +CLN!CLC
4811 013224 000251		NEG R0 ;CC=1001 R0=177777
4812 013226 005400		BCC NEG1
4813 013230 103003		BVS NEG1
4814 013232 102402		BEQ NEG1
4815 013234 001401		BMI NEG2
4816 013236 100404		; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS ; CONDITIONAL BRANCH INST. AND ; REPLACE THE MOVE INSTRUCTION WHICH FOLLOWS W/ 767
4821 013240		NEG1:
4822 013240 012742	000311	MOV #311, -(R2) ;MOVE TO MAILBOX # ***** 311 *****
4823 013244 005242		INC -(R2) ;SET MSGTYP TO FATAL ERROR
4824 013246 000000		HALT ;NEG DID NOT SET CC'S CORRECTLY
4825 013250 042700	077777	NEG2: BIC #77777, R0 ;CC=0100
4826 013254 000257		CCC
4827 013256 000264		SEZ
4828 013260 005400		NEG R0 ;CC=1011 R0=100000
4829 013262 102003		BVC NEG3
4830 013264 103002		BCC NEG3
4831 013266 001401		BEQ NEG3
4832 013270 100404		BMI NEG4
4833		; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS ; CONDITIONAL BRANCH INST. AND ; REPLACE THE MOVE INSTRUCTION WHICH FOLLOWS W/ 752
4834		NEG3:
4835 013272 012742	000312	MOV #312, -(R2) ;MOVE TO MAILBOX # ***** 312 *****
4836 013276 005242		INC -(R2) ;SET MSGTYP TO FATAL ERROR
4837 013300 000000		HALT ;NEG DID NOT SET CC'S CORRECTLY
4838 013302 005000		NEG4: CLR R0 ;CC=1011
4839 013304 000277		SCC
4840 013306 000244		CLZ
4841 013310 005400		NEG R0 ;CC=0100 R0=0
4842 013312 102403		BVS NEG5
4843 013314 103402		BCS NEG5
4844 013316 001001		BNE NEG5



4904  
 4905  
 4906  
 4907  
 4908 013452 012742 000316 : CMP5: MOV #316,-(R2) ; MOVE TO MAILBOX # \*\*\*\*\* 316 \*\*\*\*\*  
 4909 013456 005242 HALT ; INC -(R2) ; SET MSGTYP TO FATAL ERROR  
 4910 013460 000000 ; HALT ; CMP DID NOT SET CC'S CORRECTLY  
 4911 013462 042700 040000 : CMP6: BIC \$40000,R0 ; CC=1111  
 4912 013466 000277 ; SCC ; CC=0000  
 4913 013470 022700 177777 : CMP7: CMP7 ;  
 4914 013474 101402 ; BLS ;  
 4915 013476 102401 ; BVS ;  
 4916 013500 100004 ; SPL TST155 ;  
 4917 ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
 4918 ; CONDITIONAL BRANCH INST. AND  
 4919 ; REPLACE THE MOVE INSTRUCTION  
 4920 ; WHICH FOLLOWS W/ 720  
 4921 013502 012742 000317 : CMP7: MOV #317,-(R2) ; MOVE TO MAILBOX # \*\*\*\*\* 317 \*\*\*\*\*  
 4922 013502 012742 000317 ; INC -(R2) ; SET MSGTYP TO FATAL ERROR  
 4923 013506 005242 HALT ; CMP DID NOT SET CC'S CORRECTLY  
 4924 013510 000000 ; OR SEQUENCE ERROR  
 4925  
 4926  
 4927  
 4928 ;\*\*\*\*\* TEST 155 TEST COM INSTRUCTION  
 4929 ;\*\*\*\*\*  
 4930 013512 005212 000155 : TST155: INC (R2) ; UPDATE TEST NUMBER  
 4931 013514 022712 000155 ; CMP \$155,(R2) ; SEQUENCE ERROR?  
 4932 013520 001010 ; BNE TST156-10 ; BR TO ERROR HALT ON SEQ ERROR  
 4933 013522 012700 177777 ; MOV #-1,R0 ;  
 4934 013526 000257 ; CCC ; CC=1010  
 4935 013530 000265 ; +SEC!SEZ  
 4936 013532 005100 ; COM RD ; CC=0101  
 4937 013534 101002 ; BHI COM1  
 4938 013536 102401 ; BVS COM1  
 4939 013540 100004 ; BPL TST156 ;  
 4940 ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
 4941 ; CONDITIONAL BRANCH INST. AND  
 4942 ; REPLACE THE MOVE INSTRUCTION  
 4943 ; WHICH FOLLOWS W/ 770  
 4944 013542 012742 000320 : COM1: MOV #320,-(R2) ; MOVE TO MAILBOX # \*\*\*\*\* 320 \*\*\*\*\*  
 4945 013542 012742 000320 ; INC -(R2) ; SET MSGTYP TO FATAL ERROR  
 4946 013546 005242 HALT ; COM DID NOT SET CC'S CORRECTLY  
 4947 013550 000000 ; OR SEQUENCE ERROR

CGA24

4950

4951

4952

4953

4954

4955

4956

4957

4958

4959

4960

4961

4962

4963

4964

4965

4966

4967

4968

4969

4970

4971

4972

4973

4974

4975

4976

4977

4978

4979

4980

4981

4982

4983

4984

4985

4986

4987

4988

4989

4990

4991

4992

4993

4994

4995

4996

4997

4998

4999

5000

5001

5002

5003

5004

5005

THESE NEXT TWO TESTS VERIFY THE FUNCTIONING OF THE SUB AND SBC INSTRUCTIONS. BOTH OF THESE INSTRUCTIONS HANDLE THE C AND V BITS IDENTICALLY. THE PROCEDURE IS TO PRESET THE CONDITION CODES, EXECUTE THE INSTRUCTION WITH A PARTICULAR SET OF DATA, AND THEN CHECK THE RESULTS BY EXECUTING A SERIES OF CONDITIONAL BRANCHES. THIS PROCEDURE IS REPEATED SEVERAL TIMES WITH DIFFERENT DATA PATTERNS TO PROVIDE EVERY COMBINATION OF THE C AND V BITS.

## TEST 156 TEST SUB INSTRUCTION

ST156: INC (R2)	;	UPDATE TEST NUMBER	
CMP \$156, (R2)	;	SEQUENCE ERROR?	
BNE TST157-10	;	BR TO ERROR HALT ON SEQ ERROR	
MOV #125252, R0	;		
CCC	;	CC=1010	
+SEN!SEC	;		
SUB #125252, R0	;	CC=0101 R0=0	
BHI SUB1	;		
BVS SUB1	;		
BPL SUB2	;		
; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS CONDITIONAL BRANCH INST. AND REPLACE THE MOVE INSTRUCTION WHICH FOLLOWS W/ 767			
<=====			
SUB1:			
MOV #321, -(R2)	;	MOVE TO MAILBOX # ***** 321 *****	
INC -(R2)	;	SET MSGTYP TO FATAL ERROR	
HALT	;	SUB DID NOT SET CC'S CORRECTLY	
SUB2:			
BIS #100000, R0	;		
SCC	;	CC=1101	
CLV	;		
SUB #77777, R0	;	CC=0010 R0=1	
BLOS	;		
SUB3	;		
BVC SUB3	;		
BPL SUB4	;		
; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS CONDITIONAL BRANCH INST. AND REPLACE THE MOVE INSTRUCTION WHICH FOLLOWS W/ 752			
<=====			
SUB3:			
MOV #322, -(R2)	;	MOVE TO MAILBOX # ***** 322 *****	
INC -(R2)	;	SET MSGTYP TO FATAL ERROR	
HALT	;		
COM R0	;	R0=17777	
SCC	;	CC=11111	
SUB4:			
SUB #100000, R0	;	CC=0000 R0=77777	
BLOS	;		
SUB5	;		
BVS SUB5	;		
BPL SUB6	;		
; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS CONDITIONAL BRANCH INST. AND			
<=====			

MINDED-11-DATA-14 COL TEST  
05A0AA.P11 1.56 TEST SBC INSTRUCTION MAINT. BY 732 06-007-76 14:01 PAGE 263

5006  
5007  
5008 013664 012742 000323 SUB5:  
5009 013664 012742 000323 MOV #323,-(R2) ;MOVE TO MAILBOX # \*\*\*\*\* 323 \*\*\*\*\*  
5010 013670 005242 INC -(R2) ;SET MSGTYP TO FATAL ERROR  
5011 013672 000000 HALT ;SUB DID NOT SET CC'S CORRECTLY  
5012 013674 000257 SCC ;CC=0100  
5013 013676 000264 SEZ ;  
5014 013700 162700 140000 SUB #140000, R0 ;CC=1011  
5015 013704 102003 BYC SUB7 ;  
5016 013706 103002 BCC SUB7 ;  
5017 013710 001401 BEQ SUB7 ;  
5018 013712 100404 SMI TST157 ;  
5019 ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
5020 ; CONDITIONAL BRANCH INST. AND  
5021 ; REPLACE THE MOVE INSTRUCTION  
5022 ; WHICH FOLLOWS W/ 723 ;  
5023 013714 012742 000324 SUB7:  
5024 013714 012742 000324 MOV #324,-(R2) ;MOVE TO MAILBOX # \*\*\*\*\* 324 \*\*\*\*\*  
5025 013720 005242 INC -(R2) ;SET MSGTYP TO FATAL ERROR  
5026 013722 000000 HALT ;  
5027 ;\*\*\*\*\*  
5028 ;TEST 157 TEST SBC INSTRUCTION  
5029 ;\*\*\*\*\*  
5030 ;\*\*\*\*\*  
5031 013724 005212 000157 TST157: INC (R2) ;UPDATE TEST NUMBER  
5032 013726 022712 000157 CMP #157,(R2) ;SEQUENCE ERROR?  
5033 013732 001053 BNE TST160-10 ;BR TO ERROR HALT ON SEQ ERROR  
5034 013734 012700 000001 MOV #1,R0 ;  
5035 013740 000277 SCC ;CC=1011  
5036 013742 000244 CLZ ;  
5037 013744 005600 SBC R0 ;CC=0100 R=0  
5038 013746 103403 BCS SBC1 ;  
5039 013750 102402 BVS SBC1 ;  
5040 013752 100401 BMI SBC1 ;  
5041 013754 001404 BEQ SBC2 ;  
5042 ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
5043 ; CONDITIONAL BRANCH INST. AND  
5044 ; REPLACE THE MOVE INSTRUCTION  
5045 ; WHICH FOLLOWS W/ 767 ;  
5046 013756 012742 000325 SBC1:  
5047 013756 012742 000325 MOV #325,-(R2) ;MOVE TO MAILBOX # \*\*\*\*\* 325 \*\*\*\*\*  
5048 013762 005242 INC -(R2) ;SET MSGTYP TO FATAL ERROR  
5049 013764 000000 HALT ;SBC DID NOT SET CC'S CORRECTLY  
5050 013766 000277 SCC ;CC=1010  
5051 013770 000245 +CLZ!CLC ;  
5052 013772 005600 SBC R0 ;CC=0100 R=0  
5053 013774 103403 BCS SBC3 ;  
5054 013776 102402 BVS SBC3 ;  
5055 014000 100401 BMI SBC3 ;  
5056 014002 001404 BEQ SBC4 ;  
5057 ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
5058 ; CONDITIONAL BRANCH INST. AND  
5059 ; REPLACE THE MOVE INSTRUCTION  
5060 ; WHICH FOLLOWS W/ 754 ;  
5061 014004 SBC3:

MAINDEC-11-DGARAA 11 04 CPU TEST MAC11: ET 733 08-OCT-76 14:01 PAGE 269  
CGKRAA.P11 T15 TEST SEC INSTRUCTION

5062 014004 012742 000326	MUV	*326,-(R2)	; MOVE TO MAILBOX # ***** 326 *****
5063 014010 005242	INC	-(R2)	; SET MSGTYP TO FATAL ERROR
5064 014012 000000	HALT		; SBC DID NOT SET CC'S CORRECTLY
5065 014014 000277	SCC		; CC=0111
5066 014016 000250	CLN		
5067 014020 005600	SBC	RO	; CC=1001 RO=177777
5068 014022 103003	BCC	SBC5	
5069 014024 102402	BVS	SBC5	
5070 014026 001401	BEQ	SBC5	
5071 014030 100404	BMI	SBC6	
5072			; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS
5073			CONDITIONAL BRANCH INST. AND
5074			REPLACE THE MOVE INSTRUCTION
5075			WHICH FOLLOWS W/ 741
5076 014032	SBC5:		<=====
5077 014032 012742 000327	MOV	*327,-(R2)	; MOVE TO MAILBOX # ***** 327 *****
5078 014036 005242	INC	-(R2)	; SET MSGTYP TO FATAL ERROR
5079 014040 000000	HALT		; SBC DID NOT SET CC'S CORRECTLY
5080 014042 042700 077777	BIC	*777777,RO	; RO=100000
5081 014046 000277	SCC		; CC=1101
5082 014050 000242	CLV		
5083 014052 005600	SBC	RO	; CC=0010
5084 014054 101402	BLOS	SBC7	
5085 014056 102001	BVC	SBC7	
5086 014060 100004	BPL	TST160	
5087			; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS
5088			CONDITIONAL BRANCH INST. AND
5089			REPLACE THE MOVE INSTRUCTION
5090			WHICH FOLLOWS W/ 725
5091 014062	SBC7:		<=====
5092 014062 012742 000330	MOV	*330,-(R2)	; MOVE TO MAILBOX # ***** 330 *****
5093 014066 005242	INC	-(R2)	; SET MSGTYP TO FATAL ERROR
5094 014070 000000	HALT		; SBC DID NOT SET CC'S CORRECTLY
5095			; OR SEQUENCE ERROR
5096			

5097  
5098  
5099  
5100  
5101  
5102  
5103  
5104  
5105  
5106  
5107  
5108  
5109  
5110  
5111 014072 005212  
5112 014074 022712 000160  
5113 014100 001053 144000  
5114 014102 012700  
5115 014106 000257  
5116 014110 000266  
5117 014112 006100  
5118 014114 103003  
5119 014116 102402  
5120 014120 001401  
5121 014122 100404  
5122  
5123  
5124  
5125  
5126 014124  
5127 014124 012742 000331  
5128 014130 005242  
5129 014132 000000  
5130 014134 000277  
5131 014136 000243  
5132 014140 006100  
5133 014142 103003  
5134 014144 102002  
5135 014146 001401  
5136 014150 100004  
5137  
5138  
5139  
5140  
5141 014152  
5142 014152 012742 000332  
5143 014156 005242  
5144 014160 000000  
5145 014162 000277  
5146 014164 000250  
5147 014166 006100  
5148 014170 101402  
5149 014172 102401  
5150 014174 100004  
5151  
5152

\*\*\*\*\* THESE NEXT FOUR TESTS VERIFY THE FUNCTIONING OF THE ROL, ROR, ASL AND ASR INSTRUCTIONS. SPECIAL DATA PATTERNS ARE LOADED AND ROTATED SEVERAL TIMES FOR EACH TEST. THE CONDITION CODES ARE PRESET BEFORE EACH ROTATION AND THE CONDITION CODES ARE CHECKED AFTER EACH ROTATION. THE FINAL CHECK IN EACH TEST IS TO VERIFY THE COMMULATIVE DATA RESULT. THE DATA PATTERNS HAVE BEEN SELECTED TO PRODUCE ALL COMBINATIONS OF THE C AND V BITS.

\*\*\*\*\* TEST 160 TEST ROL INSTRUCTION \*\*\*\*\*

TST160: INC (R2) ;UPDATE TEST NUMBER  
          CMP #160, (R2) ;SEQUENCE ERROR?  
          BNE TST161-10 ;BR TO ERROR HALT ON SEQ ERROR  
          MOV #144000, R0 ;R0=144000  
          CCC ;CC=0110  
          +SEZ!SEV  
          ROL R0 ;CC=1001 R0=110000  
          BCC ROL1  
          BVS ROL1  
          BEQ ROL1  
          BMI ROL2  
          ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
          ; CONDITIONAL BRANCH INST. AND  
          ; REPLACE THE MOVE INSTRUCTION  
          ; WHICH FOLLOWS W/ 767 (=====  
  
ROL1:  
      MOV #331, -(R2) ;MOVE TO MAILBOX # \*\*\*\*\* 331 \*\*\*\*\*  
      INC -(R2) ;SET MSGTYP TO FATAL ERROR  
      HALT  
      SCC ;CC=1100  
      +CLV!CLC  
      ROL R0 ;CC=0011 R0=020000  
      BCC ROL3  
      BVC ROL3  
      BEQ ROL3  
      BPL ROL4  
      ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
      ; CONDITIONAL BRANCH INST. AND  
      ; REPLACE THE MOVE INSTRUCTION  
      ; WHICH FOLLOWS W/ 754 (=====  
  
ROL3:  
      MOV #332, -(R2) ;MOVE TO MAILBOX # \*\*\*\*\* 332 \*\*\*\*\*  
      INC -(R2) ;SET MSGTYP TO FATAL ERROR  
      HALT ;ROL DID NOT SET CC'S CORRECTLY  
      SCC ;CC=0111  
      CLN  
      ROL R0 ;CC=0000 R0=040001  
      BLOS ROL5  
      BVS ROL5  
      BPL ROL6  
      ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
      ; CONDITIONAL BRANCH INST. AND (=====  
      ; WHICH FOLLOWS W/ 754 (=====)

1985-11-09 04:50:10Z 1985-11-27 08Z 08-07-76 14:01 PAGE 271  
INSTRUCTION

5153  
 5154  
 5155  
 5156 014176 012742 000333 ROL5:  
 5157 014202 005242  
 5158 014204 000000  
 5159 014206 300257  
 5160 014210 000265  
 5161 014212 006100  
 5162 014214 101405  
 5163 014216 102004  
 5164 014220 100003  
 5165 014222 022700 100003 ROL6:  
 5166 014226 001404  
 5167  
 5168  
 5169  
 5170  
 5171 014230 012742 000334 ROL7:  
 5172 014230 005242  
 5173 014234 000000  
 5174 014236  
 5175  
 5176  
 5177  
 5178  
 5179  
 5180 014240 005212 000161 TST161:  
 5181 014242 022712  
 5182 014246 001051  
 5183 014250 012700 000023  
 5184 014254 000277  
 5185 014256 000250  
 5186 014260 006000  
 5187 014262 102403  
 5188 014264 103002  
 5189 014266 001401  
 5190 014270 100404  
 5191  
 5192  
 5193  
 5194  
 5195 014272 012742 000335 ROR1:  
 5196 014272 005242  
 5197 014276 000000  
 5198 014300 300257  
 5199 014302 000274  
 5200 014304 006000  
 5201 014306 102003  
 5202 014310 103002  
 5203 014312 001401  
 5204 014314 100004  
 5205 014316  
 5206  
 5207  
 5208

; REPLACE THE MOVE INSTRUCTION.  
 ; WHICH FOLLOWS W/ 742  
 ; MOVE TO MAILBOX # \*\*\*\*\* 323 \*\*\*\*\*  
 ; SET MSGTYP TO FATAL ERROR  
 ; ROL DID NOT SET CC'S CORRECTLY  
 ; CC=0101  
 ; CC=1010 RO=100003  
 ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
 ; CONDITIONAL BRANCH INST. AND  
 ; REPLACE THE MOVE INSTRUCTION  
 ; WHICH FOLLOWS W/ 725  
 ; MOVE TO MAILBOX # \*\*\*\*\* 334 \*\*\*\*\*  
 ; SET MSGTYP TO FATAL ERROR  
 ; ROL MALFUNCTIONED  
 ; OR SEQUENCE ERROR  
 ; TEST 161 TEST ROR INSTRUCTION  
 ; INC (R2) UPDATE TEST NUMBER  
 ; CMP #161, (R2)  
 ; BNE TST162-10  
 ; MOV #23, RO  
 ; SCC  
 ; CLN  
 ; ROR RO  
 ; BVS ROR1  
 ; BCC ROR1  
 ; BEQ ROR1  
 ; BMI ROR2  
 ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
 ; CONDITIONAL BRANCH INST. AND  
 ; REPLACE THE MOVE INSTRUCTION  
 ; WHICH FOLLOWS W/ 767  
 ; MOVE TO MAILBOX # \*\*\*\*\* 335 \*\*\*\*\*  
 ; SET MSGTYP TO FATAL ERROR  
 ; ROR DID NOT SET CC'S CORRECTLY  
 ; CC=1100  
 ; CC=0011 RO=040004  
 ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
 ; CONDITIONAL BRANCH INST. AND  
 ; REPLACE THE MOVE INSTRUCTION

5209 ; WHICH FOLLOWS W/ 754  
 5210 014320 012742 000336 ROR3:  
 5211 014320 005242 INC #336,-(R2) ; MOVE TO MAILBOX # \*\*\*\*\* 336 \*\*\*\*\*  
 5212 014324 005242 -(R2) ; SET MSGTYP TO FATAL ERROR  
 5213 014326 000000 HALT ; ROR DID NOT SET CC'S CORRECTLY  
 5214 014330 000277 SCC ; CC=1110  
 5215 014332 000241 CLC  
 5216 014334 006000 ROR RO ; CC=0000 RO=020002  
 5217 014336 101403 BLOS R0R5  
 5218 014340 102402 BVS R0R5  
 5219 014342 001401 BEQ R0R5  
 5220 014344 100004 BPL R0R5  
 5221 ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
 5222 ; CONDITIONAL BRANCH INST. AND  
 5223 ; REPLACE THE MOVE INSTRUCTION  
 5224 ; WHICH FOLLOWS W/ 741  
 5225 014346 R0R5:  
 5226 014346 012742 000337 MOV #337,-(R2) ; MOVE TO MAILBOX # \*\*\*\*\* 337 \*\*\*\*\*  
 5227 014352 005242 INC -(R2) ; SET MSGTYP TO FATAL ERROR  
 5228 014354 000000 HALT ; ROR DID NOT SET CC'S CORRECTLY  
 5229 014356 000257 CCC ; CC=0101  
 5230 014360 000265 +SEC!SEZ  
 5231 014362 006000 ROR RO ; CC=1010 RO=110001  
 5232 014364 101402 BLOS R0R7  
 5233 014366 102001 BVC R0R7  
 5234 014370 100404 BMI TST162  
 5235 ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
 5236 ; CONDITIONAL BRANCH INST. AND  
 5237 ; REPLACE THE MOVE INSTRUCTION  
 5238 ; WHICH FOLLOWS W/ 727  
 5239 014372 R0R7:  
 5240 014372 012742 000340 MOV #340,-(R2) ; MOVE TO MAILBOX # \*\*\*\*\* 340 \*\*\*\*\*  
 5241 014376 005242 INC -(R2) ; SET MSGTYP TO FATAL ERROR  
 5242 014400 000000 HALT ; ROR DID NOT PRODUCE CORRECT RESULTS  
 5243 ; OR SEQUENCE ERROR  
 5244 ;\*\*\*\*\*  
 5245 ; TEST 162 TEST ASL INSTRUCTION  
 5246 ;\*\*\*\*\*  
 5247 TST162: INC (R2) ; UPDATE TEST NUMBER  
 5248 014402 005212 CMP #162,(R2) ; SEQUENCE ERROR?  
 5249 014404 022712 000162 BNE TST163-10 ; BR TO ERROR HALT ON SEQ ERROR  
 5250 014410 001054 MOV #144000,RO ; RO=14000  
 5251 014412 012700 144000 CCC ; CC=0110  
 5252 014416 000257 +SEN!SEC  
 5253 014420 000271 ASL RO ; CC=1001 RO=110000  
 5254 014422 006300 BCC ASL1  
 5255 014424 103003 BVS ASL1  
 5256 014426 102402 BEQ ASL1  
 5257 014430 001401 BMI ASL2  
 5258 014432 100404 ; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS  
 5259 ; CONDITIONAL BRANCH INST. AND  
 5260 ; REPLACE THE MOVE INSTRUCTION  
 5261 ; WHICH FOLLOWS W/ 767  
 5262 ;\*\*\*\*\*  
 5263 014434 ASL1:  
 5264 014434 012742 000341 MOV #341,-(R2) ; MOVE TO MAILBOX # \*\*\*\*\* 341 \*\*\*\*\*

MAINDEC-11-DGKAA 11 04 CPU TEST  
DGKAAA.P11 T162 TEST ASL INSTRUCTION

MACY11 27(732) 06-OCT-76 14:01 PAGE 273

5265	014440	005242		INC	- (R2)	; SET MSGTYP TO FATAL ERROR	
5266	014442	000000		HALT		; CC=1100	
5267	014444	000277		SCC			
5268	014446	000243		+CLV!CLC			
5269	014450	006300		ASL	RO	; CC=0011 RO=020000	
5270	014452	103003		BCC	ASL3		
5271	014454	102002		BVC	ASL3		
5272	014456	001401		BEQ	ASL3		
5273	014460	100004		BPL	ASL4		
5274						; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS	<=====
5275						CONDITIONAL BRANCH INST. AND	<=====
5276						REPLACE THE MOVE INSTRUCTION	<=====
5277						WHICH FOLLOWS W/ 754	<=====
5278	014462						
5279	014462	012742	000342	ASL3:	MOV #342,-(R2)	; MOVE TO MAILBOX # ***** 342 *****	
5280	014466	005242		INC	-(R2)	; SET MSGTYP TO FATAL ERROR	
5281	014470	000000		HALT		; ASL DID NOT SET CC'S CORRECTLY	
5282	014472	000277		SCC		; CC=0111	
5283	014474	000250		CLN			
5284	014476	006300		ASL	RO	; CC=0000 RO=040000	
5285	014500	101402		BLS	ASL5		
5286	014502	102401		BVS	ASL5		
5287	014504	100004		BPL	ASL6		
5288						; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS	<=====
5289						CONDITIONAL BRANCH INST. AND	<=====
5290						REPLACE THE MOVE INSTRUCTION	<=====
5291						WHICH FOLLOWS W/ 742	<=====
5292	014506						
5293	014506	012742	000343	ASL5:	MOV #343,-(R2)	; MOVE TO MAILBOX # ***** 343 *****	
5294	014512	005242		INC	-(R2)	; SET MSGTYP TO FATAL ERROR	
5295	014514	000000		HALT		; ASL DID NOT SET CC'S CORRECTLY	
5296	014516	000257		CCC		; CC=0101	
5297	014520	000265		+SEZ!SEC			
5298	014522	006300		ASL	RO	; CC=1010 RO=100000	
5299	014524	103406		BCS	ASL7		
5300	014526	001405		BEQ	ASL7		
5301	014530	102004		BVC	ASL7		
5302	014532	100003		BPL	ASL7		
5303	014534	022700	100000	CMP	#100000, RO		
5304	014540	001404		BEQ	TST163		
5305						; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS	<=====
5306						CONDITIONAL BRANCH INST. AND	<=====
5307						REPLACE THE MOVE INSTRUCTION	<=====
5308						WHICH FOLLOWS W/ 724	<=====
5309	014542						
5310	014542	012742	000344	ASL7:	MOV #344,-(R2)	; MOVE TO MAILBOX # ***** 344 *****	
5311	014546	005242		INC	-(R2)	; SET MSGTYP TO FATAL ERROR	
5312	014550	000000		HALT		; ASL MALFUNCTIONED	
5313						; OR SEQUENCE ERROR	
5314							
5315						*****	
5316						TEST 163 TEST ASR INSTRUCTION	
5317						*****	
5318	014552	005212		TST163: INC	(R2)	: UPDATE TEST NUMBER	
5319	014554	022712	000163	CMP	#163, (R2)	: SEQUENCE ERROR?	
5320	014560	001060		BNE	TST164-10	: BR TO ERROR HALT ON SEQ ERROR	

MAINDEC-11-DGKAA 11 04 CPU TEST  
DGKAA.P11 \*163 TEST ASR INSTRUCTION MAC:11 27.732 06-OCT-76 14:31 PAGE 274

5321	014562	012700	100023	MUV	#100023, R0	; R0=100023	
5322	014566	000277		SCC		; CC=0110	
5323	014570	000250		CLN			
5324	014572	006200		ASR	R0	; CC=1001 RP=140011	
5325	014574	102403		BVS	ASR1		
5326	014576	103002		BCC	ASR1		
5327	014600	001401		BEQ	ASR1		
5328	014602	100404		BMI	ASR2		
5329						; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS	=====
5330						CONDITIONAL BRANCH INST. AND	=====
5331						REPLACE THE MOVE INSTRUCTION	=====
5332						WHICH FOLLOWS W/ 767	=====
5333	014604			ASR1:			
5334	014604	012742	000345	MOV	#345 -(R2)	; MOVE TO MAILBOX # ***** 345 *****	
5335	014610	005242		INC	-(R2)	; SET MSGTYP TO FATAL ERROR	
5336	014612	000000		HALT		; ASR DID NOT SET CC'S CORRECTLY	
5337	014614	042700	100000	ASR2:	BIC #100000, R0	; R0=40011	
5338	014620	000277		SCC		; CC=1100	
5339	014622	000243		+CLV!CLC			
5340	014624	006200		ASR	R0	; CC=0011 R0=020004	
5341	014626	102003		BVC	ASR3		
5342	014630	103002		BCC	ASR3		
5343	014632	001401		BEQ	ASR3		
5344	014634	100004		BPL	ASR4		
5345						; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS	=====
5346						CONDITIONAL BRANCH INST. AND	=====
5347						REPLACE THE MOVE INSTRUCTION	=====
5348						WHICH FOLLOWS W/ 752	=====
5349	014636			ASR3:			
5350	014636	012742	000346	MOV	#346 -(R2)	; MOVE TO MAILBOX # ***** 346 *****	
5351	014642	005242		INC	-(R2)	; SET MSGTYP TO FATAL ERROR	
5352	014644	000000		HALT		; ASR DID NOT SET CC'S CORRECTLY	
5353	014646	000277		SCC		; CC=1111	
5354				ASR	R0	; CC=0000 R0=010002	
5355	014650	006200		BLS	ASR5		
5356	014652	101403		BVS	ASR5		
5357	014654	102402		BEQ	ASR5		
5358	014656	001401		BPL	ASR6		
5359	014660	100004				; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS	=====
5360						CONDITIONAL BRANCH INST. AND	=====
5361						REPLACE THE MOVE INSTRUCTION	=====
5362						WHICH FOLLOWS W/ 740	=====
5363							
5364	014662			ASR5:			
5365	014662	012742	000347	MOV	#347 -(R2)	; MOVE TO MAILBOX # ***** 347 *****	
5366	014666	005242		INC	-(R2)	; SET MSGTYP TO FATAL ERROR	
5367	014670	000000		HALT		; ASR DID NOT SET CC'S CORRECTLY	
5368	014672	052700	100000	ASR6:	BIS #100000, R0	; R0=110002	
5369	014676	000257		CCC		; CC=0101	
5370	014700	000265		+SEZ!SEC			
5371	014702	006200		ASR	RC	; C=1010 R0=144001	
5372	014704	101406		BLS	ASR7		
5373	014706	102005		BVC	ASR7		
5374	014710	100004		BPL	ASR7		
5375	014712	001403		BEQ	ASR7		
5376	014714	022700	144001	CMP	#144001, R0	; CHECK RESULT OF ASR'S	

MAINDEC-11-DGKAA 11 04 CPL TEST  
DGKAAA.P11 \*163 TEST ASR INSTRUCTION

MACY11 27(732) 06-OCT-76 14:01 PAGE 275

5377 014720 001404		BEQ TST164	
5378			; TO SCOPE: CLEAR THE RIGHT BYTE OF THIS 5379
5380			CONDITIONAL BRANCH INST. AND 5381
5382 014722			REPLACE THE MOVE INSTRUCTION 5383 014722 012742 000350 ASR7: 5384 014726 005242 HALT MOV #350,-(R2) 5385 014730 000000 INC -(R2)
			; WHICH FOLLOWS W/ 720 ; MOVE TO MAILBOX # ***** 350 ***** ; SET MSGTYP TO FATAL ERROR ; ASR DID NOT FUNCTION CORRECTLY 5386
			; OR SEQUENCE ERROR
			5387
			5388

5389

5390

5391

5392

5393

5394

5395

5396

5397

5398

5399

5400

5401

5402

5403

5404

5405

5406

5407

5408

5409

5410

5411

5412

5413

5414

5415

5416

5417

5418

5419

5420

5421

5422

5423

5424

5425

5426

5427

5428

5429

5430

5431

5432

5433

5434

5435

5436

5437

5438

5439

5440

5441

5442

5443

5444

THIS TEST VERIFIES THE CONTENTS OF THE BRANCH ROM. THE TEST EXECUTES EVERY POSSIBLE BRANCH WITH EVERY POSSIBLE CONDITION CODE COMBINATION.

THE ROUTINE USES TWO TABLES. THE BRANCH TABLE HOLDS ALL THE POSSIBLE BRANCH INSTRUCTIONS, THE OTHER TABLE (YNTAB) HOLDS BIT MAPS FOR EACH BRANCH. A ONE IN THE BIT MAP INDICATES THAT THE CORRESPONDING BRANCH INSTRUCTION SHOULD BRANCH FOR THE CONDITION CODE SETTING WHICH CORRESPONDS TO THE BIT POSITION WITHIN THE MAP. FOR EXAMPLE IF THE LEFT MOST BIT IS A ONE THEN THE CORRESPONDING BRANCH INSTRUCTION SHOULD BRANCH WHEN THE CONDITION CODES ARE 0.

THE ROUTINE CONSISTS OF NESTED LOOPS: THE OUTER LOOP SETS UP ALL THE POSSIBLE BRANCH INSTRUCTIONS. THE INNER LOOP SETS UP EVERY POSSIBLE CONDITION CODE FOR EACH BRANCH.

THE BIT MAP IS USED TO SET THE ADDRESS LOCATION IN TWO JUMP MODE 3 INSTRUCTIONS. THE ADDRESSES ARE CHANGED TO ALLOW THE PROGRAM TO CONTINUE OR JUMP TO AN ERROR ROUTINE DEPENDING UPON WHETHER IT HANDLED THE BRANCH INSTRUCTION CORRECTLY.

AT ANY ERROR HALT, LOCATION, BRH, HOLDS THE BRANCH INSTRUCTION UNDER TEST AND LOCATION, CC, HOLDS THE VALUE OF THE CONDITION CODES AT THE TIME THE BRANCH WAS EXECUTED.

TEST 164 TEST THE BRANCH ROM

TST164:	INC (R2)	; UPDATE TEST NUMBER
	CMP #164,(R2)	; SEQUENCE ERROR?
	BNE ER	; BR TO ERROR HALT ON SEQ ERROR
SETUP:	MOV #BRTAB,R0	; INITIALIZE BRANCH TABLE POINTER
	MOV #YNTAB,R4	; INITIALIZE YES/NO BRANCH MAP POINTER
	MOV #15,BRCT	; INITIALIZE BRANCH TABLE COUNT
SETBR:	MOV (R0)+,BRH	; GET NEXT BRANCH INST.
	MOV (R4)+,R1	; GET NEXT BRANCH MAP
	MOV #-1,CC	; INITIALIZE CONDITION CODE VALUE
	MOV #16,R3	; INITIALIZE CONDITION CODE COUNT
SETCC:	INC CC	; SET FOR NEXT CC VALUE
	BIT #100000,R1	; SEE IF SHOULD BR W/ THESE CC'S
	MOV @#177776,R5	; SIMULATE A JNE
	BIC #177773,R5	; (JUMP NOT EQUAL)
	JMP .+4(R5)	; TO SET2BR
	JMP SET2BR	
	MOV #CONT,NBR	; SET TO CONTINUE IF NO BRANCH
	MOV #ER,YBR	; SET TO REPORT ERROR IF BRANCH
	JMP AROUND	; GO AROUND OPPOSITE CONDITION
SET2BR:	MOV #ER,NBR	; SET TO REPORT ERROR IF NO BRANCH
	MOV #CONT,YBR	; SET TO CONTINUE IF BRANCH
AROUND:	ROL R1	; UPDATE BIT MAP
CC:	MOV (PC)+,@(PC)+	; SET CONDITION CODE
	O	; NEW CC VALUE GOES HERE
BRH:	177776	
	O	; BRANCH INST. GOES HERE
	JMP @(PC)+	; THIS JUMP IF NO BRANCH
NBR:	O	; WHERE TO GO IF NO BRANCH OCCURS

LOGIC TEST  
COMPARISON TEST  
MAC111 27732 06-OCT-76 14:01 PAGE 277

5445	015102	000137		JMP	2(PC)+	THIS JUMP IF BRANCH OCCURS
5446	015104	000000		YBR:	C	WHERE TO GO IF BRANCH OCCURS
5447	015106	012702	000304	ER:	MCV	TESTN R2
5448	015112	012742	000351		MOV	*351 -(R2)
5449	015116	005242			INC	-(R2)
5450	015120	000000			HALT	
5451	015122	000000		BRCT:	C	
5452	015124	005303		CCNT:	DEC	R3
5453	015126	013705	177776		MOV	*0177776,RS
5454	015132	042705	177773		BIC	*177773,RS
5455	015136	000165	015142		JMP	.+4(R5)
5456	015142	000167	177632		JMP	SETCC
5457	015146	005367	177750		DEC	BRCT
5458	015152	013705	177776		MOV	*0177776,RS
5459	015156	042705	177773		BIC	*177773,RS
5460	015162	000165	015166		JMP	.+4(R5)
5461	015166	000167	177566		JMP	SETBR

```

5462
5463
5464
5465 015172 005212 :***** TEST 165 END OF PASS SEQUENCE *****
5466 015174 022712 000165
5467 015200 001037 :TST165: INC (R2) ;UPDATE TEST NUMBER
5468 015202 005237 000306 CMP #165,(R2) ;SEQUENCE ERROR?
5469 015206 105267 000076 BNE EOP1 ;BR TO ERROR HALT ON SEQ ERROR
5470 015212 001020 INC @SPASS
5471 015214 132767 000040 163077 INCB PASSPT ;SHOULD PRINT THIS PASS?
5472 015222 001014 BNE ACT
5473 015224 023727 000042 015264 BITB #40,SENVM ;WILL APT ALLOW PRINTING?
5474 015232 001410 BNE ACT
5475 015234 012700 015312 MOV #MSG, R0 ;UNDER ACT AUTO ACCEPT?
5476 015240 105737 177564 WAIT: TSTB @TPS ;IF SO SKIP PRINTOUT
5477 015244 100375 BPL WAIT ;GET MSG ADDR.
5478 015246 112037 177566 MOVB (R0)+, @TPB ;TTY READY
5479 015252 001372 BNE WAIT ;NO WAIT
5480 015254 013700 000042 ACT: MOV #42, R0 ;PRINT CHARACTER
5481 015260 001405 BEQ GOAGIN ;NEXT IF NOT DONE.
5482 015262 000005 RESET ;CHECK ACT
5483 015264 004710 SENDAD: JSR PC, (R0) ;KEEP GOING
5484 015266 000240 NOP
5485 015270 000240 NOP
5486 015272 000240 NOP
5487 015274 000167 163222 GOAGIN: JMP RESTRT ;ACT HOOKS
5488 015300 EOP1: MOV #352,-(R2) ;DO NEXT PASS
5489 015300 012742 000352 INC -(R2) ;MOVE TO MAILBOX 3 ***** 352 *****
5490 015304 005242 HALT ;SET MSGTYP TO FATAL ERROR
5491 015306 000000 ;SEQUENCE ERROR
5492 015310 177777 PASSPT: -1
5493 015312 047105 020104 043117 MSG: .ASCIZ .END OF DGKAA.<15><12>
5494 015320 042040 045507 040501
5495 015326 005015 00C

```

MACRO: TEST  
MACRO: END OF PASS SEQUENCE  
DATE: 06-OCT-76 14:01 PAGE 279

5496	015332	.EVEN				
5497						
5498	015332	000402	BRTAB:	BR	.+6	
5499	015334	001002		BNE	.+6	
5500	015336	001402		BEQ	.+6	
5501	015340	002002		BGE	.+6	
5502	015342	002402		BLT	.+6	
5503	015344	003002		BGT	.+6	
5504	015346	003402		BLE	.+6	
5505	015350	100002		BPL	.+6	
5506	015352	100402		BMI	.+6	
5507	015354	101002		BHI	.+6	
5508	015356	101402		BLOS	.+6	
5509	015360	102002		BVC	.+6	
5510	015362	102402		BVS	.+6	
5511	015364	103002		BCC	.+6	
5512	015366	103402		BCS	.+6	
5513						
5514		000002	RADIX	2		
5515	015370	177777	YNTAB:	1111111111111111	BR	
5516	015372	170360		11110000111110000	BNE: Z=0	
5517	015374	007417		00001111000011111	BEQ: Z=1	
5518	015376	146063		1100110000110011	BGE: N XOR V =0	
5519	015400	031714		0011001111001100	BLT: N XOR V =1	
5520	015402	140060		11000000001100000	BGT: Z+(N XOR V) =0	
5521	015404	037717		0011111110011111	BLE: Z+(N XOR V) =1	
5522						
5523	015406	177400		11111111000000000	BPL: N=0	
5524	015410	000377		00000000111111111	BMI: N=1	
5525	015412	120240		10100000101000000	BHI: C+Z=0	
5526	015414	057537		01011110101111111	BLOS: C+Z=1	
5527	015416	146314		1100110011001100	BVC: V=0	
5528	015420	031463		00110011001100111	BVS: V=1	
5529	015422	125252		1010101010101010	BCC: C=0	
5530	015424	052525		0101010101010101	BCS: C=1	
5531						
5532		000010	RADIX	8		
5533	015426	012737	015436	000024	PWRDN: MOV #PWRUP, R24	; SET UP FOR A POWER UP
5534	015434	000000			HALT	
5535						
5536	015436	012737	015426	000024	PWRUP: MOV #PWRDN, R24	; SET UP FOR A POWER FAIL
5537	015444	012706	000500		MOV #STBOT, R6	; SET UP STACK POINTER
5538	015450	132767	000040	162643	BITB #40, SENVM	; SHOULD PRINT?
5539	015456	001010			BNE PWR2	; IF NOT: BR
5540	015460	012700	015504		MOV #PFMES, R0	; GET POWER FAIL MESSG.
5541	015464	105737	177564		WATE: TSTB #TPS	; TTY READY?
5542	015470	100375			BPL WATE	; IF NOT: BR
5543	015472	112037	177566		MOV B (R0)+, #TPB	; PRINT NEXT CHAR.
5544	015476	001372			BNE WATE	; IF NOT DONE: BR
5545	015500	000137	000500		PWR2: JMP #START	; START PROGRAM AGAIN
5546						
5547	015504	006412	047520	042527	PFMES: .ASCIZ <12><15>.POWER FAILURE.<12><15>	
5548	015512	020122	040506	046111		
5549	015520	051125	005105	0000015		
5550						
5551		000000:	.END			

MACY000-11-DGARAA 11 04 CPU TEST MACY11 27(732) 06-OCT-76 14:01 PAGE 281  
DGARAA.F11 CROSS REFERENCE TABLE -- USER SYMBOLS

A\$BASE =	000000	424		
RCDW1 =	000000	424		
RCDW2 =	000000	424		
RCPUOP=	000000	424	439	
RCT	015254	5470	5472	5474 5490*
RDC1	013120	4750	4751	4757*
RDC2	013130	4752	4761*	
RDC3	013150	4765	4766	4772*
RDC4	013160	4767	4776*	
RDC5	013170	4779	4780	4797*
RDM40 =	000000	424		
RDM11 =	000000	424		
RDM10 =	000000	424		
RDM11 =	000000	424		
RDM12 =	000000	424		
RDM13 =	000000	424		
RDM14 =	000000	424		
RDM15 =	000000	424		
RDM16 =	000000	424		
RDM17 =	000000	424		
RDM18 =	000000	424		
RDM19 =	000000	424		
RD01	012734	4672	4673	4679*
RD02	012744	4674	4683*	
RD03	012760	4686	4687	4693*
RD04	012770	4688	4697*	
RD05	013006	4700	4701	4707*
RD06	013016	4702	4711*	
RD07	013030	4712	4713	4719*
RD08	013040	4714	4723*	
RD09	013060	4726	4727	4734*
RD\$EVCT=	000000	424	430	
RD\$EVIM=	000000	424		
RD\$EVIV=	000000	424	435	
RD\$EVVM=	000000	424	436	
RD\$FATAL=	000000	424	427	
RD\$ADR1=	000000	424		
RD\$ADR2=	000000	424		
RD\$ADR3=	000000	424		
RD\$ADR4=	000000	424		
RD\$AMS1=	000000	424		
RD\$AMS2=	000000	424		
RD\$AMS3=	000000	424		
RD\$AMS4=	000000	424		
RD\$GAD=	000000	424	432	
RD\$GLG=	000000	424	433	
RD\$GTY=	000000	424	425	
RD\$TYP1=	000000	424		
RD\$TYP2=	000000	424		
RD\$TYP3=	000000	424		
RD\$TYP4=	000000	424		
RD\$PASS =	000000	424	429	

MAINDEC-1.1-SGARAA 01 OCT 76 TEST  
SGARAA.P11 CLASS REFERENCE TABLE -- USER SPECCLS

APRIOR=	000000	424			
AROUND	015064	5434	5437*		
RSL1	014434	5255	5256	5257	5258*
RSL2	014444	5258	5267*		
RSL3	014462	5270	5271	5272	5278*
RSL4	014472	5273	5282*		
RSL5	014506	5285	5286	5292*	
RSL6	014516	5287	5296*		
RSL7	014542	5299	5300	5301	5302
RSR1	014604	5325	5326	5327	5333*
RSR2	014614	5328	5337*		
RSR3	014636	5341	5342	5343	5349*
RSR4	014646	5344	5353*		
RSR5	014662	5356	5357	5358	5364*
RSR6	014672	5359	5368*		
RSR7	014722	5372	5373	5374	5375
RSWREG=	000000	424	437		
ATESTIN=	000000	424	429		
AUNIT =	000000	424	431		
AUSWR =	000000	424	438		
AVECT1=	000000	424			
AVECT2=	000000	424			
BIC1	012064	4345	4346	4352*	
BIC2	012074	4347	4356*		
BIC3	012112	4359	4360	4366*	
BIS1	012154	4382	4383	4384	4390*
BIS2	012164	4385	4394*		
BIS3	012204	4397	4398	4399	4405*
BIT1	011774	4307	4308	4314*	
BIT2	012004	4309	4319*		
BIT3	012022	4322	4323	4329*	
BRCT	015122	5421*	5451*	5457*	
BRC1	002350	1228	1234*		
BRC2	002360	1229	1239*		
BRC3	002370	1241	1247*		
BRH	015074	5422*	5442*		
BRN1	002230	1134	1140*		
BRN2	002240	1135	1145*		
BRN3	002250	1147	1153*		
BRTAB	015332	5419	5498*		
BRV1	002300	1181	1187*		
BRV2	002310	1182	1192*		
BRV3	002320	1194	1200*		
BRZ1	002160	1087	1093*		
BRZ2	002170	1088	1098*		
BRZ3	002200	1100	1106*		
BR1	000572	504	510*		
BR2	000602	505	514*		
BR3	000614	515	523*		
BR4	000622	524	530*		
BR5	000632	525	534*		
CC	015070	5424*	5426*	5440*	
CLR1	012522	4563	4564	4565	4571*
CMP1	013364	4869	4870	4876*	
CMP2	013374	4871	4880*		
CMP3	013416	4884	4885	4891*	

Q10  
CPU TEST MAC111 27(722) 08-007-76 14:01 PAGE 283  
REFERENCE TABLE -- USER SYMBOLS



MACTEST-11 10-00-76 07-00 TEST MACTEST 27-732 08-00-76 1-01 PAGE 285  
SKARA.011 C5-05 REFERENCE TABLE -- USEF SYMBOLS

1-12-04 CQJ TEST  
REFERENCE

MACY 11 27(732)  
-- USEF SYMBOLS

06-OCT-76 14:01 PAGE 286

		3174	3175	3176	3177	3178	3211*	3212	3213	3214	3215	3216	3243*	3244*	3245	3246	3247	3248	3273*	3275*	3278	3288*	3290*	3293	3320*	3321*	3323*				
		3337*	3338*	3351*	3352*	3353*	3355*	3383*	3384*	3386*	3390*	3391*	3401*	3402*	3404*	3408*	3419*	3419*	3420*	3422*	3426*	3427*	3511*	3513*	3517*	3546*	3549*	3578*			
		3553	3640*	3641*	3650	3675*	3676*	3703*	3704*	3714*	3767*	3768*	3778*	3805*	3807*	3817	3848*	3849*	3850	3881*	3882*	3883	3936*	3937	3938	3956*	3958	3959*	3959*		
		3971*	3972	3973	3991*	3993	4004*	4006	4017*	4019	4031*	4033	4074*	4078*	4094	4126*	4127	4142*	4143	4149	4165	4176*	4177	4228*	4229*	4235	4268*	4269*	4269*		
		4283*	4303*	4306	4321	4341*	4344*	4358*	4378*	4381*	4396*	4429*	4432*	4444*	4447*	4463*	4483*	4485*	4500*	4514*	4526*	4529*	4562*	4585	4598*	4601	4621*	4621*	4621*		
		4624*	4638*	4669*	4671*	4685*	4699*	4711*	4725*	4746*	4749*	4761*	4764*	4778*	4809*	4812*	4825*	4828*	4841*	4844*	4865*	4868	4880*	4883	4895*	4898	4911*	4911*	4911*		
		4913	4933*	4936*	4967*	4970*	4982*	4985*	4997*	5000*	5014*	5034*	5037*	5052*	5067*	5080*	5083*	5114*	5117*	5132*	5147*	5161*	5165	5183*	5186*	5201*	5216*	5216*	5216*		
		5231*	5251*	5254*	5269*	5284*	5298*	5303	5321*	5324*	5337*	5340*	5355*	5368*	5371*	5376	5419*	5422	5475*	5478	5480*	5483	5540*	5543							
		5372*	5373*	5379*	54076*	54077*	54078*	54088	54105*	54109	54124*	54127*	54131	54143*	54147	54160*	54163	54177*	54181	54192*	54200	5423*	5427	5437*							
		542	=.000001	542	=.000002	482*	493*	500*	501*	511*	512*	520*	521*	532*	540*	541*	562*	563	573*	574*	581*	582	592*	593*	600*	601	611*	612*	619*	620	620
		629*	630*	661*	662	672*	673*	680*	681	690*	691*	698*	699	708*	709*	716*	717	726*	727*	734*	735	746*	747*	754*	755	757*	757*	757*	757*	757*	
		766*	767*	768*	770*	774*	775	786*	787*	794*	795	806*	807*	814*	815	826*	827*	834*	835	846*	847*	870*	871	881*	882*	889*	890	890	890	890	
		899*	900*	907*	908	917*	918*	925*	926	935*	936*	958*	959	970*	971*	978*	979	989*	990*	999*	1000*	1007*	1008	1019*	1020*	1027*	1028	1028	1028	1028	
		1039*	1040*	1047*	1048	1059*	1060*	1081*	1082	1094*	1095*	1107*	1108*	1128*	1129	1141*	1142*	1154*	1155*	1175*	1176	1188*	1189*	1201*	1202*	1222*	1223	1223	1223	1223	
		1235*	1236*	1248*	1249*	1291*	1292	1300*	1301*	1310*	1311*	1319*	1320*	1337*	1338	1347*	1348*	1364*	1365*	1378*	1379	1387*	1388*	1399*	1400*	1415*	1416	1416	1416	1416	
		1425*	1426*	1438*	1439*	1453*	1454	1454*	1465*	1466*	1479*	1480*	1497*	1498	1511*	1525*	1526*	1543*	1544	1557*	1558*	1573*	1574*	1591*	1592	1605*	1606*	1606*	1606*		
		1620*	1621*	1633*	1634	1648*	1649*	1665*	1666*	1687*	1688	1700*	1701*	1714*	1715*	1734*	1735	1749*	1750*	1767*	1768*	1788*	1789	1802*	1803*	1819*	1820*	1820*	1820*		
		1827*	1828	1839*	1840*	1855*	1856*	1878*	1879	1890*	1891*	1904*	1905*	1920*	1921	1932*	1933*	1944*	1945*	1961*	1962	1973*	1974*	1985*	1986*	2001*	2002	2002	2002		
		2011*	2012*	2024*	2025*	2041*	2042	2057*	2058*	2073*	2074	2089*	2090*	2105*	2106	2122*	2123*	2137*	2138	2154*	2155*	2171*	2172*	2186*	2187	2203*	2204*	2204*	2204*		
		2213*	2214*	2229*	2230	2246*	2247*	2255*	2256*	2271*	2272*	2281*	2282*	2296*	2297	2315*	2316*	2325*	2326*	2342*	2343	2362*	2363*	2377*	2378*	2387*	2388*	2388*	2388*		
		2402*	2403	2419*	2420*	2428*	2429*	2429*	2443*	2444	2462*	2463*	2472*	2473*	2488	2505*	2506*	2514*	2515*	2529*	2530	2547*	2548*	2556*	2557*	2570*	2571	2571	2571		
		2583*	2584*	2597*	2598	2610*	2611*	2626*	2627	2636*	2637*	2649*	2650*	2660*	2661*	2675*	2676*	2686*	2687*	2700*	2701	2712*	2713*	2721*	2722*	2731*	2732*	2732*	2732*		
		2743*	2744*	2753*	2754*	2768*	2769	2782*	2783*	2796*	2797	2804*	2805*	2825*	2826	2839*	2840*	2858*	2859*	2884*	2885*	2899*	2900	2914*	2915*	2915*	2915*	2915*			
		2826	2839*	2840*	2858*	2859	2874*	2875*	2884*	2885*	2899*	2900	2914*	2915*	2929*	2930	2942*	2943*	2952*	2953*	2969*	2970	2982*	2983*	2991*	2992*	3005*	3005*			
		3006	3020*	3021*	3030*	3031*	3046*	3047*	3058*	3059*	3073*	3074	3086*	3086*	3100*	3101	3112*	3113*	3132*	3133	3147*	3148*	3170*	3171	3185*	3186*	3208*	3208*			
		3209	3222*	3223*	3240*	3241	3254*	3255*	3270*	3271	3280*	3281*	3301*	3301*	3317*	3318	3333*	3334*	3348*	3349*	3365*	3366*	3380*	3381	3398*	3399*	3415*	3415*			
		3416*	3434*	3435*	3449*	3450	3463*	3464*	3477*	3478*	3491*	3492*	3507*	3508	3524*	3525*	3542*	3543	3560*	3561*	3576*	3577	3590*	3591*	3605*	3606	3620*	3620*			
		3621*	3637*	3638	3647*	3648*	3656*	3657*	3671*	3672	3683*	3684*	3699*	3700	3711*	3712*	3720*	3721*	3736*	3737	3747*	3748*	3763*	3764	3775*	3776*	3784*	3784*			
		3785*	3802*	3803	3814*	3815*	3824*	3825*	3844*	3845	3857*	3858*	3877*	3878																	

15 May 2024 CPU TEST

MACY11 27(732) 06-OCT-76 14:01 PAGE 287  
- USEP SYMBOLS

THIMDEC-11-DGPHM 11 04 CPU TEST MACY11 27(732) 06-OCT-76 14:01 PAGE 298  
 CGKAAA.P11 CROSS REFERENCE TABLE -- JSER SYMBOLS

SNM81B	004306	2148	2157*		
SNM81C	004330	2162	2163	2164	2170*
SNM82A	004452	2238	2239	2245*	
SNM82B	004462	2240	2249*		
SNM82C	004476	2250	2258*		
SNM82D	004516	2262	2263	2264	2270*
SNM82E	004526	2265	2274*		
SNM83A	004670	2354	2355	2361*	
SNM83B	004700	2356	2365*		
SNM83C	004716	2368	2369	2370	2376*
SNM83D	004726	2371	2380*		
SNM84A	004132	2048	2049	2050	2056*
SNM1A	004234	2113	2114	2115	2121*
SNM2A	004372	2194	2195	2196	2202*
SNM2B	004402	2197	2206*		
SNM3A	004602	2306	2307	2308	2314*
SNM3B	004612	2309	2318*		
SNM4A	004776	2411	2412	2418*	
SNM4B	005006	2413	2422*		
SNM5A	005060	2454	2455	2461*	
SNM5B	005070	2456	2465*		
SNM6A	005144	2497	2498	2504*	
SNM6B	005154	2499	2508*		
SNM7A	005226	2539	2540	2546*	
SNM7B	005236	2541	2550*		
SOPA	004050	2006	2014*		
SOPB	004070	2003	2016	2023*	
SOPB0A	002562	1382	1390*		
SOPB0B	002572	1391	1398*		
SOPB1A	002704	1460	1468*		
SOPB1B	002720	1469	1471	1478*	
SOPB1C	002764	1505	1513*		
SOPB1D	003002	1517	1524*		
SOPB2A	003136	1600	1608*		
SOPB2B	003154	1611	1619*		
SOPB2C	003224	1643	1651*		
SOPB2D	003246	1656	1664*		
SOPB3A	003376	1744	1752*		
SOPB3B	003422	1755	1757	1766*	
SOPB3C	003470	1797	1805*		
SOPB7C	003512	1811	1818*		
SOP>	004034	2005*	2014*	2015*	2028
SOP>HD	004100	2017*	2028*		
SOPZ4H	003050	1552	1560*		
SOPD0A	002424	1295	1303*		
SOPD0B	002442	1305	1313*		
SOPD0C	002504	1342	1350*		
SOPD0D	002526	1352	1355	1363*	
SOP1A	002630	1420	1428*		
SOP1B	002642	1429	1437*		
SOP2B	003070	1563	1572*		
SOP3A	003312	1695	1703*		
SOP3B	003326	1706	1713*		
SOP4A	003554	1834	1842*		
SOP4B	003574	1845	1854*		
SOP5A	003636	1885	1893*		

MAINDEC-11-DGKAA 11 04 CPU TEST MACY11 27(732) 06-OCT-76 14:01 PAGE 289  
DGKAA.P11 CROSS REFERENCE TABLE -- USER SYMBOLS

MAINDEC-11-DGKAA 11'04 CPU TEST  
DGKAAA.P!1

MACY11 27(732) 06-OCT-76 14:01 PAGE 290

## CROSS REFERENCE TABLE -- USER SYMBOLS

TST131	010270	3738	3742	3763*
TST132	010350	3765	3779	3802*
TST133	010436	3818	3844*	
TST134	010506	3851	3877*	
TST135	010560	3884	3932*	
TST136	011124	4037	4067*	
TST137	011602	4201	4223*	
TST14	001300	774*		
TST140	011656	4225	4236	4263*
TST141	011742	4265	4286	4300*
TST142	012032	4302	4324	4338*
TST143	012122	4340	4361	4375*
TST144	012214	4377	4400	4426*
TST145	012332	4428	4466	4480*
TST146	012474	4482	4533	4557*
TST147	012532	4559	4566	4580*
TST15	001334	776	781	794*
TST150	012616	4582	4604	4618*
TST151	012704	4620	4642	4666*
TST152	013070	4668	4729	4743*
TST153	013206	4745	4782	4806*
TST154	013332	4808	4848	4862*
TST155	013512	4864	4916	4930*
TST156	013552	4932	4939	4964*
TST157	013724	4966	5018	5031*
TST16	001370	796	801	814*
TST160	014072	5033	5086	5111*
TST161	014240	5113	5166	5180*
TST162	014402	5182	5234	5248*
TST163	014552	5250	5304	5318*
TST164	014732	5320	5377	5416*
TST165	015172	5465*		
TST17	001424	816	821	834*
TST2	000644	502	535	562*
TST20	001460	836	841	870*
TST21	001520	872	876	889*
TST22	001556	891	894	907*
TST23	001614	909	912	925*
TST24	001652	927	930	958*
TST25	001716	960	965	978*
TST26	001774	980	984	994
TST27	002034	1009	1014	1027*
TST3	000700	564	568	581*
TST30	002100	1029	1034	1047*
TST31	002140	1049	1054	1081*
TST32	002210	1083	1101	1128*
TST33	002260	1130	1148	1175*
TST34	002330	1177	1195	1222*
TST35	002400	1224	1242	1291*
TST36	002456	1293	1314	1337*
TST37	002536	1339	1358	1378*
TST4	000736	583	587	600*
TST40	002602	1380	1393	1415*
TST41	002652	1417	1432	1453*
TST42	002730	1455	1473	1497*
TST43	003012	1499	1519	1543*

MAINECO-11-20A 04 08 TEST MAC11 E7732 06-JUL-76 14:01 PAGE 5  
DGAARH.PII CROSS REFERENCE TABLE -- USER SYMBOLS

MAINDEC-11-05AHA 11 34 CPU TEST  
05AHA.P11 CROSS REFERENCE TA

MACY:11 27(732)  
-- USER SYMBOLS

06-OCT-76 14:01 PAGE 292

SERROR =	000302	487*	495*
SETABL	000320	434*	
SETEND	000330	446*	469
SFATAL	000302	427*	487
SHIBTS	000330	464*	
SMAIL	000300	425*	465
SMODOR	000332	465*	
SMSCAO	000314	432*	
SMSGLC	000316	433*	
SMSGTY	000300	426*	496*
SPRESS	000306	429*	490*
SPASTM	000336	467*	5468*
SSVPC =	000400	414*	419
SSUR =	000000	398*	
SSUREG	000322	437*	
STESTN	000304	428*	482
STN =	000166	398*	503*
	616	622*	624
	719*	721	731
	811	817*	821
	910*	912	922
	1010*	1014	1024
	1148	1172	1178*
	1375	1381*	1393
	1546*	1567	1588
	1761	1785	1791*
	1958	1964*	1979
	2108*	2116	2134
	2320	2339	2345*
	2526	2532*	2551
	2703*	2748	2765
	2879	2896	2902*
	3043	3049*	3053
	3173*	3179	3205

MAINDEC-11-2044A 11 04 CPU TEST  
DISKSS REFERENCE TABLE -- MACY11 270732

DISKSS REFERENCE TABLE -- USER SYMBOLS

3359	3377	3383	3428	3446	3452	3485	3504	3510	3518	3539	3545	3554
3573	3579	3584	3602	3608	3614	3634	3640	3651	3668	3674	3678	3696
3702	3715	3733	3739	3742	3760	3766	3779	3799	3805	3818	3841	3847
3851	3874	3880	3884	3929	3935	4037	4064	4070	4201	4220	4226	4236
4260	4266	4286	4297	4303	4324	4335	4341	4361	4372	4378	4400	4423
4429	4466	4477	4483	4533	4554	4560	4566	4577	4593	4604	4615	4621
4642	4663	4669	4729	4740	4746	4782	4803	4809	4848	4859	4865	4916
4927	4933	4939	4961	4967	5018	5028	5034	5086	5108	5114	5166	5177
5183	5234	5245	5251	5304	5315	5321	5377	5413	5419	5462	5468	

STSTM = 000334

STSTNM = 000304

SUMIT = 000312

SUMITM = 000340

SUSMR = 000324

SX = C15202

503	518	538	565	571	584	590	603	609	622	627	664	670
683	688	701	706	719	724	737	744	757	777	784	797	804
817	824	837	844	873	879	892	897	910	915	928	933	961
968	981	987	997	1010	1017	1030	1037	1050	1057	1084	1091	1104
1131	1138	1151	1178	1185	1198	1225	1232	1245	1294	1298	1308	1317
1340	1345	1361	1381	1385	1396	1418	1423	1435	1456	1463	1476	1500
1508	1522	1546	1555	1570	1594	1603	1617	1636	1646	1662	1690	1698
1711	1737	1747	1764	1791	1800	1816	1830	1837	1852	1881	1888	1901
1923	1930	1941	1964	1971	1982	2004	2009	2021	2044	2054	2076	2086
2108	2119	2140	2151	2168	2189	2200	2211	2232	2243	2253	2268	2279
2299	2312	2323	2345	2359	2374	2385	2405	2416	2426	2446	2459	2470
2490	2502	2512	2532	2544	2554	2573	2581	2600	2608	2629	2634	2647
2658	2673	2684	2703	2710	2719	2729	2741	2751	2771	2780	2799	2808
2828	2837	2861	2872	2882	2902	2912	2932	2940	2950	2972	2980	2989
3008	3018	3028	3049	3056	3076	3083	3103	3110	3135	3144	3173	3182
3211	3220	3243	3252	3273	3282	3297	3320	3330	3345	3362	3383	3395
3412	3431	3452	3460	3474	3488	3510	3521	3545	3557	3579	3587	3608
3617	3640	3645	3654	3674	3681	3702	3709	3718	3739	3745	3766	3773
3782	3805	3812	3821	3847	3854	3880	3887	3935	3942	3951	3965	3977
3986	3999	4012	4026	4040	4070	4098	4117	4135	4153	4169	4185	4204
4226	4239	4266	4274	4289	4303	4312	4327	4341	4350	4364	4378	4388
4403	4429	4438	4454	4469	4483	4492	4506	4520	4536	4560	4569	4583
4592	4607	4621	4630	4645	4669	4677	4691	4705	4717	4732	4746	4755
4770	4785	4809	4819	4835	4851	4865	4874	4889	4905	4919	4933	4942
4967	4976	4991	5006	5021	5034	5044	5059	5074	5089	5114	5124	5139
5153	5169	5183	5193	5208	5223	5237	5251	5261	5276	5290	5307	5321
5331	5347	5362	5380	5419	5468							

SX = 17720

518	538	571	590	609	627	670	688	706	724	744	784	804
824	844	879	897	915	933	968	987	997	1017	1037	1057	1091
1104	1138	1151	1185	1198	1232	1245	1298	1308	1317	1345	1361	1385
1396	1423	1435	1463	1476	1508	1522	1555	1570	1603	1617	1646	1662
1698	1711	1747	1764	1800	1816	1837	1852	1888	1901	1930	1941	1971
1982	2009	2021	2054	2086	2119	2151	2168	2200	2211	2243	2253	2268
2279	2312	2323	2359	2374	2385	2416	2426	2459	2470	2502	2512	2544
2554	2581	2608	2634	2647	2658	2673	2684	2710	2719	2729	2741	2751
2780	2808	2837	2872	2882	2912	2940	2950	2980	2989	3018	3028	3056
3083	3110	3144	3182	3220	3252	3282	3297	3330	3345	3362	3395	3412
3431	3460	3474	3488	3521	3557	3587	3617	3645	3654	3681	3709	3718
3745	3773	3782	3812	3821	3854	3887	3942	3951	3965	3977	3986	3999
4012	4026	4040	4098	4117	4135	4153	4169	4185	4204	4239	4274	4289
4312	4327	4350	4364	4388	4403	4438	4454	4469	4492	4506	4520	4536
4569	4592	4607	4630	4645	4677	4691	4705	4717	4732	4755	4770	4785

E11

MAINDEC-11-20AAR 11 04 CPU TEST MACY11 27732 08-OCT-76 14:01 PAGE 294  
20AAR.F1 CROSS REFERENCE TABLE -- USER SYMBOLS

**.S. = 000500**      **4538**      **458**      **4778**      **496**

MAINTENANCE TEST  
 CROSS REFERENCE TABLE -- MACROS NAMES

COMMON ERROR	398	510	514	530	534	568	587	606	624	657	685	703	721	741	767
	781	801	821	841	876	894	912	930	965	984	994	1014	1024	1054	1088
	1121	1135	1148	1182	1195	1229	1242	1295	1305	1314	1342	1358	1382	1393	1420
	1432	1460	1473	1505	1519	1552	1567	1600	1614	1643	1659	1695	1708	1744	1761
	1797	1813	1834	1849	1885	1898	1927	1938	1968	1979	2006	2018	2051	2083	2116
	2148	2165	2197	2208	2240	2250	2265	2276	2309	2320	2356	2371	2382	2413	2423
	2456	2467	2499	2509	2541	2551	2578	2605	2631	2644	2655	2670	2681	2707	2716
	2726	2738	2748	2777	2805	2834	2869	2879	2909	2937	2947	2977	2986	3015	3025
	3053	3080	3107	3141	3179	3217	3249	3279	3294	3327	3342	3359	3392	3409	3429
	3457	3471	3485	3518	3554	3584	3614	3642	3651	3678	3706	3715	3742	3770	3779
	3809	3818	3851	3884	3939	3948	3962	3974	3983	3996	4009	4023	4037	4081	4095
	414	4132	4150	4166	4182	4201	4232	4236	4271	4286	4309	4324	4347	4361	4385
	4400	4435	4451	4466	4489	4503	4517	4533	4566	4589	4604	4627	4642	4674	4688
	4702	4714	4729	4752	4767	4782	4816	4832	4848	4871	4886	4902	4916	4939	4973
	4988	5003	5018	5041	5056	5071	5086	5121	5136	5150	5166	5190	5205	5220	5234
	5258	5273	5287	5304	5328	5344	5359	5377	5448	5488					
ESCAPE KEYS SETPRI GEISWIR	5387	5428	5453	5458	571	590	609	627	670	688	706	724	744	784	804
	398	518	538	571	915	933	968	997	1017	1037	1057	1091	1104	1138	1151
	844	879	897	915	1245	1298	1308	1317	1345	1361	1385	1396	1423	1435	1463
	1185	1198	1232	1245	1570	1603	1617	1646	1662	1698	1711	1747	1764	1800	1816
	1508	1522	1555	1570	1930	1941	1971	1982	2009	2021	2054	2086	2119	2151	2200
	1852	1888	1901	1930	2268	2279	2312	2323	2359	2374	2385	2416	2426	2459	2470
	2211	2243	2253	2268	2581	2608	2634	2647	2658	2673	2684	2710	2719	2729	2741
	2512	2544	2554	2581	2872	2882	2912	2940	2950	2980	2989	3018	3028	3056	3083
	2780	2808	2837	2872	3252	3282	3297	3330	3345	3362	3395	3412	3431	3460	3488
	3144	3182	3220	3252	3617	3645	3654	3681	3709	3718	3745	3773	3782	3812	3821
	3521	3557	3587	3617	3965	3977	3986	3999	4012	4026	4040	4098	4117	4135	4153
	3887	3942	3951	3965	4274	4289	4312	4327	4350	4364	4388	4403	4438	4454	4492
	4185	4204	4239	4274	4569	4592	4607	4630	4645	4677	4691	4705	4717	4732	4755
	4506	4520	4536	4569	4851	4874	4889	4905	4919	4942	4976	4991	5006	5021	5044
	4785	4819	4835	4851	5124	5139	5153	5169	5193	5208	5223	5237	5261	5276	5307
MULT NEWTST	5347	5362	5380												
	398	497	559	578	597	616	658	677	695	713	731	751	771	791	
	811	831	867	886	904	922	955	975	1004	1024	1044	1078	1125	1172	1219
	1288	1334	1375	1412	1450	1494	1540	1588	1630	1684	1731	1785	1824	1875	1917
	1958	1998	2038	2070	2102	2134	2183	2226	2293	2339	2399	2440	2484	2526	2567
	2594	2623	2697	2765	2793	2822	2855	2896	2926	2966	3002	3043	3070	3097	3129
	3167	3205	3237	3267	3314	3377	3446	3504	3539	3573	3602	3634	3668	3696	3733
	3760	3799	3841	3874	3929	4064	4220	4260	4297	4335	4372	4423	4477	4554	4577
POP PUSH REPORT SETPRI SETUP SKIP SLASH STARS	4615	4663	4740	4803	4859	4927	4961	5028	5108	5177	5245	5315	5413	5462	
	398	412	423	450	452	459	475	497	499	545	559	561	578	580	
	597	599	616	618	634	658	660	677	695	713	715	731	733		

MAINFILE-CODED BY C4 COU TEE  
CROSS REFERENCE TABLE -- MACRO NAMES

08-007-76 14:01 PAGE 297

751	753	771	773	791	793	811	813	831	833	852	867	869	886	888
964	906	922	924	940	956	957	975	977	1004	1006	1024	1026	1044	1046
1365	1078	1080	1112	1125	1127	1159	1172	1174	1206	1219	1221	1253	1271	1275
1288	1290	1325	1334	1336	1369	1375	1377	1404	1412	1414	1443	1450	1452	1485
1494	1496	1530	1540	1542	1578	1588	1590	1625	1630	1632	1670	1684	1686	1719
1731	1733	1772	1785	1787	1824	1826	1860	1875	1877	1909	1917	1919	1949	1958
1960	1990	1998	2000	2030	2038	2040	2062	2070	2072	2094	2102	2104	2127	2134
2136	2176	2183	2185	2218	2226	2228	2286	2293	2295	2330	2339	2341	2391	2399
2401	2433	2440	2442	2477	2484	2486	2519	2526	2528	2561	2567	2569	2588	2594
2596	2615	2623	2625	2691	2697	2699	2758	2765	2767	2787	2793	2795	2815	2822
2824	2844	2855	2857	2889	2896	2898	2919	2926	2928	2957	2966	2968	2995	3002
3004	3035	3043	3045	3063	3070	3072	3090	3097	3099	3117	3129	3131	3158	3167
3169	3195	3205	3207	3227	3237	3239	3259	3267	3269	3305	3314	3316	3370	3377
3379	3439	3446	3448	3496	3504	3506	3529	3539	3541	3566	3573	3575	3595	3602
3604	3627	3634	3636	3661	3668	3670	3689	3696	3698	3726	3733	3735	3753	3760
3762	3790	3799	3801	3832	3841	3843	3864	3874	3876	3898	3929	3931	4048	4064
4066	4213	4220	4222	4246	4260	4262	4297	4299	4335	4337	4372	4374	4412	4423
4425	4477	4479	4545	4554	4556	4577	4579	4615	4617	4653	4663	4665	4740	4742
4793	4803	4805	4859	4861	4927	4929	4951	4961	4963	5028	5030	5098	5108	5110
5177	5179	5245	5247	5315	5317	5390	5413	5415	5462	5464				

SWRSU

TYPBIN

TYPDEC

TYPNAM

TYPNUM

TYPOCS

TYPCT

TYPTXT

SSERCD

SSERNJ

398	511	520	531	540	573	592	611	629	672	690	708	726	746	767
786	806	826	846	881	899	917	935	970	989	999	1019	1039	1059	1094
1107	1141	1154	1188	1201	1235	1248	1300	1310	1319	1347	1364	1387	1399	1425
1438	1465	1479	1510	1525	1557	1573	1605	1620	1648	1665	1700	1714	1749	1767
1802	1819	1839	1855	1890	1904	1932	1944	1973	1985	2011	2024	2057	2089	2122
2154	2171	2203	2213	2246	2255	2271	2281	2315	2325	2362	2377	2387	2419	2429
2462	2472	2505	2514	2547	2556	2583	2610	2636	2649	2660	2675	2686	2712	2721
2731	2743	2753	2782	2810	2839	2874	2884	2914	2942	2952	2982	2991	3020	3030
3058	3085	3112	3147	3185	3222	3254	3285	3300	3333	3348	3365	3398	3415	3434
3463	3477	3491	3524	3560	3590	3620	3647	3656	3683	3711	3720	3747	3775	3784
3814	3824	3857	3890	3944	3953	3967	3979	3988	4001	4014	4028	4042	4082	4101
4120	4138	4156	4172	4188	4207	4232	4241	4277	4292	4315	4330	4353	4367	4391
4406	4441	4457	4472	4495	4509	4523	4539	4572	4595	4610	4633	4648	4680	4694
4708	4720	4735	4758	4773	4788	4822	4838	4854	4877	4892	4908	4922	4945	4979
4994	5009	5024	5047	5062	5077	5092	5127	5142	5156	5172	5196	5211	5226	5240
5264	5279	5293	5310	5334	5350	5365	5383	5448	5489					
398	511	520	531	540	573	592	611	629	672	690	708	726	746	767
786	806	826	846	881	899	917	935	970	989	999	1019	1039	1059	1094
1107	1141	1154	1188	1201	1235	1248	1300	1310	1319	1347	1364	1387	1399	1425
1438	1465	1479	1510	1525	1557	1573	1605	1620	1648	1665	1700	1714	1749	1767
1802	1819	1839	1855	1890	1904	1932	1944	1973	1985	2011	2024	2057	2089	2122
2154	2171	2203	2213	2246	2255	2271	2281	2315	2325	2362	2377	2387	2419	2428
2462	2472	2505	2514	2547	2556	2583	2610	2636	2649	2660	2675	2686	2712	2721
2731	2743	2753	2782	2810	2839	2874	2884	2914	2942	2952	2982	2991	3020	3030
3058	3085	3112	3147	3185	3222	3254	3285	3300	3333	3348	3365	3398	3415	3434
3463	3477	3491	3524	3560	3590	3620	3647	3656	3683	3711	3720	3747	3775	3784
3814	3824	3857	3890	3944	3953	3967	3979	3988	4001	4014	4028	4042	4082	4101
4120	4138	4156	4172	4188	4207	4232	4241	4277	4292	4315	4330	4353	4367	4391

SEARCH REFERENCE TABLE -- MACCIO NAMES

S<sup>M</sup>  
SFCHE  
SRAND  
SRDDE  
SRDOC  
SREAD  
SR2R2  
SSAVE  
SSB2D  
SSB2C  
SSCOP  
SSIZE  
SSJPR  
STRAP  
STIPB  
STYPO  
STYPE  
SYPO  
SYOCA  
SYOCA  
SYOCA

300	351	431	4749	4764	4778	3137	3175	3213	3245	4671	4685	4599	4711	-735
300	2576	2668	2776	3137	3175	3213	3245	4671	4685	4599	4711	-735		
305	5354	5269	5284	5298	5371									
305R	5324	5340	5355	5371										
800	740	760	780	800	820	840	984	1013	1053	1228	1277	2292	3345	3357
3469	3483	3550	3582	4397	4450	4727	4813	4830	4900	5016	5058	5118	5133	5188
5203	5255	5270	5326	5342	5511	2195	2263	2307	2369	3325	3405	3423	3455	3514
1229	2050	2114	2163	2195	2263	2307	2369	3325	3405	3423	3455	3514	3612	4382
4489	4533	4565	4588	4640	4780	4846	5038	5053	5299	5512				
504	535	568	587	606	624	667	685	703	721	741	761	781	801	821
841	876	894	912	930	965	994	1014	1034	1054	1088	1100	1295	1314	1358
1382	1293	1420	1432	1460	1473	1505	1519	1552	1567	1600	1614	1643	1659	1695
1708	1744	1761	1797	1813	1834	1849	1885	1898	1927	1938	1968	1979	2006	2018
2051	2116	2165	2197	2208	2250	2265	2276	2309	2320	2371	2423	2467	2509	2551
2578	2605	2631	2644	2655	2670	2681	2726	2738	2777	2805	2834	2869	2909	2931
2947	2977	2986	3015	3025	3053	3080	3107	3141	3179	3217	3249	3279	3294	3327
3342	3359	3392	3409	3428	3457	3471	3485	3518	3554	3584	3614	3651	3678	3706
3715	3742	3770	3779	3809	3818	3851	3884	3939	3948	3962	3974	3983	3996	4009
4023	4037	4095	4114	4132	4150	4166	4182	4201	4236	4385	4399	4451	4487	4531
4566	4589	4642	4729	4782	4815	4831	4901	5017	5041	5056	5070	5120	5135	5166
5189	5204	5219	5257	5272	5300	5304	5327	5343	5358	5375	5377	5474	5481	5500
BGE	5501													
2GT	2707	5503												
9HI	4284	4322	4359	4501	4700	4765	4869	4937	4971	5507				
BIC	2642	2667	4344	4358	4526	4825	4911	5080	5337	5429	5454	5459		
BICB	2975	3138	3176	3214	3246									
BIS	2652	3051	4381	4396	4444	4761	4895	4982	5368					
BIS9	2803	2907	3078	3105	3139	3177	3215	3247						
BIT	2737	2747	4306	4321	5427									
BITB	5471	5538												
BLE	5504													
BLCS	2082	2147	2239	2355	2412	2455	2498	2540	4269	4307	4345	4433	4464	4515
	4625	4672	4686	4712	4750	4884	4914	4986	5001	5084	5148	5162	5217	5232
BLT	5356	5372	5508											
BMI	2716	5502												
1135	1147	1242	1305	1342	2049	2083	2115	2148	2164	2196	2240	2264	2308	2356
2370	2382	2413	2456	2499	2541	2748	2879	3642	4271	4309	4347	4384	4400	4448
4465	4486	4502	4517	4530	4563	4586	4604	4627	4641	4688	4714	4728	4752	4781
4816	4832	4902	5016	5040	5055	5071	5121	5190	5234	5258	5328	5506		
BNE	502	515	524	564	583	602	621	663	682	700	718	736	756	776
816	836	872	891	909	927	960	980	1009	1029	1049	1083	1087	1101	1130
1177	1224	1293	1339	1352	1380	1417	1455	1499	1545	1593	1635	1689	1736	1790
1829	1880	1922	1963	2003	2043	2075	2107	2139	2188	2231	2298	2344	2404	2445
2489	2531	2572	2599	2628	2702	2770	2798	2827	2860	2901	2931	2971	3007	3048
3075	3102	3134	3172	3210	3242	3272	3319	3382	3389	3407	3425	3451	3509	3518
3544	3552	3578	3607	3639	3673	3701	3738	3765	3804	3846	3879	3934	4069	4087
4089	4091	4093	4108	4110	4112	4130	4146	4148	4162	4164	4180	4199	4225	4265
4302	4340	4377	4428	4482	4559	4582	4620	4668	4745	4808	4847	4864	4932	4966
BPL	5033	5113	5182	5250	5320	5418	5467	5470	5472	5479	5499	5539	5544	
1134	1148	1355	1391	1429	1469	1471	1517	1563	1611	1656	1706	1755	1757	1811
1845	1896	1936	1977	2016	4286	4324	4361	4434	4466	4674	4702	4767	4848	4871
4886	4916	4939	4973	4988	5003	5086	5136	5150	5164	5205	5220	5273	5287	5302
5344	5359	5374	5477	5505	5542									
505	525	4070	5498											
1181	1195	3276	3291	3324	3339	3356	4503	4532	4687	4701	4751	4829	4885	4899
4387	5015	5085	5134	5163	5202	5233	5271	5301	5341	5373	5509			

## K11

MACY11 27(732) 06-OCT-76 14:01 PAGE 302

PERMANENT SYMBOLS

INDEX CROSS REFERENCE TABLE --

CROSS REFERENCE TABLE --

S.S	1182	1194	1241	2048	2081	2113	2146	2162	2194	2238	2262	2306	2354	2368	2411
	2454	2497	2539	4270	4285	4308	4323	4346	4360	4383	4398	4435	4449	4488	4516
	4564	4587	4603	4626	4639	4673	4713	4726	4756	4779	4814	4845	4870	4915	4938
	4972	5002	5039	5054	5069	5119	5149	5187	5218	5256	5286	5325	5357	5510	5515
	503	1085	1132	1179	1226	4430	4697	4826	4866	4896	4934	4968	5012	5115	5159
	5139	5229	5252	5296	5369										
	738	758	778	798	818	838	961	1011	1031	1051	3322	3385	3403	3467	3548
	3610	4267	4305	4343	4380	4462	4513	4724	4777	4811	5051	5131	5215	5268	5339
C.L.	1146	2079	2144	2236	2352	2452	2495	2537	4267	4305	4343	4380	4395	4513	4523
CLR	4600	4623	4748	4811	5066	5146	5185	5283	5323						
	1294	1340	1418	1419	1456	1457	1500	1501	1546	1549	1551	1594	1597	1636	1639
	1690	1693	1694	1737	1740	1741	1791	1794	1830	1833	1881	1882	1884	1923	1926
	1964	1967	2004	2044	2076	2108	2109	2140	2141	2157	2189	2190	2232	2233	2299
	2300	2345	2346	2405	2406	2446	2447	2490	2491	2532	2533	2573	2575	2600	2601
	2629	2663	2665	2703	2704	2734	2736	2771	2773	2774	2799	2800	2802	2828	2829
	2831	2861	2862	2865	2902	2903	2904	2932	2933	2972	3008	3009	3010	3077	3104
CLRB	3320	3352	3383	3401	3418	3675	3703	3935	4075	4076	4378	4562	4841		
CLV	1381	1459	1504	1599	1642	1743	1796								
CLZ	1193	1240	4528	4748	4882	4984	5082	5131	5268	5339	4320	4357	4446	4499	4561
CMP	4584	4637	4724	4763	4777	4843	5036	5051	2409	4282					
	501	563	582	586	601	605	620	623	662	681	684	699	702	717	720
	735	755	775	795	815	835	871	890	893	908	911	926	929	959	964
	979	993	1008	1028	1033	1048	1082	1129	1176	1223	1292	1338	1379	1416	1454
	1498	1544	1592	1634	1688	1735	1789	1828	1879	1921	1962	2002	2042	2074	2106
	2138	2187	2230	2297	2343	2403	2444	2488	2530	2571	2598	2627	2701	2706	2715
	2725	2769	2797	2826	2859	2900	2930	2970	3006	3047	3074	3079	3101	3106	3133
	3140	3171	3178	3209	3216	3241	3248	3271	3278	3293	3318	3326	3341	3358	3381
	3388	3406	3424	3450	3456	3470	3484	3508	3515	3543	3551	3577	3583	3606	3613
	3638	3650	3672	3677	3700	3705	3737	3741	3764	3769	3803	3808	3817	3845	3850
	3878	3883	3933	3938	3947	3973	3982	3995	4008	4022	4036	4068	4086	4090	
	4092	4094	4109	4111	4113	4129	4131	4145	4147	4149	4161	4163	4165	4179	4181
	4198	4200	4224	4235	4264	4301	4339	4376	4427	4481	4558	4581	4619	4667	4744
	4807	4863	4868	4883	4898	4913	4931	4965	5032	5112	5165	5181	5245	5303	5319
CMPB	5376	5417	5466	5473											
COM	2833														
	1313	1458	1502	1550	1562	1598	1640	1705	1742	1795	1844	1895	1935	1976	2407
	2448	2492	2534	2574	2602	2640	2641	2666	2735	2772	2801	2830	2864	2866	2877
COMB	2934	2974	3011	4077	4936	4997									
	1390	1547	1595	1637	1691	1738	1792	1831	1924	1965	2077	2142	2234	2301	2319
DEC	2347	2348	2449	2466	2493	2508	2535	2550	2664	2804	2832	2863	2906	2985	3012
	1341	1357	1428	1513	1560	1561	1564	1565	1608	1612	1651	1652	1654	1657	1703
	1704	1752	1753	1758	1759	1805	1806	1807	1808	2206	2207	2249	2274	2275	2302
	2318	2643	2746	2945	2946	3390	3391	3408	3426	3427	4485	4500	4514	4529	4598
HALT	5452	5457													
	409	513	522	533	542	575	594	613	631	674	692	710	728	748	769
	788	808	828	848	883	901	919	937	972	991	1001	1021	1041	1061	1096
	1109	1143	1156	1190	1203	1237	1250	1302	1312	1321	1349	1366	1389	1401	1427
	1440	1467	1481	1512	1527	1559	1575	1607	1622	1650	1667	1702	1716	1751	1769
	1804	1821	1841	1857	1892	1906	1934	1946	1975	1987	2013	2026	2059	2091	2124
	2156	2173	2205	2215	2248	2257	2273	2283	2317	2327	2364	2379	2389	2421	2430
	2464	2474	2507	2516	2549	2558	2585	2612	2638	2651	2662	2677	2688	2714	2723
	2733	2745	2755	2784	2812	2841	2876	2886	2916	2944	2954	2984	2993	3022	3032
	3060	3087	3114	3149	3187	3224	3256	3287	3302	3335	3350	3367	3400	3417	3436
	3465	3479	3493	3526											

4122	4140	4158	4174	4190	4209	4234	4243	4279	4294	4317	4332	4355	4369	4393	
4408	4443	4459	4474	4497	4511	4525	4541	4574	4597	4612	4635	4650	4682	4696	
4710	4722	4737	4760	4775	4790	4824	4840	4856	4879	4894	4910	4924	4947	4981	
4996	5011	5026	5049	5064	5079	5094	5129	5144	5158	5174	5198	5213	5228	5242	
5256	5281	5295	5312	5336	5352	5367	5385	5450	5491	5534					
500	512	521	532	541	562	574	581	593	600	612	619	630	661	673	
680	691	698	709	716	727	734	747	754	768	774	787	794	807	814	
827	834	847	870	882	889	900	907	918	925	936	958	971	978	990	
1000	1007	1020	1027	1040	1047	1060	1081	1095	1108	1128	1142	1155	1175	1182	
1202	1222	1236	1249	1291	1301	1303	1311	1320	1337	1348	1365	1378	1388	1400	
1415	1426	1439	1453	1466	1468	1480	1497	1503	1511	1514	1515	1526	1543	1548	
1558	1565	1574	1591	1596	1606	1609	1621	1633	1638	1641	1649	1653	1666	1687	
1692	1701	1707	1715	1734	1739	1750	1754	1768	1788	1793	1803	1809	1820	1827	
1832	1840	1842	1843	1846	1847	1848	1856	1878	1891	1893	1894	1897	1905	1920	
1925	1933	1937	1945	1961	1966	1974	1978	1986	2001	2012	2014	2017	2025	2041	
2058	2073	2090	2105	2123	2137	2155	2158	2172	2186	2204	2214	2229	2247	2256	
2258	2272	2282	2296	2316	2326	2342	2349	2363	2378	2388	2402	2420	2429	2443	
2450	2463	2465	2473	2487	2506	2515	2529	2548	2557	2570	2577	2584	2597	2604	
2611	2626	2637	2639	2650	2653	2654	2661	2669	2676	2680	2687	2700	2705	2713	
2722	2724	2732	2744	2754	2768	2775	2783	2796	2811	2825	2840	2858	2875	2885	
2899	2905	2908	2915	2929	2936	2943	2953	2969	2983	2992	3005	3014	3021	3031	
3046	3052	3059	3073	3086	3100	3113	3132	3148	3170	3186	3208	3223	3240	3255	
3270	3286	3301	3317	3334	3349	3353	3366	3380	3399	3416	3420	3435	3449	3464	
3478	3492	3507	3525	3542	3561	3576	3591	3605	3621	3637	3648	3657	3671	3684	
3699	3712	3721	3736	3748	3763	3776	3785	3802	3815	3825	3844	3858	3877	3891	
3932	3945	3954	3957	3968	3970	3980	3989	3992	4002	4005	4015	4018	4029	4032	
4043	4067	4083	4102	4104	4121	4125	4139	4141	4157	4159	4173	4175	4189	4191	
4208	4223	4233	4242	4263	4278	4293	4300	4316	4331	4338	4354	4368	4375	4392	
4407	4426	4432	4442	4447	4458	4463	4473	4480	4496	4510	4524	4540	4557	4573	
4580	4596	4611	4618	4634	4649	4666	4681	4695	4709	4721	4736	4743	4759	4774	
4789	4806	4823	4839	4855	4862	4878	4893	4909	4923	4930	4946	4964	4980	4995	
5010	5025	5031	5048	5063	5078	5093	5111	5128	5143	5157	5173	5180	5197	5212	
5227	5241	5248	5265	5280	5294	5311	5318	5335	5351	5366	5384	5416	5426	5449	
5465	5468	5490													
INCB	1392	1472	1518	1613	1658	1760	1812	5469							
JMP	479	483	3937	3958	3972	3993	4006	4019	4033	4071	5430	5431	5434	5443	5445
JSR	4078	4105	4127	4143	4160	4177	4192	5483							
MOV	481	482	489	490	491	492	493	494	495	496	511	520	531	540	565
	573	584	592	603	611	622	629	665	672	683	690	701	708	719	726
	737	746	757	766	767	770	777	786	797	806	817	826	837	846	873
	874	881	892	899	910	917	928	935	962	970	981	989	999	1010	1019
	1030	1039	1050	1059	1094	1107	1141	1154	1188	1201	1235	1248	1300	1310	1319
	1347	1364	1387	1399	1425	1438	1465	1479	1510	1525	1557	1573	1605	1620	1648
	1665	1700	1714	1749	1767	1802	1819	1839	1855	1890	1904	1932	1944	1973	1985
	2011	2024	2057	2089	2122	2154	2171	2203	2213	2246	2255	2271	2281	2315	2325
	2362	2377	2387	2419	2428	2462	2472	2505	2514	2547	2556	2583	2603	2610	2630
	2636	2649	2660	2675	2686	2712	2721	2731	2743	2753	2782	2810	2839	2874	2884
	2914	2935	2942	2952	2973	2982	2991	3020	3030	3049	3050	3058	3076	3085	3103
	3112	3135	3136	3147	3173	3174	3185	3211	3212	3222	3243	3244	3254	3273	3285
	3288	3300	3321	3333	3337	3348	3351	3365	3384	3398	3402	3415	3419	3434	3452
	3463	3466	3477	3480	3491	3510	3511	3524	3545	3546	3547	3560	3579	3590	3608
	3609	3620	3640	3647	3656	3674	3683	3702	3711	3720	3739	3747	3766	3775	
	3784	3805	3806	3814	3824	3847	3848	3857	3880	3881	3890	3936	3944	3953	3956
	3967	3971	3979	3988	3991	4001	4004	4014	4017	4028</					

MOV8	4232	4241	4268	4277	4283	4292	4303	4315	4330	4341	4353	4367	4391	4406	4429
NEG	4441	4457	4472	4483	4495	4509	4523	4539	4572	4595	4610	4621	4633	4648	4669
NEGB	4680	4694	4708	4720	4735	4746	4758	4773	4788	4809	4822	4838	4854	4865	4877
NOP	4880	4892	4908	4922	4933	4945	4967	4979	4994	5009	5024	5034	5047	5062	5077
RESET	5092	5114	5127	5142	5156	5172	5183	5196	5211	5226	5240	5251	5264	5279	5293
ROL	5310	5321	5334	5350	5365	5383	5419	5420	5421	5422	5423	5424	5425	5429	5432
ROLB	5433	5435	5436	5439	5447	5448	5453	5458	5475	5480	5489	5533	5536	5537	5540
ROR	2867	2878	3013	5478	5543										
RTS	1304	1356	2015	4812	4828	4844									
SBC	1470	1516	1610	1655	1756	1810	1883	2679							
SCC	403	5484	5485	5486											
SEC	5482														
SEN	739	759	779	799	819	839	963	983	1012	3275	3323	3386	3454	3513	3549
SEV	3581	3611	5117	5132	5147	5161	5437								
SUB	3290	3338	3355	3404	3422	3468	3482								
SWAB	1032	1052	5186	5201	5216	5231									
TST	4229														
TSTB	1354	5037	5052	5067	5083										
.ASCIZ	1098	1145	1192	1239	2045	2078	2110	2143	2159	2191	2235	2259	2303	2351	2365
.BYTE	2408	2451	2494	2536	4266	4281	4304	4319	4342	4356	4379	4394	4461	4484	4512
.ENABL	4527	4560	4583	4599	4622	4636	4670	4723	4747	4762	4776	4810	4842	4881	4912
.END	4983	4998	5035	5050	5065	5081	5130	5145	5184	5214	5267	5282	5322	5338	5353
.ENDC	982	1227	1350	1353	1430	3274	3289	3336	3354	3421	3453	3481	3512	3580	4445
EVEN	4498	4867	4935	4969	5160	5230	5253	5297	5370						
:IF	1133	4698	4867	4969	5200	5253									
424	5116	523	548	574	594	577	596	615	633	676	694	712	730		
415	525	527	548	574	595	585	603	621	639	674	693	703	723	743	
703	529	531	552	578	599	589	607	625	643	680	699	710	730	750	
1014	533	535	556	582	602	590	608	626	644	681	699	711	731	751	

INDEX-1-CPL TEST  
CROSS REFERENCE TABLE -- PERMANENT SYMBOLS

MACY11 27(732) 06-OCT-76 14:01 PAGE 305

1295	1303	1305	1313	1314	1342	1350	1358	1382	1390	1393	1420	1428	1432	1460	
1468	1473	1505	1513	1519	1552	1560	1567	1600	1608	1614	1643	1651	1659	1695	
1703	1708	1744	1752	1761	1797	1805	1813	1834	1842	1849	1885	1893	1898	1927	
1935	1938	1968	1976	1979	2006	2014	2018	2051	2083	2116	2148	2157	2165	2197	
2206	2208	2240	2249	2250	2258	2265	2274	2276	2309	2318	2320	2356	2365	2371	
2380	2382	2413	2422	2423	2456	2465	2467	2499	2508	2509	2541	2550	2551	2578	
2605	2631	2639	2644	2652	2655	2663	2670	2678	2681	2707	2715	2716	2724	2726	
2734	2738	2746	2748	2777	2805	2834	2869	2877	2879	2909	2937	2945	2947	2977	
2985	2986	3015	3023	3025	3053	3080	3107	3141	3179	3217	3249	3279	3288	3294	
3327	3336	3342	3351	3359	3392	3401	3409	3418	3428	3457	3466	3471	3480	3485	
3518	3554	3584	3614	3642	3650	3651	3678	3706	3714	3715	3742	3770	3778	3799	
3809	3817	3818	3851	3884	3939	3947	3948	3956	3962	3970	3974	3982	3983	3991	
3996	4004	4009	4017	4023	4031	4037	4081	4095	4104	4114	4123	4132	4141	4150	
4159	4166	4175	4182	4191	4201	4232	4236	4271	4280	4286	4309	4318	4324	4347	
4356	4361	4385	4394	4400	4435	4444	4451	4460	4466	4489	4498	4503	4512	4517	
4526	4533	4566	4589	4598	4604	4627	4636	4642	4674	4683	4688	4697	4702	4711	
4714	4723	4729	4752	4761	4767	4776	4782	4816	4825	4832	4841	4848	4871	4880	
4886	4895	4902	4911	4916	4939	4973	4982	4988	4997	5003	5012	5018	5041	5050	
5056	5065	5071	5080	5086	5121	5130	5136	5145	5150	5159	5166	5190	5199	5205	
5214	5220	5229	5234	5258	5267	5273	5282	5287	5296	5304	5328	5337	5344	5353	
5359	5368	5377	5448	5488											
.IFF	417	419	511	523	531	535	544	568	577	587	596	606	615	624	633
	667	676	685	694	703	712	721	730	741	750	767	781	790	801	810
	821	830	841	850	876	885	894	903	912	921	930	939	965	974	984
	993	994	1003	1014	1023	1034	1043	1054	1063	1097	1101	1111	1144	1148	1158
	1191	1195	1205	1238	1242	1252	1303	1313	1314	1323	1350	1358	1368	1390	1393
	1403	1428	1432	1442	1468	1473	1483	1513	1519	1529	1560	1567	1577	1608	1614
	1624	1651	1659	1669	1703	1708	1718	1752	1761	1771	1805	1813	1823	1842	1849
	1859	1893	1898	1908	1935	1938	1948	1976	1979	1989	2014	2018	2028	2051	2061
	2083	2093	2116	2126	2157	2165	2175	2206	2208	2217	2249	2258	2274	2276	2285
	2318	2320	2329	2365	2380	2382	2391	2422	2423	2432	2465	2467	2476	2508	2509
	2518	2550	2551	2560	2578	2587	2605	2614	2639	2652	2663	2678	2681	2690	2715
	2724	2734	2746	2748	2757	2777	2786	2805	2814	2834	2843	2877	2879	2888	2909
	2918	2945	2947	2956	2985	2986	2995	3023	3025	3034	3053	3062	3080	3089	3107
	3116	3141	3151	3179	3189	3217	3226	3249	3258	3288	3294	3304	3336	3351	3359
	3369	3401	3418	3428	3438	3466	3480	3485	3495	3518	3528	3554	3564	3584	3594
	3614	3624	3650	3651	3660	3678	3687	3714	3715	3724	3742	3751	3778	3779	3788
	3817	3818	3828	3851	3861	3884	3894	3947	3956	3970	3982	3991	4004	4017	4031
.IFT	4037	4046	4081	4104	4123	4141	4159	4175	4191	4201	4211	4232	4236	4245	4280
	4286	4296	4318	4324	4334	4356	4361	4371	4394	4400	4410	4444	4460	4466	4476
	4498	4512	4526	4533	4543	4566	4576	4598	4604	4614	4636	4642	4651	4683	4697
	4711	4723	4729	4739	4761	4776	4782	4792	4825	4841	4848	4858	4880	4895	4911
	4916	4926	4939	4949	4982	4997	5012	5018	5027	5050	5065	5080	5086	5096	5130
	5145	5159	5166	5176	5199	5214	5229	5234	5244	5267	5282	5296	5304	5314	5337
	5353	5368	5377	5387	5448	5488									
	511	515	523	531	535	568	587	606	624	667	685	703	721	741	767
	781	801	821	841	876	894	912	930	965	984	994	1014	1034	1054	1088
	1097	1101	1135	1144	1148	1182	1191	1195	1229	1238	1242	1295	1303	1305	1313
	1314	1342	1350	1358	1382	1390	1393	1420	1428	1432	1460	1468	1473	1505	1513
	1519	1552	1560	1567	1600	1608	1614	1643	1651	1659	1695	1703	1708	1744	1752
	1761	1797	1805	1813	1834	1842	1849	1885	1893	1898	1927	1935	1938	1968	1976
	1979	2006	2014	2018	2051										

11-04-CPU-TEST MACYII 27-732 06-OCT-76 14:01 PAGE 308  
ROSS REFERENCE TABLE -- PERMANENT SYMBOLS

MACY11 277321		06-OCT-76 14:01 PAGE 307												
CROSS REFERENCE TABLE -- PERMANENT SYMBOLS														
134	737	744	747	754	757	768	774	777	784	787	794	797	804	807
814	817	824	827	834	837	844	847	870	873	879	882	889	892	897
960	907	910	915	918	925	928	933	936	958	951	958	971	978	981
987	990	957	1000	1001	1010	1017	1020	1027	1030	1037	1040	1047	1050	1057
1060	1081	1084	1091	1095	1104	1108	1128	1131	1138	1142	1151	1155	1175	1178
1185	1189	1198	1202	1222	1225	1232	1236	1245	1249	1291	1294	1298	1301	1308
1311	1317	1320	1337	1340	1345	1348	1361	1365	1378	1381	1385	1388	1396	1400
1415	1416	1423	1426	1435	1439	1453	1456	1463	1466	1476	1480	1497	1500	1508
1511	1522	1526	1543	1545	1555	1558	1570	1574	1591	1594	1603	1606	1617	1621
1633	1636	1646	1649	1662	1666	1687	1690	1698	1701	1711	1715	1734	1737	1747
1750	1764	1768	1789	1791	1800	1803	1816	1820	1827	1830	1837	1840	1852	1856
1878	1881	1888	1891	1901	1905	1920	1923	1930	1933	1941	1945	1961	1964	1971
1974	1982	1986	2001	2004	2009	2012	2021	2025	2041	2044	2054	2058	2073	2076
2086	2090	2105	2108	2119	2123	2137	2140	2151	2155	2168	2172	2186	2189	2200
2204	2211	2214	2229	2232	2243	2247	2253	2256	2268	2272	2279	2282	2296	2299
2312	2316	2323	2326	2342	2345	2359	2363	2374	2378	2385	2388	2402	2405	2416
2420	2426	2429	2443	2446	2459	2463	2470	2473	2487	2490	2502	2506	2512	2515
2529	2532	2544	2548	2554	2557	2570	2573	2581	2584	2597	2600	2608	2611	2626
2629	2634	2637	2647	2650	2658	2661	2673	2676	2684	2687	2700	2703	2710	2713
2719	2722	2729	2732	2741	2744	2751	2754	2768	2771	2780	2783	2796	2799	2808
2811	2825	2828	2837	2840	2858	2861	2872	2875	2882	2885	2899	2902	2912	2915
2929	2932	2940	2943	2950	2953	2969	2972	2980	2983	2989	2992	3005	3008	3018
3021	3028	3031	3046	3049	3056	3059	3073	3076	3083	3086	3100	3103	3110	3113
3132	3135	3144	3148	3170	3173	3182	3186	3208	3211	3220	3223	3240	3243	3252
3255	3270	3273	3282	3286	3297	3301	3317	3320	3330	3334	3345	3349	3362	3366
3380	3383	3395	3399	3412	3416	3431	3435	3449	3452	3460	3464	3474	3478	3488
3492	3507	3510	3521	3525	3542	3545	3557	3561	3576	3579	3587	3591	3605	3608
3617	3621	3637	3640	3645	3648	3654	3657	3671	3674	3681	3684	3699	3702	3709
3712	3718	3721	3736	3739	3745	3748	3763	3766	3773	3776	3782	3785	3802	3805
3812	3815	3821	3825	3844	3847	3854	3858	3877	3880	3887	3891	3932	3935	3942
3945	3951	3954	3965	3968	3977	3980	3986	3989	3999	4002	4012	4015	4026	4029
4040	4043	4067	4070	4083	4098	4102	4117	4121	4135	4139	4153	4157	4169	4173
4185	4199	4204	4208	4223	4226	4233	4239	4242	4263	4266	4274	4278	4289	4293
4300	4303	4312	4316	4327	4331	4338	4341	4350	4354	4364	4368	4375	4378	4388
4392	4403	4407	4426	4429	4438	4442	4454	4458	4469	4473	4480	4483	4492	4496
4506	4510	4520	4524	4536	4540	4557	4560	4569	4573	4580	4583	4592	4596	4607
4611	4618	4621	4630	4634	4645	4649	4666	4669	4677	4681	4691	4695	4705	4709
4717	4721	4732	4736	4743	4746	4755	4759	4770	4774	4785	4789	4806	4819	
4823	4835	4839	4851	4855	4862	4865	4874	4878	4889	4893	4905	4909	4919	4923
4930	4933	4942	4946	4964	4967	4976	4980	4991	4995	5006	5010	5021	5025	5031
5034	5044	5048	5059	5063	5074	5078	5089	5093	5111	5114	5124	5128	5139	5143
5153	5157	5169	5173	5180	5183	5193	5197	5208	5212	5223	5237	5241	5248	5251
5251	5261	5265	5276	5280	5294	5307	5311	5318	5321	5331	5335	5347	5351	
5362	5366	5380	5384	5416	5419	5449	5465	5469	5490	5521	5531	5535		
1	398	401	409	424	500	503	512	518	521	532	538	541	562	565
409	571	574	581	584	590	593	600	603	609	612	622	627	630	661
447	571	670	673	680	683	688	691	698	701	706	709	716	724	727
734	737	744	747	754	757	768	774	777	784	787	794	797	804	807
814	817	824	827	834	837	844	847	870	873	879	882	889	892	897
900	907	910	915	918	925	928	933	936	958	961	968	971	978	981
987	990	997	1000	1007	1010	1017	1020	1027	1030	1037	1040	1047	1050	1057
1060	1081	1084	1091	1095	1104	1108	1128	1131	1138	1142	1151	1155	1175	1178
1185	1189	1198	1202	1222	1225	1232	1236	1245	1249	1291	1294	1		

140111 27 7321 06-OCT-76 14:01 PAGE 305  
 15055 REFERENCE 23.E -- PERMANENT SYMBOLS

1311	1317	1320	1337	1340	1345	1348	1361	1365	1376	1381	1385	1390	1396	1400	
1415	1418	1423	1426	1435	1439	1453	1456	1463	1466	1471	1476	1480	1497	1500	
1511	1522	1526	1543	1546	1555	1558	1570	1574	1591	1594	1603	1606	1617	1621	
1633	1636	1646	1649	1662	1666	1687	1690	1698	1701	1711	1715	1734	1737	1747	
1750	1764	1769	1799	1801	1804	1809	1812	1823	1827	1830	1837	1840	1853	1856	
1878	1881	1898	1891	1901	1904	1909	1912	1921	1930	1941	1944	1954	1961	1964	
2086	2090	2105	2108	2119	2123	2132	2137	2140	2151	2155	2168	2172	2186	2189	
2204	2211	2214	2229	2242	2243	2246	2253	2256	2268	2272	2279	2288	2292	2299	
2312	2316	2323	2326	2342	2345	2354	2359	2363	2374	2378	2385	2402	2405	2416	
2420	2426	2429	2443	2446	2459	2554	2557	2570	2573	2581	2584	2597	2608	2611	
2529	2532	2544	2548	2647	2650	2658	2661	2673	2676	2684	2687	2700	2703	2710	
2629	2634	2637	2647	2741	2744	2751	2754	2768	2771	2780	2783	2796	2799	2808	
2719	2722	2729	2732	2741	2744	2751	2754	2768	2771	2780	2783	2799	2808	2915	
2811	2825	2828	2837	2840	2858	2953	2969	2972	2980	2983	2989	2992	3005	3018	
2929	2932	2940	2943	2950	2953	2956	2959	2973	2976	2983	2986	3100	3103	3110	
3021	3028	3031	3046	3049	3056	3059	3073	3076	3083	3086	3220	3223	3240	3243	
3132	3135	3144	3148	3170	3173	3182	3186	3208	3211	3220	3223	3345	3349	3362	
3255	3270	3273	3282	3286	3297	3301	3317	3320	3330	3334	3345	3349	3362	3366	
3380	3383	3395	3399	3412	3416	3431	3435	3449	3452	3460	3464	3474	3478	3488	
3492	3507	3510	3521	3525	3542	3545	3557	3561	3576	3579	3587	3591	3605	3608	
3617	3621	3637	3640	3645	3648	3654	3657	3671	3674	3681	3684	3699	3702	3709	
3712	3718	3721	3736	3739	3745	3748	3763	3766	3773	3776	3782	3785	3802	3805	
3812	3815	3821	3825	3844	3847	3854	3858	3877	3880	3887	3891	3932	3935	3942	
3945	3954	3965	3968	3977	3980	3986	3989	3999	4002	4012	4015	4026	4173	4293	
4040	4043	4067	4070	4083	4098	4102	4117	4121	4135	4139	4153	4157	4169	4289	
4185	4189	4204	4208	4223	4226	4233	4239	4242	4263	4266	4274	4278	4378	4388	
4300	4303	4312	4316	4327	4331	4338	4341	4350	4354	4364	4368	4483	4492	4496	
4392	4403	4407	4426	4429	4438	4442	4454	4458	4469	4473	4480	4583	4592	4607	
4506	4510	4520	4524	4536	4540	4557	4560	4569	4573	4580	4583	4691	4705	4709	
4611	4618	4621	4630	4634	4645	4649	4666	4669	4677	4681	4691	4695	4705	4719	
4717	4721	4732	4736	4743	4746	4755	4759	4770	4774	4785	4789	4806	4819	4923	
4823	4835	4839	4851	4855	4862	4865	4874	4878	4889	4893	4905	4909	4919	4923	
4930	4933	4942	4946	4964	4967	4976	4980	4991	4995	5006	5010	5021	5025	5031	
5034	5044	5048	5059	5063	5074	5078	5089	5093	5111	5114	5124	5128	5139	5143	
5153	5157	5169	5173	5180	5183	5193	5197	5208	5212	5223	5227	5237	5241	5248	
5251	5261	5265	5276	5280	5290	5294	5307	5311	5318	5321	5331	5335	5347	5351	
PADIX	5514	5532	5380	5384	5416	5419	5449	5465	5468	5490					
REM	1														
REPT	409														
SBTTL	410	421	448	500	546	562	581	600	619	635	661	680	698	716	734
	754	774	794	814	834	853	870	889	907	925	941	958	978	1007	1027
	1047	1063	1081	1128	1175	1222	1254	1291	1337	1378	1415	1453	1497	1543	1591
	1633	1687	1734	1788	1827	1878	1920	1961	2001	2041	2073	2105	2137	2186	2229
	2296	2342	2402	2443	2487	2529	2570	2597	2626	2700	2768	2796	2825	2858	2899
	2929	2969	3005	3046	3073	3100	3132	3170	3208	3240	3270	3317	3380	3449	3507
	3542	3576	3605	3637	3671	3699	3736	3763	3802	3844	3877	3932	4067	4223	4263
	4300	4338	4375	4426	4480	4557	4580	4618	4666	4743	4906	4862	4930	4964	5031
TITLE	5111	5180	5248	5318	5416	5465									
	398	418	426	427	428	429	430	431	432	433	437	439	464	465	466

REF ID: A64484 04 09 7677 E1E  
MARCH 1976 REFERENCE TABLE -- PERMANENT SYMBOLS

ERRORS DETECTED: 0  
DEFAULT GLOBALS GENERATED: 0

\* DCKAAA. SEQ/SOL/CRF PAGNUM-NL:700 DS:ERFC=S,SMAC,CC,CG,AGA,P11  
RUN-TIME: 61.84 12 SECONDS  
RUN-TIME RATIO: 527/158=3.3  
CORE USED: 33K (65 PAGES)