

LPA/KW11-K

**DIAGNOSTIC TEST
MD-11-DRLPG-A**

EP-DRLPG-A-DL

COPYRIGHT © 1978

FICHE 1 OF 2

MAR 1978

digital

MADE IN USA

LPA/KW11-K

DIAGNOSTIC TEST
MD-11-DRLPG-A

EP-DRLPG-A-DL


MAR 1978

COPYRIGHT © 1978

digital

FICHE 2 OF 2

MADE IN USA



801

EOF1DRLPBRSS0411

00010000 780223

Ident PDP801488

7 HDR1DRLPGASEQ

00010000

780223
SEQ 0001

Product Code: MAINDEC-11-DRLPG-A-D
Product Name: LPA/KW11-K DIAGNOSTIC TEST
Date Created: JANUARY 1978
Maintainer: DIAGNOSTIC ENGINEERING

Copyright (C) 1978
Digital Equipment Corporation, Maynard, Mass.

This software is furnished under a license for use only on a single computer system and may be copied only with the inclusion of the above copyright notice. This software, or any other copies thereof, may not be provided or otherwise made available to any other person except for use on such system and to one who agrees to these license terms. Title to and ownership of the software shall at all times remain in DEC.

The information in this document is subject to change without notice and should not be construed as a commitment by Digital Equipment Corporation.

DEC assumes no responsibility for the use or reliability of its software on equipment which is not supplied by DEC.

Table of Contents

1.0 ABSTRACT
2.0 REQUIREMENTS
2.1 Equipment
2.2 Storage
3.0 LOADING PROCEDURE
3.1 Method
3.2 Non-standard address, Vector, or Priority;
or Use of Software SWR
4.0 STARTING PROCEDURE
4.1 Control Switch Settings
4.2 Starting Addresses
4.3 Program AND/OR Operator Action
5.0 OPERATING PROCEDURE
5.1 Switch Register Function
5.2 Scope Loops
5.3 Program AND/OR Operator Action
5.3.1 Logic Test
5.3.2 Special I/O Signal Tests
6.0 ERRORS
6.1 Error Printout
6.1.1 Example
6.2 Non-Standard Error HALTS
7.0 RESTRICTIONS
8.0 MISCELLANEOUS
8.1
8.2
8.3 Execution Time
8.3.1 Logic Test
8.3.2 Special I/O Signal Tests

9.0 PROGRAM DESCRIPTION
9.1 Logic Tests
9.2 Special External I/O Signal Tests
9.2.1 LS210 "STP2 OUT" to "SCAMMITT TRIG 1 IN" Tests
9.2.2 LS214 "STP1 OUT" to "SCAMMITT TRIG 2" H Tests
9.2.3 LS220 "SCAMMITT TRIG 3" in, "ST3 OUT" Tests
9.2.4 LS224 "A EVENT OUT" Test
9.2.5 LS230 "B EVENT OUT" Test

10.0 LPA11 (SYSTEM) DIAGNOSTIC SUMMARY

11.0 LISTING TABLE OF CONTENTS

12.0 LISTINGS

1.0 ABSTRACT

This program allows the user to check out or debug the KW11K,
DUAL REAL TIME CLOCK. The logic test is self contained and needs
no external maintenance hardware or operator intervention.

Five special tests are included within this program to allow the
user to check out and debug the external I/O signals. To run
these tests a jumper wires is needed in order to loop output to
an input.

THIS PROGRAM IS A MODIFIED VERSION OF "MD-11-DZKWK-A". IT WAS
MODIFIED TO ENABLE THE OPERATOR TO CHECK OUT THE KW11K OPTION
WHEN IT IS ON THE LPA11-KX I/O BUS. NO REPROGRAMMING IS NEEDED.
SOME TEST DONE IN THE ORIGINAL DIAGNOSTIC SUCH AS ARBITRATION
TEST, WERE DELETED AS THEY COULD NOT BE CHECKED. IF THIS
DIAGNOSTIC DOESN'T FIND A SUSPECTED PROBLEM, YOU MAY HAVE TO
RUN "MD-11-DZKWK-A". YOU SHOULD JUMP TO "MD-11-DRLPA" BEFORE
RUNNING THIS DIAGNOSTIC. PLEASE REFER SECTION 10.

2.0 REQUIREMENTS

SEQ 0004

2.1 Equipment

1. PDP11 FAMILY COMPUTER with 16K of memory or more and I/O facilities (a switch register or TTY).
2. KW11K under test.
3. For external I/O signal tests a loopback wire (Jumper) is needed. Jumpers are 30 AWG jumper type 915.
4. LPA11-KX

2.2 Storage

This program occupies and uses only the lower 16K of memory.

3.0 LOADING PROCEDURE

SEQ 0005

3.1 Method

Standards procedure for normal binary tapes should be followed.

1. Absolute loader must be in memory.
2. Place binary tape in reader.
3. Load address #7500 (* determined by location of loader).
4. Press "Start" (program will be loaded into memory).

The program can also be loaded by XXDP, ACT, or APT.

3.2 Non-Standard Address, Vector, or Priority; or Use of Software Switch Register

This program is set to test a KW11K with a standard address, vector, and priority. If any of these are different on the KW11K you are testing, change the corresponding location in memory before starting this test.

LOCATION	TAG	CURRENT CONTENTS	COMMENTS
1254	\$BASE:	170404	;Base address of equipment under test
1250	\$VECT1:	000344	;INTERRUPT Vector #1
1252	\$PRIOR:	000006	;Bus priority - 1, #2
176	\$SWREG:	000000	;Manual SWR.
	\$TPFLG:	.BYTE 0	;;"Terminal Available" ; Flag (Bit<0:7>=0=Yes)

NOTE

If no hardware Switch Register exists,
 you may set any bit in "SWREG" as you
 would have set it in the SWR.

G01

4.0 STARTING PROCEDURE

SEQ 0006

4.1 Control Switch Settings

Starting at memory locations 200, 204, 210, 214, 220, 224, or 230
set all switches as desired. See Section 5.1.

4.2 Starting Addresses

- 200 Start address for logic test.
- 204 Restart address for logic test.
- 210 Start address for "STP2 OUT", "SCHMITT TRIG 1" tests.
- 214 Start address for "STP1 OUT", "SCHMITT TRIG 2" tests.
- 220 Start address for "SCHMITT TRIG 3 IN", "ST3 OUT" tests.
- 224 Starting address for "A EVENT OUT" test.
- 230 Starting address for "B EVENT OUT" test.

4.3 Program AND/OR Operator Action

1. Load program into core.
2. Set switch register to starting address.
3. Load address.
4. Set switches to desired settings - see section 5.1.
5. IF starting a special I/O signal test:
MAKE WIRE LOOP CONNECTION.
6. Press Start.

5.0 OPERATING PROCEDURE

5.1 Switch Register Function

Switch use

15 Halt on error
14 Loop on test
13 Inhibit error timeout (all tests)
13 Inhibit "*" timeout (special I/O signal tests)
11 Inhibit iterations (short pass)
10 Bell on error
9 Loop on error
8 Loop on test in SWR <7:0>

5.2 Scope Loops

If an error occurs and the user wishes to scope the error, he (or she) should set SW15=1 to halt on error, then when the program halts on error, SW15=0, set SW14=1. To loop on current test, set SW13=1 to inhibit error printout, and press continue on the CPU's console.

NOTE

For each test in the listing, you will find a test description. In each description a probable SYNC Point is listed. These Points are listed AS A GUIDE in order for you to SYNC your scope to the Signals being generated.

5.3 Program AND/OR Operator Action

5.3.1 Logic Test

The first pass through the program will be made with iterations inhibited. Successive passes will enable iterations if SWR11=0. "END PASS" is printed out at the end of a pass.

If not inhibited by APT, the program will look for more KW11Ks to exercise, one pass will exercise all KW11Ks.

5.3.2 Special I/O Signal Tests

There are no "Short Passes". Each pass will iterate 65,324 times. A "*" is typed at the end of a pass unless SWR13=1.

6.0 ERRORS

6.1 Error Printout

Printout varies with the error detected. The error PC typed out is the actual location of the error call.

A halt at location "STTYPE"+10 when running with no terminal indicates an error has occurred. To find out the number of the error, examine location "STSTNM". This is the item number of the error. To find out what the error typout would have been GOTO to the error pointer table beginning at location "SERRTB".

6.1.1 Example

If we examined location "STSTNM" and found a 5 (101) we go to location "SERRTB" and look through the error pointer table until we found item 5. The information would look like:

;ITEM 5

```
EMS          ;CLOCK B SR DATA ERROR
DHS          ;ERRPC BSR WAS S/B
DTS          ;SERRPC,BSR,$BDDAT,$GDDAT
DFO          ;ALL NUMBERS ARE IN OCTAL FORM
```

To find out the information specified by DTS (SERRPC,BSR,\$GDADR,\$BDADR) follow these steps:

1. Look up the address of the label (i.e., SERRPC) in the symbol table which follows the listing.
2. Put this address in the watch register and depress the load address switch on the processor's console.
3. Now depress the Examine switch.
4. The data displayed in the data lights is the information that would have been printed for his label if you had a input/output terminal.

6.2 Non-Standard Error HALTS

A HALT MAY OCCUR IF THE PROGRAM DETECTS AN LPA11-KX ERROR.
CHECK THE COMMENTS IN THE LISTING OPPOSITE THE PC HALT.

7.0 RESTRICTIONS

7.1

Jumper W2 must be installed if not jumpered on module.

7.2

Logic Test must be run before any special I/O Signal Test.

8.0 MISCELLANEOUS

8.1

After a power failure occurs, program execution will continue at the point where the power failure occurred after the program types "POWER".

8.2

This program is chainable under XXDP, ACT, or APT.

8.3 Execution Time

8.3.1 Logic Test

90 SECONDS iterations inhibited - no errors.

375 SECONDS with iterations - no errors.

8.3.2 Special I/O Signal Tests

1.0 Minutes No errors, SW13=0.

Execution times are approximate, as the various PDP-11 CPU's have varied instruction execution times.
Times quoted were taken from a run on a PDP-11/34.

8.4 USER LINK TO I/O DEVICE

A SPECIAL USER LINK HAS BEEN PROVIDED IN ORDER FOR THE

K01

OPERATOR TO EXAMINE OR MODIFY LOCATIONS ON THE LPA11-KX
I/O BUS. (NOTE: THIS CANNOT BE DONE DIRECTLY.)

SEQ 0010

PROCEDURE:

- 1) START THE PROCESSOR AT LOCATION SUTK:
- 2) THE DIALOG TO EXAMINE A LOCATION IS AS FOLLOWS:

E OR D "E"
DEVICE ADDRS= "OCTAL ADDRS"
XXXXXX

WHERE XXXXXX IS THE CONTENTS OF THE SPECIFIED LOC.

- 3) THE DIALOG TO MODIFY A LOCATION IS AS FOLLOWS:

E OR D "D"
DATA= "DATA TO BE DEPOSITED"

- 4) THE PROGRAM WILL STAY IN THIS LOOP UNTIL THE OPERATOR
IS FINISHED. AT THIS TIME THE PROCESSOR SHOULD BE
HALTED.

NOTE: THE OPERATORS RESPONSE IS ENCLOSED IN QUOTES.

9.0 PROGRAM DESCRIPTION

SEQ 0011

9.1 Logic Tests

A complete description of each test is included withing the listing before each test.

9.2 Special External I/O Signal Tests**9.2.1 LS210 "STP2 OUT" to "SCHMITT TRIG 1 IN" Tests**

This is a special section devoted for testing and providing scope loop capabilities for "STP2 OUT" L and "SCHMITT TRIG 1" IN.

When you load and start at location 210, program control is transferred here. "STP2 OUT" L pulses are generated by "LO STAT A HI" H + "BD10" H (Main. STP2).

Pin V ("STP2 OUT") is wired to pin LL (SCHMITT TRIG1) for this test. "STP2 OUT" pulses are received as "SCHMITT TRIG 1" pulses which set clock A's status register bit 15. If an error is detected, normal error reporting technique. and error switch register options are used. An "*" is typed after each 65,324 loops through the test. SW13=1 will inhibit this feature.

You must wire pins V and LL of J1 together.

Logic test (L + S 200) should be run first.

9.2.2 LS214 "STP1 OUT" to "SCHMITT TRIG 2" H Tests

This is a special test section devoted for testing and providing scope loop capabilities for "STP2 OUT" and "SCHMITT TRIG2" IN.

When you load and start at location 214, program control is transferred here. "STP1 OUT" L pulses are generated by "LO STAT A HI" + "BD12" H (mIn S). Pin DD ("STP1 OUT") is wired to pin BB ("SCHMITT TRIG 2") for this test. "STP1 OUT" pulses are received as "SCHMITT TRIG 2" pulses which will clear clock A's count register if mode 3 is selected. If an error is detected, normal error reporting technique. and error switch register options are used. An "*" is typed after each 65,324 loops through the test. SW13=1 will inhibit this feature.

You must wire pins DD and BB of J1 together.

Logic tests (L + S at 200) should be run first.

9.2.3 LS220 "SCHMITT TRIG 3" in, "ST3 OUT" Tests

This is a special section devoted for testing and providing scope loop capabilities for "SCHMITT TRIG 3" AND "ST3 OUT".

When you load and start at location 220, program control is transferred here. "STP2" pulses are generated by "LD STAT A H," + "BD10" H (main STP2). Pin V ("STP2 OUT") is wired to pin T ("SCHMITT TRIG 3"). "SCHMITT TRIG 3" pulses give us "ST3 OUT" pulses. Pin L ("ST3 OUT") is wired to pin LL ("SCHMITT TRIG 1"), and "SCHMITT TRIG 1" will set clock A's status register bit 15.

If an error is detected, normal error reporting technique, and error switch register options are used. An "*" is typed after each 65,324 loops through the test. SW13=1 will inhibit this feature.

You must wire pins V to T of J1 together, as well as pins L to LL of J1 together.

Test LS210 and LS214 should be run first.

9.2.4 LS224 "A EVENT OUT" Test

This is a special section devoted for testing and providing scope loop capabilities for "A EVENT OUT".

When you load and start at location 224, program control is transferred here. "A EVENT OUT" pulses are generated by clock A overflows. Pin VV ("A EVENT OUT") is wired to pin LL ("SCHMITT TRIG 1"). "SCHMITT TRIG 1" pulses will set clock A's CSR bit 15. If an error is detected, normal error reporting technique, and error switch register options are used. An "*" is typed after each 65,324 loops through the test. SW13=1 will inhibit this feature.

You must wire pins VV and LL of J1 together.

Test LS210 should be run first.

9.2.5 LS230 "B EVENT OUT" Test

This is a special section devoted for testing and providing scope loop capabilities for "B EVENT OUT".

When you load and start at location 230, program control is transferred here. "B EVENT OUT" pulses are generated by clock B overflows. Pin TT ("B EVENT OUT") is wired to pin LL ("SCHMITT TRIG 1"). "SCHMITT TRIG 1" pulses will set clock A's CSR bit 15. And error switch register options are used. An "*" is typed after each 65,324 loops through the test. SW13=1 will inhibit this feature.

You must wire pins TT and LL of J1 together.

Test LS210 should be run first.

10.0 LPA11 (SYSTEM) DIAGNOSTIC SUMMARY

DIAGNOSTICS FOR THE LPA11 ARE WRITTEN AT THREE LEVELS: (1) TOTAL PDP-11 SYSTEM, (2) LPA11 SYSTEM; AND, (3) LPA11 OPTIONS.

LEVEL 1 IS DESIGNED TO ISOLATE A FAILURE TO THE LPA11 SYSTEM. ALL OPTIONS ON THE PDP-11 ARE EXERCISED.

LEVEL 2 DIAGNOSTICS ISOLATE A FAILURE TO THE INDIVIDUAL OPTION WITHIN THE LPA11. THE LEVEL 2 DIAGNOSTIC IS MD-11-DRLPA. WHEN THE USER RUNS DRLPA HE CAN GENERALLY TELL WHICH OPTION DIAGNOSTIC (LEVEL 3) TO RUN NEXT. M8254 AND M8200-YC ERRORS MAY "LOOK" ALIKE AND DRLPA MAY NOT BE ABLE TO DISTINGUISH BETWEEN THEM. ARBITRATION ERRORS WILL NOT BE DETECTED BY THIS DIAGNOSTIC.

LEVEL THREE DIAGNOSTICS AID IN DETERMINING IF THE ERROR WAS IN FACT ON THE OPTION THE DRLPA SPECIFIED. THE USER MAY "LOOP" ON THE ERROR. WITHIN LEVEL THREE, THERE ARE TWO GROUPS OF DIAGNOSTICS. THE FIRST GROUP REQUIRES NO "EXTRA" WORK BY THE USER IN ORDER TO RUN. GROUP "A" DIAGNOSTICS DO NOT CHECK ARBITRATION, AND REQUIRE EXTRA TIME FOR EXECUTION. THE SECOND GROUP (GROUP "B") REQUIRES THAT THE USER RECONFIGURE THE PDP-11 SYSTEM. THIS RECONFIGURATION INVOLVES CABLING THE UNIBUS TO THE LPA'S I/O BUS.

THE DIAGNOSTIC FOR THE M8254 FALLS INTO THE GROUP "B" CATALOG.

THE LPA11-KX DIAGNOSTIC KIT WILL INCLUDE:

SEQ 0014

<u>OPTION</u>	<u>GROUP</u>	<u>DIAG. #</u>	<u>DIAG. TITLE</u>
LPA11-KX	LEVEL 2	MD-11-DRLPA	LPA11-K SYSTEM DIAG.
M8254	"B"	MD-11-DRMBA	M8254 (JPBM) DIAG.
AA11-K	A	MD-11-DRLPB	AA11-K DIAG.
	B	MD-11-DZAAC	AA11-K DIAG.
AR11	A	MD-11-DRLPC	LPA/AR11 DIAG. #1
	A	MD-11-DRLPD	LPA/AR11 DIAG. #2
	A	MD-11-DRLPE	LPA/AR11 DIAG. #3
	B	MD-11-DZARA	AR11 DIAG. #1
	B	MD-11-DZARB	AR11 DIAG. #2
	B	MD-11-DZARC	AR11 DIAG. #3
DR11-K	A	MD-11-DRLPF	LPA/DR11-K DIAG.
	B	MD-11-DZDRG	DR11-K DIAG.
KW11-K	A	MD-11-DRLPG	LPA/KW11-K DIAG.
	B	MD-11-DZKWK	KW11-K DIAG.
LPS11	A	MD-11-DRLPH	LPA/LPS11 DIAG. #1
	A	MD-11-DRLPI	LPA/LPS11 DIAG. #2
	A	MD-11-DRLPJ	LPA/LPS11 DIAG. #3
	B	MD-11-DZLPC	LPS11 DIAG. #1
	B	MD-11-DZLPD	LPS11 DIAG. #2
	B	MD-11-DZLPI	LPS11 DIAG. #3
AD11-K	A	MD-11-DRLPK	LPA/AD11-K DIAG.
	B	MD-11-DZADL	AD11-K DIAG.
M8200-YC	B	MD-11-DZLPL	LPA/M8200-YC BASIC MICRO-CPU R/W TEST
	B	MD-11-DZLPM	LPA/M8200 YC JMP+ROM READ TEST

81 OPERATIONAL SWITCH SETTINGS
92 TRAP CATCHER
111 BASIC DEFINITIONS
234 ACT11 HOOKS
245 APT PARAMETER BLOCK
268 COMMON TAGS
316 APT MAILBOX-FTABLE
404 ERROR POINTER TABLE
630 PROGRAM START
633 INITIALIZE THE COMMON TAGS
735 *
736 * PHASE 1 CLOCKS A+B BASIC LOGIC TESTS.
737 *
740 T1 *TEST THE ADDRESSABILITY OF CLOCK ADDRESS
774 T2 *TEST THAT CLOCK A BUFFER CAN BE WRITTEN INTO
827 T3 *TEST THAT CLOCK A BUFFER CAN BE WRITTEN TO A ZERO
867 T4 *TEST THAT CLOCK A'S STATUS CAN BE WRITTEN AND READ
916 T5 *TEST THAT CLOCK B'S STATUS REGISTER CAN BE WROTE/READ
955 T6 *TEST THAT CLOCK B'S BUFFER REGISTER CAN BE WROTE/READ
993 T7 *TEST THAT CLOCK A STATUS REGISTER BIT 15 CAN BE SET AND CLEARED
1049 T10 *TEST THAT CLOCK A STATUS REGISTER BIT 14 CAN BE SET AND CLEARED
1105 T11 *TEST THAT CLOCK A STATUS REGISTER BIT 13 CAN BE SET AND CLEARED
1161 T12 *TEST THAT CLOCK A STATUS REGISTER BIT 9 CAN BE SET AND CLEARED
1217 T13 *TEST THAT CLOCK A STATUS REGISTER BIT 8 CAN BE SET AND CLEARED
1273 T14 *TEST THAT CLOCK A STATUS REGISTER BIT 7 CAN BE SET AND CLEARED
1329 T15 *TEST THAT CLOCK A STATUS REGISTER BIT 6 CAN BE SET AND CLEARED
1385 T16 *TEST THAT CLOCK A STATUS REGISTER BIT 5 CAN BE SET AND CLEARED
1441 T17 *TEST THAT CLOCK A STATUS REGISTER BIT 4 CAN BE SET AND CLEARED
1497 T20 *TEST THAT CLOCK A STATUS REGISTER BIT 3 CAN BE SET AND CLEARED
1553 T21 *TEST THAT CLOCK A STATUS REGISTER BIT 2 CAN BE SET AND CLEARED
1609 T22 *TEST THAT CLOCK A STATUS REGISTER BIT 1 CAN BE SET AND CLEARED
1665 T23 *TEST THAT CLOCK A BUFFER REGISTER BIT 0 CAN BE SET AND CLEARED
1721 T24 *TEST THAT CLOCK A BUFFER REGISTER BIT 1 CAN BE SET AND CLEARED
1777 T25 *TEST THAT CLOCK A BUFFER REGISTER BIT 2 CAN BE SET AND CLEARED
1833 T26 *TEST THAT CLOCK A BUFFER REGISTER BIT 3 CAN BE SET AND CLEARED
1889 T27 *TEST THAT CLOCK A BUFFER REGISTER BIT 4 CAN BE SET AND CLEARED
1945 T30 *TEST THAT CLOCK A BUFFER REGISTER BIT 5 CAN BE SET AND CLEARED
2001 T31 *TEST THAT CLOCK A BUFFER REGISTER BIT 6 CAN BE SET AND CLEARED
2057 T32 *TEST THAT CLOCK A BUFFER REGISTER BIT 7 CAN BE SET AND CLEARED
2213 T33 *TEST THAT CLOCK A BUFFER REGISTER BIT 8 CAN BE SET AND CLEARED
2269 T34 *TEST THAT CLOCK A BUFFER REGISTER BIT 9 CAN BE SET AND CLEARED
2225 T35 *TEST THAT CLOCK A BUFFER REGISTER BIT 10 CAN BE SET AND CLEARED
2281 T36 *TEST THAT CLOCK A BUFFER REGISTER BIT 11 CAN BE SET AND CLEARED
2337 T37 *TEST THAT CLOCK A BUFFER REGISTER BIT 12 CAN BE SET AND CLEARED
2393 T40 *TEST THAT CLOCK A BUFFER REGISTER BIT 13 CAN BE SET AND CLEARED
2449 T41 *TEST THAT CLOCK A BUFFER REGISTER BIT 14 CAN BE SET AND CLEARED
2505 T42 *TEST THAT CLOCK A BUFFER REGISTER BIT 15 CAN BE SET AND CLEARED
2563 T43 *TEST THAT CLOCK B STATUS REGISTER BIT 11 CAN BE SET AND CLEARED
2620 T44 *TEST THAT CLOCK B STATUS REGISTER BIT 7 CAN BE SET AND CLEARED
2677 T45 *TEST THAT CLOCK B STATUS REGISTER BIT 6 CAN BE SET AND CLEARED
2734 T46 *TEST THAT CLOCK B STATUS REGISTER BIT 5 CAN BE SET AND CLEARED
2791 T47 *TEST THAT CLOCK B STATUS REGISTER BIT 4 CAN BE SET AND CLEARED
2848 T50 *TEST THAT CLOCK B STATUS REGISTER BIT 3 CAN BE SET AND CLEARED
2905 T51 *TEST THAT CLOCK B STATUS REGISTER BIT 2 CAN BE SET AND CLEARED

2962 T52 *TEST THAT CLOCK B STATUS REGISTER BIT 1 CAN BE SET AND CLEARED
 3019 T53 *TEST THAT CLOCK B STATUS REGISTER BIT 0 CAN BE SET AND CLEARED
 3075 T54 *TEST THAT CLOCK B BUFFER REGISTER BIT 0 CAN BE SET AND CLEARED
 3131 T55 *TEST THAT CLOCK B BUFFER REGISTER BIT 1 CAN BE SET AND CLEARED
 3187 T56 *TEST THAT CLOCK B BUFFER REGISTER BIT 2 CAN BE SET AND CLEARED
 3243 T57 *TEST THAT CLOCK B BUFFER REGISTER BIT 3 CAN BE SET AND CLEARED
 3299 T60 *TEST THAT CLOCK B BUFFER REGISTER BIT 4 CAN BE SET AND CLEARED
 3355 T61 *TEST THAT CLOCK B BUFFER REGISTER BIT 5 CAN BE SET AND CLEARED
 3411 T62 *TEST THAT CLOCK B BUFFER REGISTER BIT 6 CAN BE SET AND CLEARED
 3467 T63 *TEST THAT CLOCK B BUFFER REGISTER BIT 7 CAN BE SET AND CLEARED
 3522 *
 3523 * PHASE 2 ADVANCED BASIC LOGIC TESTS
 3524 *
 3527 T64 *TEST THAT CLOCK A'S COUNT REGISTER IS CLEAR
 3573 T65 *TEST CLOCK A'S COUNT REGISTER WITH 125252 PATTERN
 3624 T66 *TEST CLOCK A'S COUNT REGISTER WITH 052525 PATTERN
 3676 T67 *TEST THAT CLOCK B'S COUNT REGISTER IS CLEAR
 3723 T70 *TEST CLOCK B'S COUNT REGISTER WITH 125 PATTERN
 3774 T71 *TEST CLOCK B'S COUNT REGISTER WITH 252 PATTERN
 3826 T72 *TEST THE SETTING OF MAINTENANCE STP1 IN CLOCK A BIT 15 TO SET
 3869 T73 *TEST THAT BIT00 IN CLOCK A STATUS REG. WILL SET WHEN BIT13 AND MAIN. STP1
 3916 T74 *TEST THAT CLOCK A WILL INCREMENT - MODE 0 - RATE STP1 FIRST COUNT TEST
 3976 T75 *TEST THE ABILITY OF CLOCK A TO COUNT FROM ZERO TO OVERFLOW USING M STP1'S
 4057 *
 4058 * PHASE 3 CLOCK A COUNT FUNCTION TESTS
 4059 *
 4062 T76 *TEST THAT CLOCK A OVERFLOW WILL OCCUR
 4131 T77 *TEST IN CLOCK A THAT OVERFLOW IN MODE 0 CAUSE CLEARING OF "ENB CNTR" F/F
 4210 T100 *TEST THE ABILITY OF CLOCK A TO COUNT AT 1MHZ RATE PART 1
 4264 T101 *TEST THE ABILITY OF CLOCK A TO COUNT AT 100KHZ RATE PART 1
 4318 T102 *TEST THE ABILITY OF CLOCK A TO COUNT AT 10KHZ RATE PART 1
 4372 T103 *TEST THE ABILITY OF CLOCK A TO COUNT AT 1KHZ RATE PART 1
 4426 T104 *TEST THE ABILITY OF CLOCK A TO COUNT AT 100HZ RATE PART 1
 4480 T105 *TEST THE ABILITY OF CLOCK A TO COUNT AT LINE-FREQ RATE PART 1
 4534 T106 *TEST THAT CLOCK A DOESN'T COUNT WHEN NO RATE IS SELECTED
 4591 T107 *TEST THAT CLOCK A'S COUNT REG ISN'T LOADED WHEN CLOCK A IS ENABLED
 4648 T110 *TEST THAT CLOCK A IN MODE 1 DOES NOT CLEAR ENABLE ON OVERFLOW
 4700 T111 *TEST THAT A CLOCK A "BUFFER TO COUNT REG" DOESN'T TAKE PLACE ON A MODE 2 OVERFLOW
 4765 T112 *TEST THAT CLOCK A MODE 2 + MAINTENANCE ST2 SET MODE FLG
 4820 T113 *TEST THAT PATTERN 052525 CAN BE XFERRED BETWEEN A'S COUNT-BUFFER REGS
 4890 T114 *TEST THAT PATTERN 125252 CAN BE XFERRED BETWEEN A'S COUNT-BUFFER REGS
 4962 T115 *TEST THAT A'S COUNT REGISTER ISN'T CLEARED IN MODE 1 WHEN STP2 IS GENERATED
 5011 T116 *TEST THAT A'S COUNT REGISTER ISN'T CLEARED IN MODE 2 WHEN STP2 IS GENERATED
 5061 T117 *TEST THAT MODE 3 + "STP2" CLEARS A'S COUNT REGISTER.
 5111 T120 *TEST THE AUTODECREMENT FEATURE OF CLOCK A'S BUFFER
 5220 T121 *TEST THAT CLOCK A'S 1 MHZ CLK CAN BE DISABLED
 5278 *
 5279 * PHASE 4 CLOCK B COUNT FUNCTION TESTS
 5280 *
 5283 T122 *TEST THAT CLOCK B WILL COUNT ONCE FIRST CLOCK B COUNT
 5353 T123 *TEST THE ABILITY IF CLOCK B TO COUNT FROM ZERO TO OVERFLOW
 5441 T124 *TEST THAT CLOCK B CAN GENERATE AN OVERFLOW
 5519 T125 *TEST THE INIT. ABILITY OF CLOCK B'S COUNT REG.
 5565 T126 *TEST THAT CLOCK B DOESN'T COUNT WHEN NO RATE IS SELECTED

5613 T127 *TEST THE ABILITY OF CLOCK B TO COUNT AT 1MHZ PART 1
5671 T130 *TEST THE ABILITY OF CLOCK E TO COUNT AT 100KHZ PART 1
5729 T131 *TEST THE ABILITY OF CLOCK E TO COUNT AT 10KHZ PART 1
5787 T132 *TEST THE ABILITY OF CLOCK B TO COUNT AT 1KHZ PART 1
5845 T133 *TEST THE ABILITY OF CLOCK B TO COUNT AT 100HZ PART 1
5903 T134 *TEST THE ABILITY OF CLOCK B TO COUNT AT LINE-FREQ PART 1
5961 T135 *TEST THE "FEED B TO A" 24 BIT COUNTER FEATURE OF CLOCKS A + B
6038 *
6039 * PHASE 6 CLOCK A+B ADVANCE TESTING
6040 *
6044 T136 *TEST THAT THE TRAILING EDGE OF STP1 WILL INCR. COUNTER
6111 T137 *TEST CLOCK A'S 100KHZ DIVIDER
6223 T140 *TEST CLOCK A'S 10KHZ DIVIDER
6335 T141 *TEST CLOCK A'S 1KHZ DIVIDER
6447 T142 *TEST CLOCK A'S 100HZ DIVIDER
6560 T143 *TEST CLOCK B'S 100KHZ DIVIDER
6675 T144 *TEST CLOCK B'S 10KHZ DIVIDER
6790 T145 *TEST CLOCK B'S 1KHZ DIVIDER
6905 T146 *TEST CLOCK B'S 100HZ DIVIDER
7021
7023 END OF PASS ROUTINE
7059 *
7060 * SPECIAL I/O SIGNAL TESTS
7061 *
7065 * "STP2 OUT" TO "SCHMITT TRIG 1 IN" TESTS
7161 :* "STP1 OUT" TO "SCHMITT TRIG 2" H TESTS
7263 * "SCHMITT TRIG 3" IN, "ST3 OUT" TESTS
7360 * "A EVENT OUT" TEST
7462 * "B EVENT OUT" TEST
7615
7616 *SYSMAC ROUTINES
7617
7619 BINARY TO OCTAL (ASCII) AND TYPE
7696 ERROR HANDLER ROUTINE
7746 ERROR MESSAGE TIMEOUT ROUTINE
7793 CONVERT BINARY TO DECIMAL AND TYPE ROUTINE
7860 SCOPE HANDLER ROUTINE
7925 READ AN OCTAL NUMBER FROM THE TTY
7963 TTY INPUT ROUTINE
8102 TYPE ROUTINE
8181 APT COMMUNICATIONS ROUTINE
8238 POWER DOWN AND UP ROUTINES
8281 TRAP DECODER
8304 TRAP TABLE

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29

.REM [

LPA.MAC

WELCOME, THIS DIAGNOSTIC IS ONE IN A SERIES OF DIAGNOSTIC
DESIGNED IN ORDER TO AID YOU IN TESTING THE LPA-11XX OPTION.
I HOPE THAT YOU HAVE READ THE DOCUMENTATION SECTION OF THIS
DIAGNOSTIC. IF YOU HAVE YOU KNOW ABOUT ALL OF THE DIAGNOSTICS
THAT ARE AVAILABLE FOR TESTING THE LPA SYSTEM.

GOOD LUCK !

[.GLOBL DRLPX2

30 .REM !

31
32 THIS IS A LIST OF TESTS DELETED FROM THIS DIAGNOSTIC.
33 THESE TEST COULD NOT BE DONE THROUGH THE LPA-11.34
35 TEST THE LOW BYTE OPERATION OF CLOCK A'S STATUS REGISTER
36 TEST THE HIGH BYTE OPERATION OF A'S STATUS REGISTER
37 TEST THE LOW BYTE OPERATION OF B'S STATUS REGISTER
38 TEST THE HIGH BYTE OPERATION OF B'S STATUS REGISTER
39 TEST THAT INIT CLEARS STATUS REGISTER A
40 TEST THAT INIT CLEARS BUFFER REGISTER A
41 TEST THAT INIT CLEARS STATUS REGISTER B
42 TEST THAT INIT CLEARS BUFFER REGISTER B
43 TEST THAT A'S COUNT REGISTER IS CLEARED BY INIT
44 TEST THAT CLOCK A WILL INTR. AND TO THE RIGHT VECTOR
45 TEST THAT CLOCK A WILL INTR. WHEN CPU PSW = CLK INTR LEV -1
46 TEST THAT CLOCK A WILL NOT INTR. WHEN CPU PSW = CLK INTR LEVEL
47 TEST THAT ST1 WILL CAUSE CLOCK A TO INTER.
48 TEST THAT CLOCK A OVERFLOW WILL CAUSE AN INTR.
49 TEST THAT A CLOCK A COUNTER BUFFER WILL CAUSES AN INTR.
50 TEST THAT CLOCK B WILL INTR. AND TO THE RIGHT VECTOR
51 TEST THAT CLOCK B WILL INTR. WHEN CPU PSW=CLK INTR LEV -1
52 TEST THAT CLOCK B WILL NOT INTR. WHEN CPU PSW=CLK INTR LEVEL
53 TEST THAT A CLOCK9 OVERFLOW WILL CAUSE AN INTR.
54 TEST CLOCK A'S REPEATABILITY AT 1MHZ RATE
55 TEST CLOCK A'S REPEATABILITY AT 100KHZ RATE
56 TEST CLOCK A'S REPEATABILITY AT 10KHZ RATE
57 TEST CLOCK A'S REPEATABILITY AT 1KHZ RATE
58 TEST CLOCK A'S REPEATABILITY AT 100HZ RATE
59 TEST CLOCK B'S REPEATABILITY AT 1MHZ RATE
60 TEST CLOCK B'S REPEATABILITY AT 100KHZ RATE
61 TEST CLOCK B'S REPEATABILITY AT 10KHZ RATE
62 TEST CLOCK B'S REPEATABILITY AT 1KHZ RATE
63 TEST CLOCK B'S REPEATABILITY AT 100HZ RATE
64 TEST THAT "INIT" CLEARS B'S 100KHZ DIVIDE BY 10 CHIPS
65 !66
67
68 .TITLE MAINDEC-11-DRLPG-A
69 *COPYRIGHT (C) 1978
70 *DIGITAL EQUIPMENT CORP.
71 *MAYNARD, MASS. 01754
72 *
73 *PROGRAM BY EDWARD C. BADGER
74 *
75 *THIS PROGRAM WAS ASSEMBLED USING THE FDP-11 MAINDEC SYSMAC
76 *PACKAGE (MAINDEC-11-DZQAC-C2), SEPT 14, 1976.
77 *

78 000001

79 \$TN=1
80 SBTTL OPERATIONAL SWITCH SETTINGS
81 *
82 * SWITC----- USE
83 * -----
* 15 HALT ON ERROR

```

84          :*      14      LOOP ON TEST
85          :*      13      INHIBIT ERROR TYPEOUTS
86          :*      11      INHIBIT ITERATIONS
87          :*      10      BELL ON ERROR
88          :*      9       LOOP ON ERROR
89          :*      8       LOOP ON TEST IN SWR<7:0>
90          .SBTTL TRAP CATCHER
91
92          000000      =0
93          ;*ALL UNUSED LOCATIONS FROM 4 - 776 CONTAIN A ".+2,HALT"
94          ;*SEQUENCE TO CATCH ILLEGAL TRAPS AND INTERRUPTS
95          ;*LOCATION 0 CONTAINS 0 TO CATCH IMPROPERLY LOADED VECTORS
96          .=174
97 000174 000000  DISPREG: .WORD 0      ;; SOFTWARE DISPLAY REGISTER
98 000176 000000  SWREG:  .WORD 0      ;; SOFTWARE SWITCH REGISTER
99 000200      .=200
100 000200 000137 001730    JMP  0*START      ;GO TO STARTING ADDRESS OF PROGRAM
101
102 000204 000137 002434    JMP  0*RSTART      ;GO TO RESTART ADDRESS.
103 000210 000137 023376    JMP  0*LS210      ;GO TO SPECIAL TEST #1.
104 000214 000137 023564    JMP  0*LS214      ;GO TO SPECIAL TEST #2.
105 000220 000137 024000    JMP  0*LS220      ;GO TO SPECIAL TEST #3.
106 000224 000137 024160    JMP  0*LS224      ;GO TO SPECIAL TEST #4.
107 000230 000137 024372    JMP  0*LS230      ;GO TO SPECIAL TEST #5.
108
109          .SBTTL BASIC DEFINITIONS
110
111          ;*INITIAL ADDRESS OF THE STACK POINTER *** 1100 ***
112 001100      STACK= 1100
113          :EQUIV EMT,ERROR      ;; BASIC DEFINITION OF ERROR CALL
114          :EQUIV IOT,SCOPE      ;; BASIC DEFINITION OF SCOPE CALL
115
116          ;*MISCELLANEOUS DEFINITIONS
117 000011      HT= 11      ;CODE FOR HORIZONTAL TAB
118 000012      LF= 12      ;CODE FOR LINE FEED
119 000015      CR= 15      ;CODE FOR CARRIAGE RETURN
120 000200      CRLF= 200     ;CODE FOR CARRIAGE RETURN-LINE FEED
121 177776      PS= 177776   ;PROCESSOR STATUS WORD
122
123 177774      STKLMT= 177774  ;STACK LIMIT REGISTER
124 177772      PIRQ= 177772   ;PROGRAM INTERRUPT REQUEST REGISTER
125 177570      DSWR= 177570   ;HARDWARE SWITCH REGISTER
126 177570      DDISP= 177570   ;HARDWARE DISPLAY REGISTER
127
128          ;*GENERAL PURPOSE REGISTER DEFINITIONS
129 000000      R0= %0      ;GENERAL REGISTER
130 000001      R1= %1      ;GENERAL REGISTER
131 000002      R2= %2      ;GENERAL REGISTER
132 000003      R3= %3      ;GENERAL REGISTER
133 000004      R4= %4      ;GENERAL REGISTER
134 000005      R5= %5      ;GENERAL REGISTER
135 000006      R6= %6      ;GENERAL REGISTER
136 000007      R7= %7      ;GENERAL REGISTER
137 000006      SP= %6      ;STACK POINTER

```

```

138      000007          PC=    %7           ;;PROGRAM COUNTER
139
140
141      000000          :*PRIORITY LEVEL DEFINITIONS
142      000040          PR0=    0             ;;PRIORITY LEVEL 0
143      000100          PR1=    40            ;;PRIORITY LEVEL 1
144      000140          PR2=    100            ;;PRIORITY LEVEL 2
145      000200          PR3=    140            ;;PRIORITY LEVEL 3
146      000240          PR4=    200            ;;PRIORITY LEVEL 4
147      000300          PR5=    240            ;;PRIORITY LEVEL 5
148      000340          PR6=    300            ;;PRIORITY LEVEL 6
149
150
151      100000          :*'"SWITCH REGISTER" SWITCH DEFINITIONS
152      040000          SW15=   100000
153      020000          SW14=   40000
154      010000          SW13=   20000
155      004000          SW12=   10000
156      002000          SW11=   4000
157      001000          SW10=   2000
158      000400          SW09=   1000
159      000200          SW08=   400
160      000100          SW07=   200
161      000040          SW06=   100
162      000020          SW05=   40
163      000010          SW04=   20
164      000004          SW03=   10
165      000002          SW02=   4
166      000001          SW01=   2
167
168      .EQUIV SW09,SW9
169      .EQUIV SW08,SW8
170      .EQUIV SW07,SW7
171      .EQUIV SW06,SW6
172      .EQUIV SW05,SW5
173      .EQUIV SW04,SW4
174      .EQUIV SW03,SW3
175      .EQUIV SW02,SW2
176      .EQUIV SW01,SW1
177
178      .*DATA BIT DEFINITIONS (BIT00 TO BIT15)
179      1C0000          BIT15=  100000
180      040000          BIT14=  40000
181      020000          BIT13=  20000
182      010000          BIT12=  10000
183      004000          BIT11=  4000
184      002000          BIT10=  2000
185      001000          BIT09=  1000
186      000400          BIT08=  400
187      000200          BIT07=  200
188      000100          BIT06=  100
189      000040          BIT05=  40
190      000020          BIT04=  20
191      000010          BIT03=  10

```

```

192      000004      BIT02= 4
193      000002      BIT01= 2
194      000001      BIT00= 1
195      .EQUIV     BIT09,BIT9
196      .EQUIV     BIT08,BIT8
197      .EQUIV     BIT07,BIT7
198      .EQUIV     BIT06,BIT6
199      .EQUIV     BIT05,BIT5
200      .EQUIV     BIT04,BIT4
201      .EQUIV     BIT03,BIT3
202      .EQUIV     BIT02,BIT2
203      .EQUIV     BIT01,BIT1
204      .EQUIV     BIT00,BIT0
205
206      ./*BASIC "CPU" TRAP VECTOR ADDRESSES
207      000004      ERRVEC= 4      ;TIME OUT AND OTHER ERRORS
208      000010      RESVEC= 10     ;RESERVED AND ILLEGAL INSTRUCTIONS
209      000014      TBITVEC=14    ;"T" BIT
210      000014      TRTVEC= 14     ;TRACE TRAP
211      000014      BPTVEC= 14     ;BREAKPOINT TRAP (BPT)
212      000020      IOTVEC= 20     ;INPUT/OUTPUT TRAP (IOT) **SCOPE**
213      000024      PWRVEC= 24     ;POWER FAIL
214      000030      EMTVEC= 30     ;EMULATOR TRAP (EMT) **ERROR**
215      000034      TRAPVEC=34    ;"TRAP" TRAP
216      000060      TKVEC= 60      ;TTY KEYBOARD VECTOR
217      000064      TPVEC= 64      ;TTY PRINTER VECTOR
218      000240      PIRQVEC=240   ;PROGRAM INTERRUPT REQUEST VECTOR
219
220      170404      ABASE= 170404
221      000344      AVECT1= 344
222      000006      APRIOR= 6
223
224
225
226
227
228
229
230
231
232      .SBTTL ACT11 HOOKS
233
234      ;*****
235      ;HOOKS REQUIRED BY ACT11
236      000234      $SVPC=.          ;SAVE PC
237      000046      .=46
238      000046      $ENODAD        ;;1)SET LOC.46 TO ADDRESS OF SENDAD IN .SEOP
239      000052      .=52
240      000052      :WORD 0          ;;2)SET LOC.52 TO ZERO
241      000234      .=SSVPC
242      001000      .=1000          ;; RESTORE PC
243
244      .SBTTL APT PARAMETER BLOCK
245      ;*****

```

MAINDEC-11-DRLPG-A MACY11 27(654) 15-DEC-77 08:29 PAGE 6
DRLPG.P11 APT PARAMETER BLOCK

K02

SEQ 0023

266
 267
 268 ;*****
 269 ;*THIS TABLE CONTAINS VARIOUS COMMON STORAGE LOCATIONS
 270 ;*USED IN THE PROGRAM.
 271
 272 001100 001100 .=1100
 273 001100 000000 SCMTAG: ;START OF 'COMMON TAGS
 274 001100 000 SCMTAG: .WORD 0 ;CONTAINS THE TEST NUMBER
 275 001102 000 STSTNM: .BYTE 0 ;CONTAINS ERROR FLAG
 276 001103 000 SERFLG: .BYTE 0 ;CONTAINS SUBTEST ITERATION COUNT
 277 001104 000000 SICNT: .WORD 0 ;CONTAINS SCOPE LOOP ADDRESS
 278 001106 000000 SLPADR: .WORD 0 ;CONTAINS SCOPE RETURN FOR ERRORS
 279 001110 000000 SLPERR: .WORD 0 ;CONTAINS TOTAL ERRORS DETECTED
 280 001112 000000 SERTTL: .WORD 0 ;CONTAINS ITEM CONTROL BYTE
 281 001114 000 SITEMB: .BYTE 0 ;CONTAINS MAX. ERRORS PER TEST
 282 001115 001 SERMAX: .BYTE 1 ;CONTAINS PC OF LAST ERROR INSTRUCTION
 283 001116 000000 SERRPC: .WORD 0 ;CONTAINS ADDRESS OF 'GOOD' DATA
 284 001120 000000 SGDADR: .WORD 0 ;CONTAINS ADDRESS OF 'BAD' DATA
 285 001122 000000 SBDADR: .WORD 0 ;CONTAINS 'GOOD' DATA
 286 001124 000000 SGDDAT: .WORD 0 ;CONTAINS 'BAD' DATA
 287 001126 000000 SBDDAT: .WORD 0 ;RESERVED--NOT TO BE USED
 288 001130 000000 .WORD 0
 289 001132 000000 .WORD 0 ;AUTOMATIC MODE INDICATOR
 290 001134 000 SAUTOB: .BYTE 0 ;INTERRUPT MODE INDICATOR
 291 001135 000 SINTAG: .BYTE 0 ;
 292 001136 000000 .WORD 0
 293 001140 177570 SWR: .WORD 0 DSWR ;ADDRESS OF SWITCH REGISTER
 294 001142 177570 DISPLAY: .WORD 0 DDISP ;ADDRESS OF DISPLAY REGISTER
 295 001144 177560 STKS: 177560 ;TTY KBD STATUS
 296 001146 177562 STKB: 177562 ;TTY KBD BUFFER
 297 001150 177564 STPS: 177564 ;TTY PRINTER STATUS REG. ADDRESS
 298 001152 177566 STPB: 177566 ;TTY PRINTER BUFFER REG. ADDRESS
 299 001154 000 SNULL: .BYTE 0 ;CONTAINS NULL CHARACTER FOR FILLS
 300 001155 002 SFILLS: .BYTE 0 ;CONTAINS # OF FILLER CHARACTERS REQUIRED
 301 001156 012 SFILLC: .BYTE 12 ;INSERT FILL CHARS. AFTER A "LINE FEED"
 302 001157 000 STPFLG: .BYTE 0 ;"TERMINAL AVAILABLE" FLAG (BIT<07>=0=YES)
 303 001160 000000 SREGAD: .WORD 0 ;CONTAINS THE ADDRESS FROM
 WHICH (\$REGO) WAS OBTAINED
 304
 305 001162 000000 SREGO: .WORD 0 ;CONTAINS ((SREGAD)+0)
 306 001164 000000 STMPO: .WORD 0 ;USER DEFINED
 307 001166 000000 STIMES: 0 ;MAX. NUMBER OF ITERATIONS
 308 001170 000000 SESCAPE: 0 ;ESCAPE ON ERROR ADDRESS
 309 001172 177607 000377 SBELL: .ASCIZ <207><377><377> ;CODE FOR BELL
 310 001176 077 SQUES: .ASCII '/' ;QUESTION MARK
 311 001177 015 SCRLF: .ASCII <15> ;CARRIAGE RETURN
 312 001200 000012 SLF: .ASCIZ <12> ;LINE FEED
 313 ;*****
 314 ;SBTTL APT MAILBOX-ETABLE
 315
 316 ;*****
 317 ;EVEN
 318 001202 000000 SMAIL: ;APT MAILBOX
 319 001202 000000 SMSGTY: .WORD AMSGTY ;MESSAGE TYPE CODE

320	001204	000000	\$FATAL: .WORD	AFATAL	; FATAL ERROR NUMBER
321	001206	000000	\$TESTN: .WORD	ATESTN	; TEST NUMBER
322	001210	000000	\$PASS: .WORD	APASS	; PASS COUNT
323	001212	000000	\$DEVCT: .WORD	ADEVCT	; DEVICE COUNT
324	001214	000000	\$UNIT: .WORD	AUNIT	I/O UNIT NUMBER
325	001216	000000	\$MSGAD: .WORD	AMSGAD	MESSAGE ADDRESS
326	001220	000000	\$MSGLG: .WORD	AMSGLG	MESSAGE LENGTH
327	001222	000	\$ETABLE: .WORD		APT ENVIRONMENT TABLE
328	001223	000	\$ENV: .BYTE	AEV	ENVIRONMENT BYTE
329	001224	000000	\$ENVM: .BYTE	AEVM	ENVIRONMENT MODE BITS
330	001226	000000	\$SWREG: .WORD	ASWREG	APT SWITCH REGISTER
331	001228	000000	\$USR: .WORD	AUSR	USER SWITCHES
332	001230	000000	\$CPUOP: .WORD	ACPUOP	CPU TYPE,OPTIONS
333			.*		BITS 15-11=CPU TYPE
334			.*		11/04=01, 11/05=02, 11/20=03, 11/40=04, 11/45=05
335			.*		11/70=06, P00=07, Q=10
336			.*		BIT 10=REAL TIME CLOCK
337			.*		BIT 9=FLOATING POINT PROCESSOR
338			.*		BIT 8=MEMORY MANAGEMENT
339	001232	000	\$MAMS1: .BYTE	AMAMS1	; HIGH ADDRESS M.S. BYTE
340	001233	000	\$MTYP1: .BYTE	AMTYP1	MEM. TYPE BLK#1
341			.*		MEM. TYPE BYTE -- (HIGH BYTE)
342			.*		900 NSEC CORE=001
343			.*		300 NSEC BIPOLAR=002
344			.*		500 NSEC MOS=003
345	001234	000000	\$MADR1: .WORD	AMADR1	; ; HIGH ADDRESS BLK#1
346			.*		MEM. LAST ADDR.=3 BYTES, THIS WORD AND LOW OF "TYPE" ABOVE
347	001236	000	\$MAMS2: .BYTE	AMAMS2	; HIGH ADDRESS M.S. BYTE
348	001237	000	\$MTYP2: .BYTE	AMTYP2	MEM. TYPE, BLK#2
349	001240	000000	\$MADR2: .WORD	AMADR2	MEM. LAST ADDRESS, BLK#2
350	001242	000	\$MAMS3: .BYTE	AMAMS3	HIGH ADDRESS, M.S. BYTE
351	001243	000	\$MTYP3: .BYTE	AMTYP3	MEM. TYPE, BLK#3
352	001244	000000	\$MADR3: .WORD	AMADR3	MEM. LAST ADDRESS, BLK#3
353	001246	000	\$MAMS4: .BYTE	AMAMS4	HIGH ADDRESS, M.S. BYTE
354	001247	000	\$MTYP4: .BYTE	AMTYP4	MEM. TYPE, BLK#4
355	001250	000000	\$MADR4: .WORD	AMADR4	MEM. LAST ADDRESS, BLK#4
356	001252	000344	\$VECT1: .WORD	AVECT1	INTERRUPT VECTOR#1,BUS PRIORITY#1
357	001254	000000	\$VECT2: .WORD	AVECT2	INTERRUPT VECTOR#2,BUS PRIORITY#2
358	001256	170404	\$BASE: .WORD	ABASE	BASE ADDRESS OF EQUIPMENT UNDER TEST
359	001260	000000	\$DEVM: .WORD	ADEVM	DEVICE MAP
360	001262	000000	\$CDW1: .WORD	ACDW1	CONTROLLER DESCRIPTION WORD#1
361	001264	000000	\$CDW2: .WORD	ACDW2	CONTROLLER DESCRIPTION WORD#2
362	001266	000000	\$DDW0: .WORD	ADDW0	DEVICE DESCRIPTOR WORD#0
363	001270	000000	\$DDW1: .WORD	ADDW1	DEVICE DESCRIPTOR WORD#1
364	001272	000000	\$DDW2: .WORD	ADDW2	DEVICE DESCRIPTOR WORD#2
365	001274	000000	\$DDW3: .WORD	ADDW3	DEVICE DESCRIPTOR WORD#3
366	001276	000000	\$DDW4: .WORD	ADDW4	DEVICE DESCRIPTOR WORD#4
367	001300	000000	\$DDW5: .WORD	ADDW5	DEVICE DESCRIPTOR WORD#5
368	001302	000000	\$DDW6: .WORD	ADDW6	DEVICE DESCRIPTOR WORD#6
369	001304	000J00	\$DDW7: .WORD	ADDW7	DEVICE DESCRIPTOR WORD#7
370	001306	000000	\$DDW8: .WORD	ADDW8	DEVICE DESCRIPTOR WORD#8
371	001310	000000	\$DDW9: .WORD	ADDW9	DEVICE DESCRIPTOR WORD#9
372	001312	000000	\$DDW10: .WORD	ADDW10	DEVICE DESCRIPTOR WORD#10
373	001314	000000	\$DDW11: .WORD	ADDW11	DEVICE DESCRIPTOR WORD#11

374 001316 000000 SDDW12: .WORD ADDW12 ;DEVICE DESCRIPTOR WORD#12
375 001320 000000 SDDW13: .WORD ADDW13 ;DEVICE DESCRIPTOR WORD#13
376 001322 000000 SDDW14: .WORD ADDW14 ;DEVICE DESCRIPTOR WORD#14
377 001324 000000 SDDW15: .WORD ADDW15 ;DEVICE DESCRIPTOR WORD#15
378
379
380 001326 SETEND:
381
382
383 001326 170404 ASR: 170404 ;/CLOCK A STATUS REGISTER.
384 001330 170406 ABR: 170406 ;/CLOCK A BUFFER REGISTER.
385 001332 170430 ACR: 170430 ;/CLOCK A COUNT REGISTER.
386
387 001334 170432 BSR: 170432 ;/CLOCK B STATUS REGISTER.
388 001336 170434 BBR: 170434 ;/CLOCK B BUFFER REGISTER.
389 001340 170436 BCR: 170436 ;/CLOCK B COUNT REGISTER.
390
391 001342 000344 AVECT: 344 ;/CLOCK A INTR. VECTOR ADDR.
392 001344 000346 AVECP2: 346 ;/CLOCK A INTR. STATUS WORD.
393
394 001346 000364 BVECT: 364 ;/CLOCK B INTR. VECTOR ADDR.
395 001350 000366 BVECT2: 366 ;/CLOCK B INTR. STATUS WORD.
396
397 001352 000006 APRITY: 6 ;/PRIORITY LEVEL OF CLOCK A
398 001354 000006 BPRITY: 6 ;/PRIORITY LEVEL OF CLOCK B.
399 001356 000000 STMIDAT: 0
400
401

402 .SBTTL ERROR POINTER TABLE
403
404 ;*THIS TABLE CONTAINS THE INFORMATION FOR EACH ERROR THAT CAN OCCUR.
405 ;*THE INFORMATION IS OBTAINED BY USING THE INDEX NUMBER FOUND IN
406 ;*LOCATION SITEMB. THIS NUMBER INDICATES WHICH ITEM IN THE TABLE IS PERTINENT.
407 ;*NOTE1: IF SITEMB IS 0 THE ONLY PERTINENT DATA IS (\$ERRPC).
408 ;*NOTE2: EACH ITEM IN THE TABLE CONTAINS 4 POINTERS EXPLAINED AS FOLLOWS:
409
410 ;* EM ;;POINTS TO THE ERROR MESSAGE
411 ;* DH ;;POINTS TO THE DATA HEADER
412 ;* DT ;;POINTS TO THE DATA
413 ;* DF ;;POINTS TO THE DATA FORMAT
414
415
416 001360 SERRTB:
417
418 ; ITEM 1
419
420 001360 030112 EM1 ;CLOCK A SR FUNCTION ERROR
421 001362 030777 DH1 ;ERRPC ASR WAS S/B
422 001364 031612 DT1 ;SERRPC,ASR,\$BDDAT,\$GDDAT
423 001366 032014 DFO ;ALL NUMBERS ARE IN OCTAL FORM
424
425
426 ; ITEM 2
427
428 001370 030145 EM2 ;CLOCKA SR DATA ERROR
429 001372 030777 DH1 ;ERRPC ASR WAS S/B
430 001374 031612 DT1 ;SERRPC,ASR,\$BDDAT,\$GDDAT
431 001376 032014 DFO ;ALL NUMBERS ARE IN OCTAL FORM
432
433
434 ; ITEM 3
435
436 001400 030174 EM3 ;CLOCKA BR DATA ERROR
437 001402 031035 DH3 ;ERRPC ABR WAS S/B
438 001404 031624 DT3 ;SERRPC,ABR,\$BDDAT,\$GDDAT
439 001406 032014 DFO ;ALL NUMBERS ARE IN OCTAL FORM
440
441
442 ; ITEM 4
443
444 001410 030223 EM4 ;CLOCKA CR DATA ERROR
445 001412 031073 DH4 ;ERRPC ACR WAS S/B
446 001414 031636 DT4 ;SERRPC,ACR,\$BDDAT,\$GDDAT
447 001416 032014 DFO ;ALL NUMBERS ARE IN OCTAL FORM
448
449
450 ; ITEM 5
451
452 001420 030252 EM5 ;CLOCK B SR DATA ERROR
453 001422 031131 DH5 ;ERRPC BSR WAS S/B
454 001424 031650 DT5 ;SERRPC,BSR,\$BDDAT,\$GDDAT
455 001426 032014 DFO ;ALL NUMBERS ARE IN OCTAL FORM

```

456
457
458 ;ITEM 6
459
460 001430 030301 EM6 ;CLOCK B BR DATA ERROR
461 001432 031167 DH6 ;ERRPC BBR WAS S/B
462 001434 031662 DT6 ;SERRPC BBR $BDDAT SGDDAT
463 001436 032014 DFO ;ALL NUMBERS ARE IN OCTAL FORM
464
465
466 ;ITEM 7
467
468 001440 030330 EM7 ;CLOCK B CR DATA ERROR
469 001442 031225 DH7 ;ERRPC BCR WAS S/B
470 001444 031674 DT7 ;SERRPC BCR $BDDAT SGDDAT
471 001446 032014 DFO ;ALL NUMBERS ARE IN OCTAL FORM
472
473
474 ;ITEM 10
475
476 001450 030357 EM10 ;DUAL ADDRESS ERROR
477 001452 031263 DH10 ;ERROR GOOD BAD GOOD DATA READ FROM
478 ;PC ADDR ADDR
479 001454 031706 DT10 ;SERRPC SGDADR SBDAADR SGDDAT SBDDAT
480 001456 032014 DFO ;ALL NUMBERS ARE IN OCTAL FORM
481
482
483 ;ITEM 11
484
485 001460 030404 EM11 ;CLOCK A COUNT ERROR
486 001462 031073 DH4 ;ERRPC ACR WAS S/B
487 001464 031636 DT4 ;SERRPC ACR, $BDDAT SGDDAT
488 001466 032014 DFO ;ALL NUMBERS ARE IN OCTAL FORM
489
490
491 ;ITEM 12
492
493 001470 030433 EM12 ;CLOCK A COUNT FUNCTION ERROR
494 001472 031422 DH12 ;ERRPC ASR
495 001474 031722 DT12 ;ERRPC ASR
496 001476 032014 DFO ;ALL NUMBERS ARE IN OCTAL FORM
497
498
499 ;ITEM 13
500
501 001500 032014 DFO ;ERROR 13 DOES NOT EXIST.
502 001502 032014 DFO ;IT WOULD BE BAD LUCK.
503 001504 032014 DFO
504 001506 032014 DFO
505
506
507 ;ITEM 14
508 001510 030473 EM14 ;CLOCK B COUNT FUNCTION ERROR
509 001512 031441 DH14 ;ERRPC BSR

```

S10	001514	031730	DT14	
S11	001516	032014	DFO	;SERRPC, BSR ;ALL NUMBERS ARE IN OCTAL FORM
S12				
S13				
S14			:ITEM 15	
S15				
S16	001520	030533	EM15	;CLOCK B COUNT ERROR
S17	001522	031225	DH7	;ERRPC CSR WAS S/B
S18	001524	031674	DT7	;SERRPC BCR, \$BDDAT, \$GDDAT
S19	001526	032014	DFO	;ALL NUMBERS ARE IN OCTAL FORM
S20				
S21				
S22			:ITEM 16	
S23				
S24	001530	030562	EM16	;CLOCK A INTERRUPT ERROR
S25	001532	031422	DH12	;ERRPC ASR
S26	001534	031722	DT12	;SERRPC ASR
S27	001536	032014	DFO	;ALL NUMBERS ARE IN OCTAL FORM
S28				
S29				
S30			:ITEM 17	
S31				
S32	001540	030615	EM17	;CLOCK B INTERRUPT ERROR
S33	001542	031441	DH14	;ERRPC BSR
S34	001544	031730	DT14	;SERRPC, BSR
S35	001546	032014	DFO	
S36				
S37			:ITEM 20	
S38				
S39	001550	030650	EM20	;CLOCK A REPEATABILITY ERROR
S40	001552	031457	DH20	;ERROR ASR 2ND CNT 1ST CNT
S41	001554	031612	DT1	;SERRPC, ASR, \$BDDAT, \$GDDAT
S42	001556	032014	DFO	;ALL NUMBERS ARE IN OCTAL FORM
S43				
S44				
S45			:ITEM 21	
S46				
S47	001560	030404	EM11	;CLOCK A COUNT ERROR
S48	001562	031073	DH4	;ERROR ASR 2ND CNT 1ST CNT
S49	001564	031736	DT21	;SERRPC, ASR, \$BDDAT, \$GDDAT
S50	001566	032014	DFO	;ALL NUMBERS ARE IN OCTAL FORM
S51				
S52				
S53			:ITEM 22	
S54				
S55	001570	030404	EM11	;CLOCK A COUNT ERROR
S56	001572	031073	DH4	;ERRPC ASR WAS S/B
S57	001574	031750	DT22	;SERRPC, ACR, \$BDDAT, \$TMPO
S58	001576	032014	DFO	;ALL NUMBERS ARE IN OCTAL FORM
S59				
S60				
S61			:ITEM 23	
S62				
S63	001600	030707	EM23	;CLOCK B REPEATABILITY ERROR

564 001602 031521 DH23 ;ERROR ASR 2NDCNT 1STCNT
 565 001604 031612 DT1 ;SERRPC, ASR, SBDDAT, SGDDAT
 566 001606 032014 DFO ;ALL NUMBERS ARE IN OCTAL FORM
 567
 568
 569 ;ITEM 24
 570 001610 030533 EM15 ;CLOCK B COUNT ERROR
 571 001612 031225 DH7 ;ERRPC BCR WAS S/B
 572 001614 031762 DT24 ;SERRPC, BCR, SGDDAT, STMPO
 573 001616 032014 DFO ;ALL NUMBERS ARE IN OCTAL FORM
 574
 575
 576 ;ITEM 25
 577 001620 030533 EM15 ;CLOCK B COUNT ERROR
 578 001622 031225 DH7 ;ERRPC BCR WAS S/B
 579 001624 031774 DT25 ;SERRPC, BCR, SBDDAT, STMPO
 580 001626 032014 DFO ;ALL NUMBERS ARE IN OCTAL FORM
 581
 582
 583
 584 ;ITEM 26
 585 001630 030746 EM26 ;CLOCK ADDRESSING ERROR
 586 001632 031563 DH26 ;ERRPC CLOCK ADDR.
 587 001634 032006 DT26 ;SERRPC, STMPO
 588 001636 032014 DFO ;ALL NUMBERS ARE IN OCTAL FORM
 589
 590
 591
 592
 593
 594
 595 ;ADDRESS OF KMC-11 OF LPA-11 THE ADDR FOR KMAD0 MAY BE
 596 ;
 597 ;CHANGED BY THE USER TO REFLECT
 598 ;A DIFFERENT KMC-11 ADDR. THE
 599 ;REST OF THE ADDRESSES WILL
 600 ;BE CHANGED BY THE PROGRAM.
 601
 602 001640 LPCI:
 603 001640 170460 KMAD0: .WORD 170460 ;BASE KMC ADDR. MAY BE PATCHED BY USER.
 604
 605 001642 LPMR:
 606 001642 170461 KMAD1: .WORD 170460+1 ;>DO NOT <;KMC-CSR ADDR
 607 001644 LPCO:
 608 001644 170462 KMAD2: .WORD 170460+2 ;>PATCH <;
 609 001646 LPSO:
 610 001646 170463 KMAD3: .WORD 170460+3 ;>THIS AREA <
 611 001650 LPADL:
 612 001650 170464 KMAD4: .WORD 170460+4 ;
 613 001652 LPADH:
 614 001652 170465 KMAD5: .WORD 170460+5 ;>DO NOT <
 615 001654 LPMS1:
 616 001654 170466 KMAD6: .WORD 170460+6 ;>PATCH <
 617 001656 LPMS2:

MAINDEC-11-DRLPG-A MACY11 27(654) 15-DEC-77 08:29 PAGE 14
DRLPG.P11 ERROR POINTER TABLE

SEQ 0031

618 001656 170467 KMAD7: .WORD 170460+7 ;>THIS AREA <
619
620 001660 000344 VECTOR: .WORD AVECT1&777 ;BASE VECTOR OF KMC
621 001662 000350 VECTPS: .WORD 4+AVECT1&777 ;VECOTR ADDR.+2
622
623 001664 000004 VERSN: .WORD 4 ;CURRENT VERSION NUMBER OF MICROCODE.
624
625 001666 000000 DVLS: .WORD 0 ;/DEVICE LIST OF I/O ADDR. DEFINED
626 001670 000020 .BLKW 16. ;/BY INIT.
627
628 .SBttl PROGRAM START

```

629
630 001730
631      START:
632      .SBTTL INITIALIZE THE COMMON TAGS
633      ;;CLEAR THE COMMON TAGS (SCMTAG) AREA
634      001730 012706 001100      MOV    #SCMTAG,R6      ;FIRST LOCATION TO BE CLEARED
635      001734 005026            CLR    (R6)+        ;CLEAR MEMORY LOCATION
636      001736 022706 001140      CMP    #SWR,R6 ;;DONE?
637      001742 001374            BNE    -6          ;LOOP BACK IF NO
638      001744 012706 001100      MOV    #STACK SP     ;SETUP THE STACK POINTER
639      001750 012737 025762 000020      ;;INITIALIZE A FEW VECTORS
640      001756 012737 000340 000022      MOV    #IOTVEC      ;IOT VECTOR FOR SCOPE ROUTINE
641      001764 012737 025214 000030      MOV    #340, #IOTVEC+2 ;LEVEL 7
642      001772 012737 000340 000032      MOV    #ERROR      ;EMT VECTOR FOR ERROR ROUTINE
643      002000 012737 030026 000034      MOV    #340, #EMTVEC+2 ;LEVEL 7
644      002006 012737 000340 000036      MOV    #STRAP      ;TRAP VECTOR FOR TRAP CALLS
645      002014 012737 027650 000024      MOV    #340, #TRAPVEC+2 ;LEVEL 7
646      002022 012737 000340 000026      MOV    #SPWRDN, #PWRVEC ;POWER FAILURE VECTOR
647      002030 005037 001166            CLR    #TIMES       ;INITIALIZE NUMBER OF ITERATIONS
648      002034 005037 001170            CLR    #ESCAPE      ;CLEAR THE ESCAPE ON ERROR ADDRESS
649      002040 112737 000001 001115            MOVB   #1, #SERMAX  ;ALLOW ONE ERROR PER TEST
650      002046 012737 002046 001106            MOV    #., #SLPADR  ;INITIALIZE THE LOOP ADDRESS FOR SCOPE
651      002054 012737 002054 001110            MOV    #., #SLPERR  ;SETUP THE ERROR LOOP ADDRESS
652      ;;SIZE FOR A HARDWARE SWITCH REGISTER. IF NOT FOUND OR IT IS
653      ;;EQUAL TO A "-1" SETUP FOR A SOFTWARE SWITCH REGISTER.
654      002062 013746 000004            MOV    #ERRVEC, -(SP) ;SAVE ERROR VECTOR
655      002066 012737 002122 000004            MOV    #64$, #ERRVEC ;SET UP ERROR VECTOR
656      002074 012737 177570 001140            MOV    #DSWR, #SWR   ;SETUP FOR A HARDWARE SWICH REGISTER
657      002102 012737 177570 001142            MOV    #DDISP, #DISPLAY ;AND A HARDWARE DISPLAY REGISTER
658      002110 022777 177777 177022            CMP    #-1, #DSWR  ;TRY TO REFERENCE HARDWARE SWR
659      002116 001012            BNE    66$           ;BRANCH IF NO TIMEOUT TRAP OCCURRED
660            ;;AND THE HARDWARE SWR IS NOT = -1
661            ;;BRANCH IF NO TIMEOUT
662      002120 000403            BR    65$           ;SET UP FOR TRAP RETURN
663      002122 012716 002130            MOV    #65$, (SP)
664      002126 000002            RTI
665      002130 012737 000176 001140            64$:  MOV    #SWREG, #SWR  ;POINT TO SOFTWARE SWR
666      002136 012737 000174 001142            65$:  MOV    #DISPRREG, #DISPLAY ;;DISPLAY
667      002144 012637 000004            66$:  MOV    (SP)+, #ERRVEC ;;RESTORE ERROR VECTOR
668      002150 005037 001210            CLR    #SPASS      ;CLEAR PASS COUNT
669      002154 132737 000200 001223            BR    #APTSIZE, #ENVVM ;TEST USER SIZE UNDER APT
670      002162 001403            BEQ    67$           ;YES, USE NON-APT SWITCH
671      002164 012737 001224 001140            MOV    #SSWREG, #SWR ;;NO, USE APT SWITCH REGISTER
672      002172            67$:  TST    #42          ;IF RUNNING UNDER ACT-
673      002172 005737 000042            BNE    10$          ;NO TYPEOUT.
674      002176 001015            10$:  TYPE   69$      ;TYPE ASCIZ STRING
675            ;;TYPE ASCIZ STRING
676      002200 104401 002206            BR    68$           ;GET OVER THE ASCIZ
677      002204 000412            68$:  .ASCIZ <15><12><12>#MD-11-DRLPG-A*<15><12>
678            ;;GET OVER THE ASCIZ
679      002232            68$:  MOV    #BASE, #ASR
680            ;;SETUP THE BASE ADDRESS
681      002232 013737 001256 001326            10$:  MOV    #1, #DEVCT
682      002240 012737 000001 001212            10$:  MOV    #1, #DEVCT

```

```

683 002246 005037 001210      CLR    $PASS
684
685
686 ;THIS SECTION OF CODE HANDLES INITIALIZING LPA-11 FUNCTIONS
687 ;
688
689 002252 010046      MOV    R0,-(SP)
690 002254 010146      MOV    R1,-(SP)
691 002256 013700 001640      MOV    KMAD0,R0
692 002262 012701 001642      MOV    #KMAD1,R1      ;GET KMC-11 ADDRESS.
693                                         ;GET ADDR. OF ADDR. LIST.
694 002266 005200      70$:   INC    R0          ;UPDATE ADDR.
695 002270 010021      MOV    R0,(1)+       ;WRITE ADDR.
696 002272 020127 001660      CMP    R1,#KMAD7+2  ;DONE ALL ADDRESSES?
697 002276 001373      BNE    70$         ;NO - DO NEXT ADDR.
698 002300 005037 001666      CLR    .DVLs        ;CLR ADDR. LIST.
699 002304 C12601      MOV    (SP)+,R1
700 002306 012600      MOV    (SP)+,R0
701
702 002310      LOOP:
703 002310 005000      1$:    CLR    R0          ;DELAY SOME TIME SO THAT FIRST RESET
704 002312 005200      INC    R0          ;INSTR. WON'T CLOBBER TYPEOUT.
705 002314 001376      BNE    1$         ;NOW WE'RE GONNA FIX
706 002316 013700 001326      MOV    ASR,R0      ;ALL CLOCK ADDRESSES BASED ON ASR.
707 002322 062700 000002      ADD    #2,R0
708 002326 010037 001330      MOV    R0,ABR
709 002332 062700 000022      ADD    #2,R0
710 002336 010037 001332      MOV    R0,ACR
711 002342 062700 000002      ADD    #2,R0
712 002346 010037 001334      MOV    R0,BSR
713 002352 062700 000002      ADD    #2,R0
714 002356 010037 001336      MOV    R0,BBR
715 002362 062700 000002      ADD    #2,R0
716 002366 010037 001340      MOV    R0,BCR
717
718 002372 013700 001342      MOV    AVECT,R0     ;NOW FIX VECTOR ADDRESSES
719 002376 062700 000002      ADD    #2,R0     ;BASED ON AVECT.
720 002402 010037 001344      MOV    R0,AVECP2
721 002406 062700 000016      ADD    #16,R0
722 002412 010037 001346      MOV    R0,BVECT
723 002416 062700 000002      ADD    #2,R0
724 002422 010037 001350      MOV    R0,BVECT2
725
726 002426 013737 001352 001354      RSTART: MOV    APRITY,BPRITY  ;FIX CLK B'S PRIORITY BASED ON A'S.
727 002434 012706 001100      MOV    #STACK SP
728 002440 012746 000340      MOV    #340,-(SP)  ;SET PROCESSOR PRIORITY TO 7.
729 002444 012746 002452      MOV    #1$,-(SP)
730 002450 000002      RTI
731 002452      1$:
732
733 .SBTTL *          ; PHASE 1CLOCKS A+B BASIC LOGIC TESTS.
734 .SBTTL *          ; PHASE 1CLOCKS A+B BASIC LOGIC TESTS.
735 .SBTTL *

```

```

736
737
738 :*****TEST 1      *TEST THE ADDRESSABILITY OF CLOCK ADDRESS
739 *
740 **"BUS A17":="A04"="DEVICE" H; "DEVICE" H + "TPO" H="DEV ENABLE" H
741 **"DEV ENABLE" H+"TF1" H="DEV ENB 2" H
742 *
743 *
744 ** PROBABLE SYNC POINT FOR THIS TEST::: "BUS A17"
745 *
746 ** CLOCK ADDRESS TEST. SCOPE FOR "DEV ENB Z" H AND WORK BACK
747 *
748 :*****ST1:    NOP
749 002452 000240      MOV    #50,$TIMES   ;;DO 50 ITERATIONS
750 002454 012737 000050 001166      MOV    #15,$LPADR   ;;SET SCOPE LOOP ADDRESS
751 002462 012737 002470 001106 1S:    MOVB   #1,$STSTNM
752 002470 112737 000001 001102      MOVB   #1,$TESTNM
753 002476 112737 000001 001206
754

755
756
757 ;*      MOV    @ASR,$BDDAT   ;/READ DEVICE REG ASR,PUT DATA IN $BDDAT.
758 ;*      MOV    @ABR,$BDDAT   ;/READ DEVICE REG ABR,PUT DATA IN $BDDAT.
759 ;*      MOV    @ACR,$BDDAT   ;/READ DEVICE REG ACR,PUT DATA IN $BDDAT.
760 ;*      MOV    @BSR,$BDDAT   ;/READ DEVICE REG BSR,PUT DATA IN $BDDAT.
761 ;*      MOV    @BBR,$BDDAT   ;/READ DEVICE REG BBR,PUT DATA IN $BDDAT.
762 ;*      MOV    @BCR,$BDDAT   ;/READ DEVICE REG BCR,PUT DATA IN $BDDAT.
763
764
765
766
767
768
769
770
771 :*****TEST 2      *TEST THAT CLOCK A BUFFER CAN BE WRITTEN INTO
772 *
773 *FOR LOADING DATA:
774 *
775 *(WE KNOW WE CAN ADDR. KW11), "BUS A01" L + "A02" H + "A03" H
776 *+"BUS C1" L="LD BUFF A" L
777 *"LD BUF A" L + BUFFERED DATA LOADS INTO MUX LATCH (NOTE WE KNOW
778 *BY NOW "TP1" L SHOULD BE GOOD).
779 *
780
781 * FOR READING DATA:
782 *
783 *BUS A01 L + (DATA IN H + EV ENABLE(1) H)=RD BUFF AL
784 *[BA01H*(DEPENDING ON WHICH DATA BITS READ) RD BUF AL]+BUFF A00:15
785 *+[DEV ENABLE*DATA IN L]=BUS DATA
786 *
787 *SINCE WE WONT LOOK FOR ANY SPECIFIC DATA BIT FAILURE,
788 *JUST THAT WE CAN WRITE INTO BUFFER + READ BACK
789 *IF FAILED, KEY ON "LD BUFF A L" AND "RD BUFF A' L"

```

J03

MAINDEC-11-DRLPG-A
DRLPG.P11 T2MACY11 27(654) 15-DEC-77 08:29 PAGE 18
*TEST THAT CLOCK A BUFFER CAN BE WRITTEN INTO

SEQ 0035

```

790
791          ;** PROBABLE SYNC POINT FOR THIS TEST:: "BUS A17" (2 OCCURANCES PER LOOP)
792          ;**
793
794
795          ;*****
796 002564 000004      TST2: SCOPE
797 002566 012737 000050 001166    MOV    #50,$TIMES   ;;DO 50 ITERATIONS
798
799
800
801
802 002574 012737 001416 001124    MOV    #1416,$GDDAT
803
804          ;*    MOV    $GDDAT,$ABR    ;/ PUT DATA FROM $GDDAT TO DEVICE REG ABR
805
806          ;*    MOV    $ABR,$BDDAT    ;/READ DEVICE REG ABR,PUT DATA IN $BDDAT.
807 002622 005737 001126    TST    $BDDAT
808 002626 001001    BNE    1$           ;IF ANY DATA WAS READ BACK, WE WILL
809
810
811          ;;;$$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$$
815 002630 104003          ERROR 3           ;UNABLE TO LOAD AND READ BACK
816
817          ;;;$$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$$
821 002632          1$:

```

MAINDEC-11-DRLPG-A
DRLPG.P11 T2MACY11 27(654) 15-DEC-77 08:29 PAGE 19
*TEST THAT CLOCK A BUFFER CAN BE WRITTEN INTO

SEQ 0036

```

822
823
824
825
826
827
828
829
830
831
832
833
834
835
836 002632 000004
837 002634 012737 000050 001166
838
839 002642 005037 001124
840
841
842
843
844
845
846 002666 005737 001126
847 002672 001401
848
849
850
851
852
853 002674 104003
854
855
856
857
858
859 002676
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
;
```

*: TEST 3 *TEST THAT CLOCK A BUFFER CAN BE WRITTEN TO A ZERO
*: THE LAST TEST WROTE 1'S INTO CLOCK A'S BUFFER. IN THIS
*: TEST WE TRY TO WRITE ALL ZEROS.
*: SIGNALS - SAME AS LAST TEST. SUSPECT F/F OR DATA GATE STUCK OPEN
*: PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF A"
*: *****

TST3: SCOPE
MOV #50, \$TIMES ;;DO 50 ITERATIONS
CLR \$GDDAT ;INDICATE WE EXPECT 0'S.
;CLEAR BUFFER REGISTER.
;READ CLOCK A'S BUFFER REGISTER
;* MOV \$GDDAT, \$ABR ;/ PUT DATA FROM \$GDDAT TO DEVICE REG ABR
;* MOV \$ABR, \$BDDAT ;/READ DEVICE REG ABR,PUT DATA IN \$BDDAT.
;* TST \$BDDAT 1S ;SHOULD BE CLEAR - IF CLEAR - NEXT TEST.

; ; ; SSSSSSSSSSSSSSSSSSSSSSSSS> ERROR << SSSSSSSSSSSSSSSSSSSSSSSSS

ERROR 3 ;CLEAR INTR. FAILED TO CLEAR CLOCK A'S
;BUFFER REGISTER.

; ; ; SSSSSSSSSSSSSSSSSSSSSSSSS> ERROR << SSSSSSSSSSSSSSSSSSSSSSSSS

1S:

*: TEST 4 *TEST THAT CLOCK A'S STATUS CAN BE WRITTEN AND READ
*: NOW THAT WE CAN WRITE INTO THE BUFFER REGISTER, WE'RE GOING TO TRY
*: WRITING INTO THE STATUS REGISTER AND READ IT BACK.
*: NEW SIGNALS: ["BA03" L + "BA02" L + "BA01" L] = "LD STAT A" L
*: "DATA OUT LO" L + "DATA OUT HI" L + "LD STATA" L = "LD STAT A HI" H
*: + "LD STATA LO H"
*: FOR READ BACK: "RD STATA" L
*: NO ATTEMPT MADE TO VERIFY THAT CORRECT DATA CAME BACK, BUT
*: JUST THAT SOME DATA CAME BACK.

```

876                                ;* PROBABLE SYNC POINT FOR THIS TEST:: "DEV ENABLE (1)" 2 OCCURANCES PER PASS
877
878
879
880
881 002676 000004
882 002700 012737 000050 001166      +ST4: SCOPE
883                                     MOV    #50,$TIMES      ;;DO 50 ITERATIONS
884 002706 012737 001416 001124      MOV    #1416,$GDDAT   ;LOAD SGDDAT WITH S/B.
885                                     ;LOAD STATUS REGISTER.
886                                     ;READ BACK STATUS REGISTER
887
888                                     ;*     MOV    $GDDAT,$ASR    ;/ PUT DATA FROM SGDDAT TO DEVICE REG ASR
889
890                                     ;*     MOV    $ASR,$BDDAT   ;/READ DEVICE REG ASR,PUT DATA IN SBDDAT.
891 002734 005737 001126      TST    $BDDAT
892 002740 001001
893                                     BNE    1$                  ;IF ANY BITS RETURNED - NO ERROR.

894 ;;;SSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSS
895
896
897 002742 104002
898                                     ERROR 2
899                                     ;ERROR-UNABLE TO LOAD AND READ BACK
900                                     ;STATUS REGISTER OF CLOCK A.

901 ;;;SSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSS
902
903
904 002744 005037 001124      1$:
905                                     CLR    $GDDAT      ;CLEAR CLOCKA'S STATUS REG.
906
907                                     ;*     MOV    $GDDAT,$ASR    ;/ PUT DATA FROM SGDDAT TO DEVICE REG ASR
908
909
910 ;*:***** *TEST 5 *TEST THAT CLOCK B'S STATUS REGISTER CAN BE WROTE/READ
911
912
913 ;*NEW SIGNALS: ("BA03" H + "BA02" L + "BA01" L)="LD STATB" L* "RD STAT B" L
914
915 ;* PROBABLE SYNC POINT FOR THIS TEST:: "DEV ENABLE (1)" 2 OCCURANCES PER PASS
916
917
918
919 ;*:***** *TEST 5 *TEST THAT CLOCK B'S STATUS REGISTER CAN BE WROTE/READ
920 002760 000004
921 002762 012737 000050 001166      +ST5: SCOPE
922                                     MOV    #50,$TIMES      ;;DO 50 ITERATIONS
923 002770 012737 001016 001124      MOV    #1016,$GDDAT   ;USE 1016 AS PATTERN, PUT IN SGDDAT.
924                                     ;LOAD B'S STAT REG.
925                                     ;READ BACK THE STATUS REG.
926
927                                     ;*     MOV    $GDDAT,$BSR    ;/ PUT DATA FROM SGDDAT TO DEVICE REG BSR
928
929                                     ;*     MOV    $BSR,$BDDAT   ;/READ DEVICE REG BSR,PUT DATA IN SBDDAT.

```

M03

MAINDEC-11-DRLPG-A MACY11 27(654) 15-DEC-77 08:29 PAGE 21
 DRLPG.P11 T5 *TEST THAT CLOCK B'S STATUS REGISTER CAN BE WROTE/READ
 930 003016 005737 001126 TST SBODAT
 931 003022 001001 BNE 1S ;IF ANY BITS CAME BACK, SUBTEST OK.
 932
 933 ;;;\$SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSS
 937 003024 104005 ERROR 5 ;ERROR-COULD NOT WRITE/READ BACK
 938 ;CLOCK B'S STATUS REGISTER.
 939
 940 ;;;\$SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSS
 944 003026 1S:
 945
 946
 947
 948 :*****
 949 *TEST 6 *TEST THAT CLOCK B'S BUFFER REGISTER CAN BE WROTE/READ
 950 *
 951 *NEW SIGNALS: ["BA03" H + "BA02" L + "BA01" H] = "LD BUFF B" L * "RD BUFF B" L
 952 *
 953 * PROBABLE SYNC POINT FOR THIS TEST::: "DEV ENABLE (1)" 2 OCCURANCES PER PASS
 954 *
 955 *
 956 :*****
 957 003026 000004 TST6: SCOPE
 958 003030 012737 000050 001166 MOV #50,\$TIMES ;;DO 50 ITERATIONS
 959
 960 003036 012737 000370 001124 MOV #370,\$GDDAT ;USE PATTERN "370" PUT IN \$GDDAT.
 961 ;WRITE INTO CLOCK B'S BUFFER REGISTER.
 962 ;READ IT BACK.
 963
 964 ;* MOV \$GDDAT,\$BBR ;/ PUT DATA FROM \$GDDAT TO DEVICE REG BBR
 965 ;* MOV \$BBR,\$BODAT ;/READ DEVICE REG BBR,PUT DATA IN \$BODAT.
 966
 967 003064 005737 001126 TST
 968 003070 001001 BNE 1S ;IF ANY BITS COME BACK-SUBTEST OK.
 969
 970 ;;;\$SSSSSSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSS
 974 003072 104006 ERROR 6 ;ERROR-FAILED TO WRITE/READ CLOCKB'S
 975 ;BUFFER REGISTER.
 976
 977 ;;;\$SSSSSSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSS
 981 003074 1S:
 982
 983

NO3

MAINDEC-11-DRLPG-A
DRLPG.P11 T6MACY11 27(654) 15-DEC-77 08:29 PAGE 22
*TEST THAT CLOCK B'S BUFFER REGISTER CAN BE WROTE/READ

SEQ 0039

```

984
985
986
987
988
989
990
991
992
993
994
995 003074 000004
996 003076 012737 000100 001166
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1012
1013
1014
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1032
1033
1034

      ****/* TEST 7 *TEST THAT CLOCK A STATUS REGISTER BIT 15 CAN BE SET AND CLEARED
      *CLOCK A STATUS REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
      /*F/FS OR GATES
      /* PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
      /*

      ****/* ST7: SCOPE
      MOV    #100,$TIMES   ;DO 100 ITERATIONS
      ;CLEAR THE STATUS REGISTER.
      ;SET BIT 15.
      ;SET FOR ERROR TYPEOUT S/B.
      ;READ THE STATUS REGISTER.

      003104 012737 100000 001124      MOV    #BIT15,$GDDAT
      ;*      MOV    $GDDAT,$ASR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
      ;*      MOV    $ASR,$BDDAT      ;/READ DEVICE REG ASR,PUT DATA IN $BDDAT.
      ;*      CMP    $GDDAT,$BDDAT
      ;*      BEQ    1S                ;/DID BIT 15 AND ONLY BIT 15 SET?
      ;*      BEQ    1S                ;/IF SO-LETS TRY CLEARING IT.

      ;;;$$$$$$$$$$$$$$$$$$$$$$$>> ERROR <<$$$$$$$$$$$$$$$$$$$$$$$

      003142 104002          ERROR  2           ;/ERROR CLOCK AS STATUS REGISTER.
      ;/BIT 15 FAILED TO BIT SET.

      ;;;$$$$$$$$$$$$$$$$$$$$$$$>> ERROR <<$$$$$$$$$$$$$$$$$$$$$$$

      003144 000416
      003146 005037 001124      1S:      BR    2S      ;/BR TO END SUBTEST
      ;TRY CLEARING BIT 15.
      003146 005037 001124      CLR    $GDDAT      ;/CLEAR S/B FOR TYPEOUT IF ANY.
      ;NOW READ IT BACK.

      ;*      MOV    $GDDAT,$ASR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
      ;*      MOV    $ASR,$BDDAT      ;/READ DEVICE REG ASR,PUT DATA IN $BDDAT.
      ;*      TST    $BDDAT
      ;*      BEQ    2S                ;/IF ZERO-NO ERROR!

      ;;;$$$$$$$$$$$$$$$$$$$$$$$>> ERROR <<$$$$$$$$$$$$$$$$$$$$$$$

      003200 104002          ERROR  2           ;/ERROR-CLOCK A STATUS REGISTER.
      ;/BIT 15 FAILED TO CLEAR.

      ;;;$$$$$$$$$$$$$$$$$$$$$$$>> ERROR <<$$$$$$$$$$$$$$$$$$$$$$$

```

804

MAINDEC-11-DRLPG-A
DRLPG.P11 T7

MACY11 27(654) 15-DEC-77 08:29 PAGE 23
*TEST THAT CLOCK A STATUS REGISTER BIT 15 CAN BE SET AND CLEARED

SEQ 0040

1038 003202

2\$:

```

1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050 003202 000004
1051 003204 012737 000100 001166
1052
1053
1054
1055
1056 003212 012737 040000 001124
1057
1058
1059
1060 003240 023737 001124 001126
1061 003246 001402
1062
1063 ;;;$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$>

1064
1065
1066
1067 003250 104002
1068
1069 ;;;$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$>

1070
1071
1072
1073 003252 000416
1074 003254
1075 003254 005037 00112
1076
1077
1078
1079
1080 003300 005737 001126
1081 003304 001401
1082
1083 ;;;$$$$$$$$$$> ERROR <<$$$$$$$$$>

1084
1085
1086
1087 003306 104002
1088
1089 ;;;$$$$$$> ERROR <<$$$$$>

```

* TEST 10 * TEST THAT CLOCK A STATUS REGISTER BIT 14 CAN BE SET AND CLEARED
* CLOCK A STATUS REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
* F/FS OR GATES
* PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS

TST10: SCOPE

MOV #100,\$TIMES ;DO 100 ITERATIONS
;CLEAR THE STATUS REGISTER.
;SET BIT 14.
;SET FOR ERROR TIMEOUT S/B.
;READ THE STATUS REGISTER.

MOV \$BIT14,\$GDDAT
;* MOV SGDDAT,\$ASR ; PUT DATA FROM SGDDAT TO DEVICE REG ASR
;* MOV \$ASR,\$BDDAT ;READ DEVICE REG ASR,PUT DATA IN \$BDDAT.
CMP SGDDAT,\$BDDAT ;DID BIT 14 AND ONLY BIT 14 SET?
BEQ 1S ;IF SO-LETS TRY CLEARING IT.

ERROR 2 ;/ERROR CLOCK AS STATUS REGISTER.
;/BIT 14 FAILED TO BIT SET.

1S: BR 2S ;/BR TO END SUBTEST.
CLR SGDDAT ;/TRY CLEARING BIT 14.
;CLEAR S/B FOR TIMEOUT IF ANY.
;NOW READ IT BACK.

;* MOV SGDDAT,\$ASR ; PUT DATA FROM SGDDAT TO DEVICE REG ASR
;* MOV \$ASR,\$BDDAT ;READ DEVICE REG ASR,PUT DATA IN \$BDDAT.
TST BEQ 2S ;/IF ZERO-NO ERROR!

ERROR 2 ;/ERROR-CLOCK A STATUS REGISTER.
;/BIT 14 FAILED TO CLEAR.

D04

MAINDEC-11-DRLPG-A
DRLPG.P11 T10
1093 003310

MACY11 27(654) 15-DEC-77 08:29 PAGE 25
*TEST THAT CLOCK A STATUS REGISTER BIT 14 CAN BE SET AND CLEARED

SEQ 0042

25:

```

1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105 003310 000004      TST11: SCOPE
1106 003312 012737 000100 001166    MOV     #100,$TIMES   ;DO 100 ITERATIONS
1107                                         ;CLEAR THE STATUS REGISTER.
1108                                         ;SET BIT 13.
1109                                         ;SET FOR ERROR TYPEOUT S/B.
1110                                         ;READ THE STATUS REGISTER.
1111 003320 012737 020000 001124    MOV     #BIT13,$GDDAT
1112                                         ;*
1113                                         ;MOV     $GDDAT,$ASR    ; PUT DATA FROM $GDDAT TO DEVICE REG ASR
1114                                         ;*
1115 003346 023737 001124 001126    ;*    MOV     $ASR,$BDDAT  ;READ DEVICE REG ASR,PUT DATA IN $BDDAT.
1116                                         ;CMP     $GDDAT,$BDDAT  ;DID BIT 13 AND ONLY BIT 13 SET?
1117 003354 001402                 BEQ     1$                  ;/IF SO-LETS TRY CLEARING IT.
1118                                         ;;;$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$>
1122 003356 104002               ERROR 2                   ;/ERROR CLOCK AS STATUS REGISTER.
1123                                         ;/BIT 13 FAILED TO BIT SET.
1124                                         ;;;$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$>
1128 003360 000416
1129 003362 005037 001124    1$:    BR     2$                  ;/BR TO END SUBTEST.
1130                                         CLR     $GDDAT
1131                                         ;/TRY CLEARING BIT 13.
1132                                         ;/CLEAR S/B FOR TYPEOUT IF ANY.
1133                                         ;/NOW READ IT BACK.
1134                                         ;*
1135                                         ;MOV     $GDDAT,$ASR    ; PUT DATA FROM $GDDAT TO DEVICE REG ASR
1136 003406 005737 001126    ;*    MOV     $ASR,$BDDAT  ;READ DEVICE REG ASR,PUT DATA IN $BDDAT.
1137 003412 001401                 BEQ     2$                  ;/IF ZERO-NO ERROR!
1138                                         ;;;$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$>
1142 003414 104002               ERROR 2                   ;/ERROR-CLOCK A STATUS REGISTER.
1143                                         ;/BIT 13 FAILED TO CLEAR.
1144                                         ;;;$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$>

```

F04

MAINDEC-11-DRLPG-A
DRLPG.P11 T11

MACY11 27(654) 15-DEC-77 08:29 PAGE 27
*TEST THAT CLOCK A STATUS REGISTER BIT 13 CAN BE SET AND CLEARED

SEQ 0044

1148 003416

25:

MAINDEC-11-DRLPG-A
DRLPG.P11 T11MACY11 27(654) 15-DEC-77 08:29 PAGE 28
*TEST THAT CLOCK A STATUS REGISTER BIT 13 CAN BE SET AND CLEARED

SEQ 0045

```

1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160 003416 000004
1161 003420 012737 000100 001166      ST12: SCOPE
1162
1163
1164
1165
1166 003426 012737 001000 001124      MOV    #100,$TIMES      ;DO 100 ITERATIONS
1167
1168
1169
1170 003454 023737 001124 001126      ;*   MOV    $GDDAT,$ASR      ;/ CLEAR THE STATUS REGISTER.
1171 003462 001402
1172
1173      ;*   MOV    $ASR,$BDDAT      ;/SET BIT 9.
1174      ;*   CMP    $GDDAT,$BDDAT      ;/SET FOR ERROR TIMEOUT S/B.
1175      ;*   BEQ    1S
1176
1177 003464 104002
1178
1179      ;:;SSSSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSS
1180
1181
1182
1183 003466 000416
1184 003470 005037 001124      1S:   BR    2S
1185      ;*   CLR    $GDDAT      ;/TRY CLEARING BIT 9.
1186      ;*   MOV    $GDDAT,$ASR      ;/CLEAR S/B FOR TIMEOUT IF ANY.
1187      ;*   TST    $ASR,$BDDAT      ;/NOW READ IT BACK.
1188
1189
1190 003514 005737 001126      ;*   MOV    $ASR,$BDDAT      ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
1191 003520 001401
1192
1193      ;*   BEQ    2S
1194
1195      ;:;SSSSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSS
1196
1197 003522 104002
1198
1199      ;:;SSSSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSS

```

MAINDEC-11-DRLPG-A
DRLPG.P11 T12

MACY11 27(654) 15-DEC-77 08:29 PAGE 29
*TEST THAT CLOCK A STATUS REGISTER BIT 9 CAN BE SET AND CLEARED

H04

1203 003524

SEQ 0046

25:

MAINDEC-11-DRLPG-A
DRLPG.P11 T12MACY11 27(654) 15-DEC-77 08:29 PAGE 30
*TEST THAT CLOCK A STATUS REGISTER BIT 9 CAN BE SET AND CLEARED

SEQ 0047

```

1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215 003524 000004      ;/*
1216 003526 012737 000100 001166    ;***** TEST 13 ***** TEST THAT CLOCK A STATUS REGISTER BIT 8 CAN BE SET AND CLEARED
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2330
2331
2332
2333
2334
2335
2
```

J04

MAINDEC-11-DRLPG-A
DRLPG.P11 T13

MACY11 27(654) 15-DEC-77 08:29 PAGE 31
*TEST THAT CLOCK A STATUS REGISTER BIT 8 CAN BE SET AND CLEARED

SEQ 0048

1258 003632

2S:

K04

MAINDEC-11-DRLPG-A
DRLPG.P11 T13

MACY11 27(654) 15-DEC-77 08:29 PAGE 32
*TEST THAT CLOCK A STATUS REGISTER BIT 8 CAN BE SET AND CLEARED

SEQ 0049

```

1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270 003632 000004      TST14: SCOPE
1271 003634 012737 000100 001166      MOV    #100,STIMES      ;DO 100 ITERATIONS
1272                                         ;CLEAR THE STATUS REGISTER.
1273                                         ;SET BIT 7.
1274                                         ;SET FOR ERROR TYPEOUT S/B.
1275                                         ;READ THE STATUS REGISTER.
1276
1277 003642 012737 000200 001124      MOV    #BIT7,SGDDAT      ; PUT DATA FROM SGDDAT TO DEVICE REG ASR
1278                                         ;*
1279                                         ;*
1280 003670 023737 001124 001126      MOV    JASR,SBDDAT      ;READ DEVICE REG ASR,PUT DATA IN SBDDAT.
1281 003676 001402                   CMP    SGDDAT,SBDDAT      ;DID BIT 7 AND ONLY BIT 7 SET?
1282                                         BEQ    1$              ;IF SO-LETS TRY CLEARING IT.
1283
1284      ;;;SSSSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSS
1285
1286 003700 104002                  ERROR  2                  ;ERROR CLOCK AS STATUS REGISTER.
1287                                         ;BIT 7 FAILED TO BIT SET.
1288
1289      ;;;SSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSS
1290
1291 003702 000416
1292 003704
1293 003704 005037 001124      1$:   BR     2$              ;BR TO END SUBTEST.
1294                                         ;TRY CLEARING BIT 7.
1295                                         ;CLEAR S/B FOR TYPEOUT IF ANY.
1296                                         ;NOW READ IT BACK.
1297
1298                                         ;*
1299                                         ;*
1300 003730 005737 001126      ;*   MOV    SGDDAT,JASR      ; PUT DATA FROM SGDDAT TO DEVICE REG ASR
1301 003734 001401                   TST    JASR,SBDDAT      ;READ DEVICE REG ASR,PUT DATA IN SBDDAT.
1302                                         BEQ    2$              ;IF ZERO-NO ERROR!
1303
1304      ;;;SSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSS
1305
1306 003736 104002                  ERROR  2                  ;ERROR-CLOCK A STATUS REGISTER.
1307                                         ;BIT 7 FAILED TO CLEAR.
1308
1309      ;;;SSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSS

```

MAINDEC-11-DRLPG-A
DRLPG.P11 T14

L04

MACY11 27(654) 15-DEC-77 08:29 PAGE 33
*TEST THAT CLOCK A STATUS REGISTER BIT 7 CAN BE SET AND CLEARED

SEQ 0050

1313 003740

2\$:

M04

1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325 003740 000004 000100 001166 ;
1326 003742 012737 TST15: SCOPE ;
1327 MOV #100, STIMES ;DO 100 ITERATIONS
1328 ;CLEAR THE STATUS REGISTER.
1329 ;SET BIT 6.
1330 ;SET FOR ERROR TYPEOUT S/B.
1331 ;READ THE STATUS REGISTER.
1332 003750 012737 000100 001124 ;
1333 MOV #BIT6, SGDDAT ;PUT DATA FROM SGDDAT TO DEVICE REG ASR
1334 ;* MOV SGDDAT, DASR ;READ DEVICE REG ASR, PUT DATA IN SBDDAT.
1335 003776 023737 001124 001126 ;
1336 004004 001402 CMP DASR, SBDDAT ;DID BIT 6 AND ONLY BIT 6 SET?
1337 BEQ 1S ;IF SO-LETS TRY CLEARING IT.
1338 ;;
1342 004006 104002 ERROR 2 ;/ERROR CLOCK AS STATUS REGISTER.
1343 ;/BIT 6 FAILED TO BIT SET.
1344 ;;
1348 004010 000416 ;
1349 004012 005037 001124 1S: BR 2S ;/BR TO END SUBTEST.
1350 CLR SGDDAT ;/TRY CLEARING BIT 6.
1351 ;/CLEAR S/B FOR TYPEOUT IF ANY.
1352 ;/NOW READ IT BACK.
1353 ;* MOV SGDDAT, DASR ;PUT DATA FROM SGDDAT TO DEVICE REG ASR
1354 ;* MOV DASR, SBDDAT ;READ DEVICE REG ASR, PUT DATA IN SBDDAT.
1356 004036 005737 001126 ;
1357 004042 001401 TST SBDDAT ;
1358 BEQ 2S ;/IF ZERO-NO ERROR!
1362 ;;
1363 004044 104002 ERROR 2 ;/ERROR-CLOCK A STATUS REGISTER.
1364 ;/BIT 6 FAILED TO CLEAR.
1365 ;;
1366 ;;

MAINDEC-11-DRLPG-A
DRLPG.P11 T15

MACY11 27(654) 15-DEC-77 08:29 PAGE 35
*TEST THAT CLOCK A STATUS REGISTER BIT 6 CAN BE SET AND CLEARED

NO4

1368 004046

SEQ 0052

2\$:

MAINDEC-11-DRLPG-A
DRLPG.P11 T15

MACY11 27(654) 15-DEC-77 08:29 PAGE 36
*TEST THAT CLOCK A STATUS REGISTER BIT 6 CAN BE SET AND CLEARED

SEQ 0053

C05

MAINDEC-11-DRLPG-A
DRLPG.P11 T16

MACY11 27(654) 15-DEC-77 08:29 PAGE 37
*TEST THAT CLOCK A STATUS REGISTER BIT 5 CAN BE SET AND CLEARED

SEQ 0054

1423 004154

2\$:

MAINDEC-11-DRLPG-A
DRLPG.P11 T16MACY11 27(654) 15-DEC-77 08:29 PAGE 38
*TEST THAT CLOCK A STATUS REGISTER BIT 5 CAN BE SET AND CLEARED

SEQ 0055

```

1424          ;/*
1425          **** TEST 17 **** TEST THAT CLOCK A STATUS REGISTER BIT 3 CAN BE SET AND CLEARED
1426          *
1427          *CLOCK A STATUS REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
1428          *F/FS OR GATES
1429          *
1430          * PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
1431          *
1432          *
1433          ****
1434          ****
1435 004154 000004 000100 001166 TST17: SCOPE
1436 004156 012737           MOV    #100,$TIMES      ;DO 100 ITERATIONS
1437          ;CLEAR THE STATUS REGISTER.
1438          ;SET BIT 3.
1439          ;SET FOR ERROR TIMEOUT S/B.
1440          ;READ THE STATUS REGISTER.
1441 004164 012737 000010 001124     MOV    $BIT3,SGDDAT
1442          ;*
1443          ;*      MOV    SGDDAT,DASR      ;PUT DATA FROM SGDDAT TO DEVICE REG ASR
1444          ;*
1445 004212 023737 001124 001126     MOV    DASR,$BDDAT      ;READ DEVICE REG ASR,PUT DATA IN $BDDAT.
1446          ;*
1447 004220 001402           CMP    SGDDAT,$BDDAT      ;DID BIT 3 AND ONLY BIT 3 SET?
1448          ;EQ    1$           ;IF SO-LETS TRY CLEARING IT.

        ;;;SSSSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSS

1452 004222 104002           ERROR  2           ;/ERROR CLOCK AS STATUS REGISTER.
1453          ;/BIT 3 FAILED TO BIT SET.

1454        ;;;SSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSS

1458 004224 000416           1$: BR    2$           ;/BR TO END SUBTEST.
1459 004226 005037 001124           CLR    SGDDAT      ;/TRY CLEARING BIT 3.
1460          ;/CLEAR S/B FOR TIMEOUT IF ANY.
1461          ;/NOW READ IT BACK.
1462          ;*
1463          ;*      MOV    SGDDAT,DASR      ;PUT DATA FROM SGDDAT TO DEVICE REG ASR
1464          ;*
1465 004252 005737 001126     MOV    DASR,$BDDAT      ;READ DEVICE REG ASR,PUT DATA IN $BDDAT.
1466          ;*
1467 004256 001401           TST    $BDDAT      ;IF ZERO-NO ERROR!
1468          ;EQ    2$           ;/IF ZERO-NO ERROR!

        ;;;SSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSS

1472 004260 104002           ERROR  2           ;/ERROR-CLOCK A STATUS REGISTER.
1473          ;/BIT 3 FAILED TO CLEAR.

1474        ;;;SSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSS

```

EO5

MAINDEC-11-DRLPG-A
DRLPG.P11 T17

MACY11 27(654) 15-DEC-77 08:29 PAGE 39
*TEST THAT CLOCK A STATUS REGISTER BIT 3 CAN BE SET AND CLEARED

SEQ 0056

1478 004262

25:

F05

MAINDEC-11-DRLPG-A
DRLPG.P11 T17MACY11 27(654) 15-DEC-77 08:29 PAGE 40
*TEST THAT CLOCK A STATUS REGISTER BIT 3 CAN BE SET AND CLEARED

SEQ 005?

```

1479
1480      ****
1481      *TEST 20      *TEST THAT CLOCK A STATUS REGISTER BIT 2 CAN BE SET AND CLEARED
1482      *
1483      *CLOCK A STATUS REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
1484      *F/FS OR GATES
1485      *
1486      ** PROBABLE SYNC POINT FOR THIS TEST::: "DEVICE OUT" 2 OCCURANCES PER PASS
1487      *
1488      *
1489      ****
1490 004262 000004      TST20: SCOPE
1491 004264 012737 000100 001166      MOV    $100,$TIMES   ;DO 100 ITERATIONS
1492                               ;CLEAR THE STATUS REGISTER.
1493                               ;SET BIT 2
1494                               ;SET FOR ERROR TIMEOUT S/B.
1495                               ;READ THE STATUS REGISTER.
1496 004272 012737 000004 001124      MOV    #BIT2,$GDDAT
1497                               ;*      MOV    $GDDAT,$ASR    ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
1498                               ;*      MOV    $ASR,$BDDAT  ;/ READ DEVICE REG ASR,PUT DATA IN $BDDAT.
1499                               ;*      CMP    $GDDAT,$BDDAT
1500 004320 023737 001124 001126      BEQ    1$                  ;/ ID BIT 2 AND ONLY BIT 2 SET?
1501 004326 001402                   1$                  ;/ IF SO-LETS TRY CLEARING IT.
1502
1503      ;;;$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$>
1504
1505 004330 104002                   ERROR  2          ;/ERROR CLOCK AS STATUS REGISTER.
1506                               ;/BIT 2 FAILED TO BIT SET.
1507
1508      ;;;$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$>
1509
1510
1511 004332 000416                   1$:
1512 004334 005037 001124           1$:      BR    2$                  ;/BR TO END SUBTEST.
1513                               CLR    $GDDAT    ;/TRY CLEARING BIT 2.
1514                               ;/CLEAR S/B FOR TYPEOUT IF ANY.
1515                               ;/NOW READ IT BACK.
1516
1517 004334 005037 001124           ;*      MOV    $GDDAT,$ASR
1518                               ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
1519                               ;*      MOV    $ASR,$BDDAT
1520                               ;/READ DEVICE REG ASR,PUT DATA IN $BDDAT.
1521 004360 05737 001126            ;*      TST    $BDDAT
1522 004364 001401                   BEQ    2$                  ;/IF ZERO-NO ERROR!
1523
1524      ;;;$$$$$$$$$$> ERROR <<$$$$$$>
1525
1526 004366 104002                   ERROR  2          ;/ERROR-CLOCK A STATUS REGISTER.
1527                               ;/BIT 2 FAILED TO CLEAR.
1528
1529      ;;;$$$$$$> ERROR <<$$$$$$>

```

G05

MAINDEC-11-DRLPG-A
DRLPG.P11 T20

MACY11 27(654) 15-DEC-77 08:29 PAGE 41
*TEST THAT CLOCK A STATUS REGISTER BIT 2 CAN BE SET AND CLEARED

SEQ 0058

1533 004370

2\$:

```

1534
1535      ;/*
1536      ;***** TEST 21 ***** TEST THAT CLOCK A STATUS REGISTER BIT 1 CAN BE SET AND CLEARED
1537
1538      ;CLOCK A STATUS REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
1539      ;F/FS OR GATES
1540
1541      ; PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
1542
1543
1544      ;*****
1545 004370 000004      ST21: SCOPE
1546 004372 012737 000100 001166    MOV    #100,$TIMES   ; ;DO 100 ITERATIONS
1547                                         ;CLEAR THE STATUS REGISTER.
1548                                         ;SET BIT 1.
1549                                         ;SET FOR ERROR TYPEOUT S/B.
1550                                         ;READ THE STATUS REGISTER.
1551 004400 012737 000002 001124    MOV    #BIT1,$GDDAT
1552                                         ;*
1553                                         ;MOV    $GDDAT,$ASR    ; / PUT DATA FROM $GDDAT TO DEVICE REG ASR
1554                                         ;*
1555 004426 023737 001124 001126    ;*    MOV    $ASR,$BDDAT  ; /READ DEVICE REG ASR,PUT DATA IN $BDDAT.
1556                                         ;CMP    $GDDAT,$BDDAT
1557                                         ;BEQ    1S                ; /DID BIT 1 AND ONLY BIT 1 SET?
1558                                         ;IF SO-LETS TRY CLEARING IT.

      ;;;$$$$$$$$$$$$$$$$$$$$$$>> ERROR <<$$$$$$$$$$$$$$$$$$$$$>>

1562 004436 104002          ERROR 2           ; /ERROR CLOCK AS STATUS REGISTER.
1563                                         ; /BIT 1 FAILED TO bit SET.

      ;;;$$$$$$$$$$$$$$$$$$$$$$>> ERROR <<$$$$$$$$$$$$$$$$$$$$$>>

1568 004440 000416          1S:    BR     2S           ; /BR TO END SUBTEST
1569 004442 005037 001124          CLR    $GDDAT        ; /TRY CLEARING BIT 1.
1570                                         ;CLEAR S/B FOR TYPEOUT IF ANY.
1571                                         ;NOW READ IT BACK.
1572
1573                                         ;*
1574                                         ;MOV    $GDDAT,$ASR    ; / PUT DATA FROM $GDDAT TO DEVICE REG ASR
1575                                         ;*
1576 004466 005737 001126          ;*    MOV    $ASR,$BDDAT  ; /READ DEVICE REG ASR,PUT DATA IN $BDDAT.
1577 004472 001401              TST    $BDDAT        ; /IF ZERO-NO ERROR!
1578                                         ;BEQ    2S

      ;;;$$$$$$$$$$$$$$$$$$$$$$>> ERROR <<$$$$$$$$$$$$$$$$$$$$$>>

1582 004474 104002          .          ERROR 2           ; /ERROR-CLOCK A STATUS REGISTER.
1583                                         ; /BIT 1 FAILED TO CLEAR.

      ;;;$$$$$$$$$$$$$$$$$$$$$$>> ERROR <<$$$$$$$$$$$$$$$$$$$$$>>

```

I05

MAINDEC-11-DRLPG-A
DRLPG.P11 T21

MACY11 27(654) 15-DEC-77 08:29 PAGE 43
*TEST THAT CLOCK A STATUS REGISTER BIT 1 CAN BE SET AND CLEARED

SEQ 0060

1588 004476

2\$:

```

1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600 004476 000004      ;*
1601 004500 012737 000100 001166      ;*
1602
1603
1604
1605
1606 004506 012737 000001 001124      ;*
1607
1608
1609
1610 004534 023737 001124 001126      ;*
1611 004542 001402
1612
1613      ;*: ST22: SCOPE
           MOV    #100,$TIMES      ;DO 100 ITERATIONS
           ;/CLEAR THE STATUS REGISTER.
           ;/SET BIT 0.
           ;/SET FOR ERROR TYPEOUT S/B.
           ;/READ THE STATUS REGISTER.

           MOV    #BIT0,SGDDAT      ;/ PUT DATA FROM SGDDAT TO DEVICE REG ASR
           MOV    SGDDAT,BASR        ;/READ DEVICE REG ASR PUT DATA IN SBDDAT.
           CMP    BASR,SBDDAT      ;/DID BIT 0 AND ONLY BIT 0 SET?
           BEQ    1S                ;/IF SO-LETS TRY CLEARING IT.

           ;;;$$$$$$$$$$$$$$$$$$$>> ERROR <<$$$$$$$$$$$$$$$$$$$$$$

1617 004544 104002      ERROR 2      ;/ERROR CLOCK AS STATUS REGISTER.
1618
1619      ;;;$$$$$$$$$$$$$$$$$$$>> ERROR <<$$$$$$$$$$$$$$$$$$$$$$

1623 004546 000416      ;*
1624 004550 005037 001124      1S: BR    2S      ;/BR TO END SUBTEST.
1625
1626      CLR    SGDDAT      ;/TRY CLEARING BIT 0.
1627
1628      ;*    MOV    SGDDAT,BASR      ;/CLEAR S/B FOR TYPEOUT IF ANY.
1629
1630      ;*    MOV    BASR,SBDDAT      ;/NOW READ IT BACK.
1631 004574 005737 001126      ;*
1632 004600 001401
1633      TST    SBDDAT      ;/ PUT DATA FROM SGDDAT TO DEVICE REG ASR
           BEQ    2S                ;/READ DEVICE REG ASR,PUT DATA IN SBDDAT.
           ;/IF ZERO-NO ERROR!

           ;;;$$$$$$$$$$$$$$$$$$$>> ERROR <<$$$$$$$$$$$$$$$$$$$$$$

1637 004602 104002      ERROR 2      ;/ERROR-CLOCK A STATUS REGISTER.
1638
1639      ;;;$$$$$$$$$$$$$$$$$$$>> ERROR <<$$$$$$$$$$$$$$$$$$$$$$

```

K05

MAINDEC-11-DRLPG-A
DRLPG.P11 T22

MACY11 27(654) 15-DEC-77 08:29 PAGE 45
*TEST THAT CLOCK A STATUS REGISTER BIT 0 CAN BE SET AND CLEARED

SEQ 0062

1643 004604

2\$:

MAINDEC-11-DRLPG-A
DRLPG.P11 T22MACY11 27(654) 15-DEC-77 08:29 PAGE 46
*TEST THAT CLOCK A STATUS REGISTER BIT 0 CAN BE SET AND CLEARED

SEQ 0063

```

1644
1645      ;# **** TEST 23 ****
1646      *TEST THAT CLOCK A BUFFER REGISTER BIT 0 CAN BE SET AND CLEARED
1647
1648      *CLOCK A BUFFER REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
1649      *F/FS OR GATES
1650
1651      ** PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
1652
1653
1654      ;**** TST23: SCOPE ****
1655 004604 000004 000100 001166      TST23: SCOPE
1656 004606 012737      MOV    #100,$TIMES   ;;DO 100 ITERATIONS
1657
1658
1659
1660      ;/CLEAR THE BUFFER REGISTER.
1661 004614 012737 000001 001124      MOV    #BIT0,$GDDAT
1662
1663      ;*      MOV    $GDDAT,$ABR   ;/ PUT DATA FROM $GDDAT TO DEVICE REG ABR
1664
1665 004642 023737 001124 001126      ;*      MOV    $ABR,$BDDAT   ;/READ DEVICE REG ABR,PUT DATA IN $BDDAT.
1666 004650 001402      CMP    $GDDAT,$BDDAT
1667
1668      BEQ    1S           ;/DID BIT 0 AND ONLY BIT 0 SET?
1669      ;/IF SO-LETS TRY CLEARING IT.

      ;;;$$$$$$$$$$$$$$$$$$>> ERROR <<$$$$$$$$$$$$$$$$$$>>

1670 004652 104003      ERROR  3           ;/ERROR CLOCK AS BUFFER REGISTER.
1671
1672
1673
1674      ;;;$$$$$$$$$$$$$$$$$$>> ERROR <<$$$$$$$$$$$$$$$$$$>>

1675 004654 000416      *      1S:      BR     2S           ;/BR TO END SUBTEST.
1676 004656 005037 001124      CLR    $GDDAT
1677
1678
1679      ;*      MOV    $GDDAT,$ABR   ;/ TRY CLEARING BIT 0.
1680      ;*      MOV    $ABR,$BDDAT
1681      ;/CLEAR S/B FOR TYPEOUT IF ANY.
1682
1683      ;/NOW READ IT BACK.
1684
1685 004702 005737 001126      ;*      TST    $BDDAT
1686 004706 001401      BEQ    2S           ;/READ DEVICE REG ABR,PUT DATA IN $BDDAT.
1687
1688      ;/IF ZERO-NO ERROR!

      ;;;$$$$$$$$$$$$$$$$$$>> ERROR <<$$$$$$$$$$$$$$$$$$>>

1689 004710 104003      ERROR  3           ;/ERROR-CLOCK A BUFFER REGISTER.
1690
1691
1692      ;;;$$$$$$$$$$$$$$$$$$>> ERROR <<$$$$$$$$$$$$$$$$$$>>

```

MAINDEC-11-DRLPG-A
DRLPG.P11 T23

1698 004712

MACY11 27(654) 15-DEC-77 08:29 PAGE 47
*TEST THAT CLOCK A BUFFER REGISTER BIT 0 CAN BE SET AND CLEARED

MOS

SEQ 0064

2\$:

NOS

MAINDEC-11-DRLPG-A
DRLPG.P11 T23

MACY11 27(654) 15-DEC-77 08:29 PAGE 48
*TEST THAT CLOCK A BUFFER REGISTER BIT 0 CAN BE SET AND CLEARED

SEQ 0065

B06

MAINDEC-11-DRLPG-A
DRLPG.P11 T24

MACY11 27(654) 15-DEC-77 08:29 PAGE 49
*TEST THAT CLOCK A BUFFER REGISTER BIT 1 CAN BE SET AND CLEARED

SEQ 0066

1753 005020

25:

```

1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765 005020 000004      *TEST 25      *TEST THAT CLOCK A BUFFER REGISTER BIT 2 CAN BE SET AND CLEARED
1766 005022 012737 000100 001166      *CLOCK A BUFFER REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
1767      *F/FS OR GATES
1768      * PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778      ****
1779      TST25: SCOPE      MOV      #100,$TIMES    ;;DO 100 ITERATIONS
1780          MOV      $100,SGDDAT    ;/CLEAR THE BUFFER REGISTER.
1781          MOV      SGDDAT,ABR    ;/SET BIT 2
1782          MOV      ABR,SBDDAT    ;/SET FOR ERROR TIMEOUT S/B.
1783          BEQ      1S           ;/READ THE BUFFER REGISTER.
1784          ;*      MOV      #BIT2,SGDDAT    ; PUT DATA FROM SGDDAT TO DEVICE REG ABR
1785          ;*      MOV      SGDDAT,ABR    ; READ DEVICE REG ABR,PUT DATA IN SBDDAT.
1786          ;*      CMP      SGDDAT,SBDDAT    ; DID BIT 2 AND ONLY BIT 2 SET?
1787          ;*      BEQ      1S           ; IF SO-LETS TRY CLEARING IT.
1788          ;;;SSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSS
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798      005066 104003      ERROR 3      ;/ERROR CLOCK AS BUFFER REGISTER.
1799      ;/BIT 2 FAILED TO BIT SET.
1800
1801      ;;;SSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSS
1802
1803
1804      005070 000416      1S:      BR      2S           ;/BR TO END SUBTEST.
1805      005072 005037 001124      CLR      SGDDAT    ;/TRY CLEARING BIT 2.
1806          ;*      MOV      SGDDAT,ABR    ;/CLEAR S/B FOR TIMEOUT IF ANY.
1807          ;*      MOV      ABR,SBDDAT    ;/NOW READ IT BACK.
1808          ;*      TST      SBDDAT    ; PUT DATA FROM SGDDAT TO DEVICE REG ABR
1809          ;*      BEQ      2S           ;/READ DEVICE REG ABR,PUT DATA IN SBDDAT.
1810          ;*      BEQ      1S           ;/IF ZERO-NO ERROR!
1811          ;;;SSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSS
1812
1813
1814      005124 104003      ERROR 3      ;/ERROR-CLOCK A BUFFER REGISTER.
1815      ;/BIT 2 FAILED TO CLEAR.
1816
1817      ;;;SSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSS

```

D06

MAINDEC-11-DRLPG-A
DRLPG.P11 T25

MACY11 27(654) 15-DEC-77 08:29 PAGE 51
*TEST THAT CLOCK A BUFFER REGISTER BIT 2 CAN BE SET AND CLEARED

1808 005126

SEQ 0068

2S:

```

1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820 005126 000004      *TEST 26      **** TEST THAT CLOCK A BUFFER REGISTER BIT 3 CAN BE SET AND CLEARED
1821 005130 012737 000100 001166      *CLOCK A BUFFER REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
1822          MOV    #100,$TIMES   ;DO 100 ITERATIONS
1823          ;/CLEAR THE BUFFER REGISTER.
1824          ;/SET BIT 3.
1825          ;/SET FOR ERROR TIMEOUT S/B.
1826          ;/READ THE BUFFER REGISTER.
1827
1828 005136 012737 000010 001124      MOV    #BIT3,$GDDAT   ;/ PUT DATA FROM $GDDAT TO DEVICE REG ABR
1829          ;*      MOV    $GDDAT,$ABR    ;/ READ DEVICE REG ABR,PUT DATA IN $BDDAT.
1830 005164 023737 001124 001126      ;*      MOV    $ABR,$BDDAT   ;/ DID BIT 3 AND ONLY BIT 3 SET?
1831 005172 001402                  CMP    $GDDAT,$BDDAT   ;/IF SO-LETS TRY CLEARING IT.
1832          BEQ    1S
1833          ; ; ;SSSSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSS
1834
1835 005174 104003                  ERROR  3           ;/ERROR CLOCK AS BUFFER REGISTER.
1836          ;/BIT 3 FAILED TO BIT SET.
1837          ; ; ;SSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSS
1838
1839
1840 005176 000416      1S:      BR    2$           ;/BR TO END SUBTEST.
1841 005200 005037 001124      CLR    $GDDAT   ;/TRY CLEARING BIT 3.
1842          ;/CLEAR S/B FOR TIMEOUT IF ANY.
1843          ;/NOW READ IT BACK.
1844          ;*      MOV    $GDDAT,$ABR   ;/ PUT DATA FROM $GDDAT TO DEVICE REG ABR
1845          ;*      MOV    $ABR,$BDDAT   ;/READ DEVICE REG ABR,PUT DATA IN $BDDAT.
1846 005224 005737 001126      TST    $BDDAT   ;/IF ZERO-NO ERROR!
1847 005230 001401                  BEQ    2$           ; ; ;SSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSS
1848
1849 005232 104003                  ERROR  3           ;/ERROR-CLOCK A BUFFER REGISTER.
1850          ;/BIT 3 FAILED TO CLEAR.
1851          ; ; ;SSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSS

```

F06

MAINDEC-11-DRLPG-A
DRLPG.P11 T26

MACY11 27(654) 15-DEC-77 08:29 PAGE 53
*TEST THAT CLOCK A BUFFER REGISTER BIT 3 CAN BE SET AND CLEARED

SEQ 0070

1863 005234

2\$:

```

1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875 005234 000004
1876 005236 012737 000100 001166 TST27: SCOPE
1877
1878
1879
1880
1881 005244 012737 000020 001124
1882
1883
1884
1885
1886 005272 023737 001124 001126
1887 005300 001402
1888 ;;; SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSS
1892 005302 104003
1893
1894 ;;; SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSS
1898 005304 000416
1899 005306
1900 005306 005037 001124 1$:
1901
1902
1903
1904
1905
1906 005332 005737 001126
1907 005336 001401
1908 ;;; SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSS
1912 005340 104003
1913
1914 ;;; SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSS
  
```

* TEST 27 * TEST THAT CLOCK A BUFFER REGISTER BIT 4 CAN BE SET AND CLEARED
*
*CLOCK A BUFFER REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
*F/FS OR GATES
*
* PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
*

MOV #100,\$TIMES ;DO 100 ITERATIONS
;CLEAR THE BUFFER REGISTER.
;SET BIT 4.
;SET FOR ERROR TYPEOUT S/B.
;READ THE BUFFER REGISTER.

MOV #BIT4,\$GDDAT
;* MOV \$GDDAT,ABR ; PUT DATA FROM \$GDDAT TO DEVICE REG ABR
;* MOV ABR,\$BDDAT ;READ DEVICE REG ABR,PUT DATA IN \$BDDAT.
CMP \$GDDAT,\$BDDAT ;DID BIT 4 AND ONLY BIT 4 SET?
BEQ 1\$;IF SO-LETS TRY CLEARING IT.

ERROR 3 ;ERROR CLOCK AS BUFFER REGISTER.
;BIT 4 FAILED TO BIT SET.

BR 2\$;BR TO END SUBTEST.
CLR \$GDDAT ;TRY CLEARING BIT 4.
;CLEAR S/B FOR TYPEOUT IF ANY.
;NOW READ IT BACK.

MOV \$GDDAT,ABR ; PUT DATA FROM \$GDDAT TO DEVICE REG ABR
;* MOV ABR,\$BDDAT ;READ DEVICE REG ABR,PUT DATA IN \$BDDAT.
TST \$BDDAT ;IF ZERO-NO ERROR!

ERROR 3 ;ERROR-CLOCK A BUFFER REGISTER.
;BIT 4 FAILED TO cLEAR.

MAINDEC-11-DRLPG-A
DRLPG.P11 T27
1918 005342

MACY11 27(654) 15-DEC-77 08:29 PAGE 55
*TEST THAT CLOCK A BUFFER REGISTER BIT 4 CAN BE SET AND CLEARED

H06

2S:

SEQ 0072

MAINDEC-11-DRLPG-A
DRLPG.P11 T27MACY11 27(654) 15-DEC-77 08:29 PAGE 56
*TEST THAT CLOCK A BUFFER REGISTER BIT 4 CAN BE SET AND CLEARED

SEQ 0073

```

1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930 005342 000004      *TEST 30          *TEST THAT CLOCK A BUFFER REGISTER BIT 5 CAN BE SET AND CLEARED
1931 005344 012737 000100 001166      *CLOCK A BUFFER REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
1932                               *F/Fs OR GATES
1933                               * PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
1934
1935
1936 005352 012737 000040 001124      TST30: SCOPE
1937                               MOV    #100,$TIMES   ;;DO 100 ITERATIONS
1938                               ;*      MOV    $GDDAT,$ABR    ;/CLEAR THE BUFFER REGISTER.
1939                               ;*      MOV    $ABR,$BDDAT   ;/SET BIT 5.
1940                               ;*      CMP    $GDDAT,$BDDAT ;/SET FOR ERROR TYPEOUT S/B.
1941 005400 023737 001124 001126      ;*      BEQ    1S           ;/READ THE BUFFER REGISTER.
1942 005406 001402
1943                               ; ; ;SSSSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSS
1947 005410 104003
1948
1949                               ERROR 3           ;/ERROR CLOCK AS BUFFER REGISTER.
                               ;/BIT 5 FAILED TO BIT SET.
1949                               ; ; ;SSSSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSS
1953 005412 000416
1954 005414
1955 005414 005037 001124      1S:      BR     2$           ;/BR TO END SUBTEST.
1956                               CLF    $GDDAT        ;/TRY CLEARING BIT 5.
1957                               ;*      MOV    $GDDAT,$ABR    ;/CLEAR S/B FOR TYPEOUT IF ANY.
1958                               ;*      MOV    $ABR,$BDDAT   ;/NOW READ IT BACK.
1959
1960 005440 005737 001126      ;*      TST    $BDDAT        ;/ PUT DATA FROM $GDDAT TO DEVICE REG ABR
1961 005444 001401      ;*      BEQ    2$           ;/READ DEVICE REG ABR,PUT DATA IN $BDDAT.
1962                               ;/IF ZERO-NO ERROR!
1963                               ; ; ;SSSSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSS
1967 005446 104003
1968
1969                               ERROR 3           ;/ERROR-CLOCK A BUFFER REGISTER.
                               ;/BIT 5 FAILED TO CLEAR.
1969                               ; ; ;SSSSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSS

```

J06

MAINDEC-11-DRLPG-A
DRLPG.P11 T30

MACY11 27(654) 15-DEC-77 08:29 PAGE 57
*TEST THAT CLOCK A BUFFER REGISTER BIT 5 CAN BE SET AND CLEARED

SEQ 0074

1973 005450

2\$:

```

1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985 005450 000004
1986 005452 012737 000100 001166    ;*: **** TEST 31 **** TEST THAT CLOCK A BUFFER REGISTER BIT 6 CAN BE SET AND CLEARED
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
      TST31: SCOPE
              MOV     #100, STIMES      ;;DO 100 ITERATIONS
              ;/CLEAR THE BUFFER REGISTER.
              ;/SET BIT 6.
              ;/SET FOR ERROR TIMEOUT S/B.
              ;/READ THE BUFFER REGISTER.
      005460 012737 000100 001124      MOV     #BIT6, SGDDAT
              ;*      MOV     SGDDAT, QABR      ;/ PUT DATA FROM SGDDAT TO DEVICE REG ABR
              ;*      MOV     QABR, SBDDAT      ;/READ DEVICE REG ABR,PUT DATA IN SBDDAT.
              ;*      CMP     SGDDAT, SBDDAT  ;/DID BIT 6 AND ONLY BIT 6 SET?
              ;*      BEQ     LS                ;/IF SO-LETS TRY CLEARING IT.
      ;;;SSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSS
      005516 104003                  ERROR   3      ;/ERROR CLOCK AS BUFFER REGISTER.
              ;/BIT 6 FAILED TO BIT SET.
      ;;;SSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSS
      005520 000416
      005522 005037 001124      LS:      BR     2S      ;/BR TO END SUBTEST.
              ;/TRY CLEARING BIT 6.
              CLR     SGDDAT      ;/CLEAR S/B FOR TIMEOUT IF ANY.
              ;/NOW READ IT BACK.
              ;*      MOV     SGDDAT, QABR      ;/ PUT DATA FROM SGDDAT TO DEVICE REG ABR
              ;*      MOV     QABR, SBDDAT      ;/READ DEVICE REG ABR,PUT DATA IN SBDDAT.
              ;*      TST     SBDDAT      ;/IF ZERO-NO ERROR!
              ;*      BEQ     2S
      ;;;SSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSS
      005554 104003                  ERROR   3      ;/ERROR-CLOCK A BUFFER REGISTER.
              ;/BIT 6 FAILED TO CLEAR.
      ;;;SSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSS

```

L06

MAINDEC-11-DRLPG-A
DRLPG.P11 T31

MACY11 27(654) 15-DEC-77 08:29 PAGE 59
*TEST THAT CLOCK A BUFFER REGISTER BIT 6 CAN BE SET AND CLEARED

SEQ 0076

2028 005556

2\$:

M06

MAINDEC-11-DRLPG-A
DRLPG.P11 T31MACY11 27(654) 15-DEC-77 08:29 PAGE 60
*TEST THAT CLOCK A BUFFER REGISTER BIT 6 CAN BE SET AND CLEARED

SEQ 0077

```

2029
2030
2031 ;***** TEST 32 *TEST THAT CLOCK A BUFFER REGISTER BIT 7 CAN BE SET AND CLEARED
2032 ;*CLOCK A BUFFER REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
2033 ;*F/FS OR GATES
2034 ;*
2035 ;* PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
2036 ;*
2037 ;*
2038 ;*
2039 ;***** TST32: SCOPE
2040 005556 000004 000100 001166 MOV #100,STIMES ;DO 100 ITERATIONS
2041 005560 012737 ;CLEAR THE BUFFER REGISTER.
2042 ;SET BIT 7
2043 ;SET FOR ERROR TYPEOUT S/B.
2044 ;READ THE BUFFER REGISTER.
2045
2046 005566 012737 000200 001124 MOV #BIT7,SGDDAT ;/ PUT DATA FROM SGDDAT TO DEVICE REG ABR
2047 ;* MOV SGDDAT,DABR ;/READ DEVICE REG ABR,PUT DATA IN SBDDAT.
2048 ;* MOV DABR,SBDDAT ;/DID BIT 7 AND ONLY BIT 7 SET?
2049 ;* CMP SGDDAT,SBDDAT ;/IF SO-LETS TRY CLEARING IT.
2050 005614 023737 001124 001126 BEQ 1S
2051 005622 001402 ;;;,$$$$$$$$$$$$$$$$$$>> ERROR <<$$$$$$$$$$$$$$$$$>>
2052 ;* BEQ 1S
2053 ;;;,$$$$$$$$$$$$$$$$$$>> ERROR <<$$$$$$$$$$$$$$$$$>>

2054 005624 104003 ERROR 3 ;/ERROR CLOCK AS BUFFER REGISTER.
2055 ;/BIT 7 FAILED TO BIT SET.
2056 ;;;,$$$$$$$$$$$$$$$$$$>> ERROR <<$$$$$$$$$$$$$$$$$>>

2057 005626 000416 1S: BR 2$ ;/BR TO END SUBTEST.
2058 005630 005037 001124 CLR SGDDAT ;/TRY CLEARING BIT 7.
2059 ;/CLEAR S/B FOR TYPEOUT IF ANY.
2060 ;/NOW READ IT BACK.
2061
2062 ;* MOV SGDDAT,DABR ;/ PUT DATA FROM SGDDAT TO DEVICE REG ABR
2063 ;* MOV DABR,SBDDAT ;/READ DEVICE REG ABR,PUT DATA IN SBDDAT.
2064 ;* TST SBDDAT ;/IF ZERO-NO ERROR!
2065 005654 005737 001126 BEQ 2$ ;;;,$$$$$$$$$$$$$$$$$$>> ERROR <<$$$$$$$$$$$$$$$$$>>
2066 ;* BEQ 2S
2067 ;;;,$$$$$$$$$$$$$$$$$$>> ERROR <<$$$$$$$$$$$$$$$$$>>

2068 005662 104003 ERROR 3 ;/ERROR-CLOCK A BUFFER REGISTER.
2069 ;/BIT 7 FAILED TO CLEAR.
2070 ;;;,$$$$$$$$$$$$$$$$$$>> ERROR <<$$$$$$$$$$$$$$$$$>>

```

N06

MAINDEC-11-DRLPG-A
DRLPG.P11 T32

MACY11 27(654) 15-DEC-77 08:29 PAGE 61
*TEST THAT CLOCK A BUFFER REGISTER BIT 7 CAN BE SET AND CLEARED

SEQ 0078

2083 005664

2\$:

MAINDEC-11-DRLPG-A
DRLPG.P11 T32MACY11 27(654) 15-DEC-77 08:29 PAGE 62
*TEST THAT CLOCK A BUFFER REGISTER BIT 7 CAN BE SET AND CLEARED

SEQ 0079

```

2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095 005664 000004
2096 005666 012737 000100 001166
2097
2098
2099
2100
2101 005674 012737 000400 001124
2102
2103
2104
2105
2106 005722 023737 001124 001126
2107 005730 001402
2108
2112 005732 104003
2113
2114
2118 005734 000416
2119 005736
2120 005736 005037 001124
2121
2122
2123
2124
2125
2126 005762 005737 001126
2127 005766 001401
2128
2132 005770 104003
2133
2134

      ;/*
      :***** *TEST 33      *TEST THAT CLOCK A BUFFER REGISTER BIT 8 CAN BE SET AND CLEARED
      *CLOCK A BUFFER REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
      *F/FS OR GATES
      * PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
      :***** */

TST33: SCOPE
        MOV    #100,$TIMES      ;DO 100 ITERATIONS
                                ;CLEAR THE BUFFER REGISTER.
                                ;SET BIT 8.
                                ;SET FOR ERROR TIMEOUT S/B.
                                ;READ THE BUFFER REGISTER.

        MOV    #BIT8,$GDDAT
        MOV    $GDDAT,$ABR       ;/ PUT DATA FROM $GDDAT TO DEVICE REG ABR
        MOV    $ABR,$BDDAT       ;/READ DEVICE REG ABR,PUT DATA IN $BDDAT.
        CMP    $GDDAT,$BDDAT     ;/DID BIT 8 AND ONLY BIT 8 SET?
        BEQ    1S                ;/IF SO-LETS TRY CLEARING IT.

        ;;;$SSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSS

        ERROR 3                 ;/ERROR CLOCK AS BUFFER REGISTER.
                                ;/BIT 8 FAILED TO bit SET.

        ;;;$SSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSS

1S:      BR    2S              ;/BR TO END SUBTEST.
        CLR    $GDDAT
                                ;/TRY CLEARING BIT 8.
                                ;/CLEAR S/B FOR TIMEOUT IF ANY.
                                ;/NOW READ IT BACK.

        MOV    $GDDAT,$ABR       ;/ PUT DATA FROM $GDDAT TO DEVICE REG ABR
        MOV    $ABR,$BDDAT       ;/READ DEVICE REG ABR,PUT DATA IN $BDDAT.
        BEQ    2S                ;/IF ZERO-NO ERROR!

        ;;;$SSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSS

        ERROR 3                 ;/ERROR-CLOCK A BUFFER REGISTER.
                                ;/BIT 8 FAILED TO CLEAR.

        ;;;$SSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSS

```

C07

MAINDEC-11-DRLPG-A
DRLPG.P11 T33

MACY11 27(654) 15-DEC-77 08:29 PAGE 63
*TEST THAT CLOCK A BUFFER REGISTER BIT 8 CAN BE SET AND CLEARED

2138 005772

2S:

SEQ 0080

MAINDEC-11-DRLPG-A
DRLPG.P11 T33MACY11 27(654) 15-DEC-77 08:29 PAGE 64
*TEST THAT CLOCK A BUFFER REGISTER BIT 8 CAN BE SET AND CLEARED

SEQ 0081

```

2139      ;/*
2140      ;*****
2141      ;*TEST 34    *TEST THAT CLOCK A BUFFER REGISTER BIT 9 CAN BE SET AND CLEARED
2142      ;
2143      ;*CLOCK A BUFFER REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
2144      ;*F/FS OR GATES
2145      ;
2146      ;* PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
2147      ;
2148      ;
2149      ;*****
2150 005772 000004      ;ST34: SCOPE
2151 005774 012737 000100 001166      MOV     #100,$TIMES      ;DO 100 ITERATIONS
2152                                ;CLEAR THE BUFFER REGISTER.
2153                                ;SET BIT 9.
2154                                ;SET FOR ERROR TIMEOUT S/B.
2155                                ;READ THE BUFFER REGISTER.
2156 006002 012737 001000 001124      MOV     #BIT9,$GDDAT      ;/ PUT DATA FROM $GDDAT TO DEVICE REG ABR
2157                                ;*
2158                                ;*      MOV     $GDDAT,$ABR      ;/ READ DEVICE REG ABR,PUT DATA IN $BDDAT.
2159                                ;*
2160 006030 023737 001124 001126      ;*      MOV     $ABR,$BDDAT      ;/ DID BIT 9 AND ONLY BIT 9 SET?
2161                                ;*      CMP     $GDDAT,$BDDAT      ;/ IF SO-LETS TRY CLEARING IT.
2162 006036 001402                  BEQ     1$          ;/
2163                                ;;;$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$>
2164                                ;;;
2165 006040 104003                  ERROR   3          ;/ERROR CLOCK AS BUFFER REGISTER.
2166                                ;/BIT 9 FAILED TO BIT SET.
2167                                ;;;$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$>
2168                                ;;;
2169 006042 000416                  1$:      BR     2$          ;/BR TO END SUBTEST.
2170 006044 005037 001124      CLR     $GDDAT      ;/TRY CLEARING BIT 9.
2171                                ;/CLEAR S/B FOR TIMEOUT IF ANY.
2172                                ;/NOW READ IT BACK.
2173                                ;*
2174                                ;*      MOV     $GDDAT,$ABR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG ABR
2175                                ;*      MOV     $ABR,$BDDAT      ;/READ DEVICE REG ABR,PUT DATA IN $BDDAT.
2176                                ;*
2177 006070 005737 001126      TST     $BDDAT      ;/IF ZERO-NO ERROR!
2178 006074 001401                  BEQ     2$          ;/
2179                                ;;;$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$>
2180                                ;;;
2181 006076 104003                  ERROR   3          ;/ERROR-CLOCK A BUFFER REGISTER.
2182                                ;/BIT 9 FAILED TO cLEAR.
2183                                ;;;$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$>

```

E07

MAINDEC-11-DRLPG-A
DRLPG.P11 T34

MACY11 27(654) 15-DEC-77 08:29 PAGE 65
*TEST THAT CLOCK A BUFFER REGISTER BIT 9 CAN BE SET AND CLEARED

SEQ 0082

2193 006100

2\$:

F07

GO7

MAINDEC-11-DRLPG-A
DRLPG.P11 T35

MACY11 27(654) 15-DEC-77 08:29 PAGE 67
*TEST THAT CLOCK A BUFFER REGISTER BIT 10 CAN BE SET AND CLEARED

SEQ 0084

2248 006206

2\$:

```

2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260 006206 000004
2261 006210 012737 000100 001166
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271 006244 023737 001124 001126
2272 006252 001402
2273
2274
2275
2276
2277 006254 104003
2278
2279
2280
2281
2282
2283 006256 000416
2284 006260 005037 001124
2285
2286
2287
2288
2289
2290
2291 006304 005737 001126
2292 006310 001401
2293
2294
2295
2296
2297 006312 104003
2298
2299

; ****
; TEST 36 *TEST THAT CLOCK A BUFFER REGISTER BIT 11 CAN BE SET AND CLEARED
*
*CLOCK A BUFFER REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
*F/FS OR GATES
*
* PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
*
; ****
;ST36: SCOPE
    MOV    #100,STIMES      ;DO 100 ITERATIONS
;CLEAR THE BUFFER REGISTER.
;SET BIT 11.
;SET FOR ERROR TIMEOUT S/B.
;READ THE BUFFER REGISTER.

006216 012737 004000 001124
        MOV    #BIT11,$GDDAT
;*    MOV    $GDDAT,$ABR      ; PUT DATA FROM $GDDAT TO DEVICE REG ABR
;*    MOV    $ABR,$BDDAT      ;READ DEVICE REG ABR,PUT DATA IN $BDDAT.
;*    CMP    $GDDAT,$BDDAT   ;DID BIT 11 AND ONLY BIT 11 SET?
;*    BEQ    1S                ;IF SO-LETS TRY CLEARING IT.

; ; ;SSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSS

2277 006254 104003
        ERROR 3                 ;ERROR CLOCK AS BUFFER REGISTER.
;BIT 11 FAILED TO BIT SET.

; ; ;SSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSS

2283 006256 000416
2284 006260 005037 001124
        1S:    BR    2S          ;BR TO END SUBTEST.
;TRY CLEARING BIT 11.
;CLEAR S/B FOR TIMEOUT IF ANY.
;NOW READ IT BACK.

2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299

;*    CLR    $GDDAT
;*    MOV    $GDDAT,$ABR      ; PUT DATA FROM $GDDAT TO DEVICE REG ABR
;*    MOV    $ABR,$BDDAT      ;READ DEVICE REG ABR,PUT DATA IN $BDDAT.
;*    TST    $BDDAT           ;IF ZERO-NO ERROR!
;*    BEQ    2S                ;IF ZERO-NO ERROR!

; ; ;SSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSS

006312 104003
        ERROR 3                 ;ERROR-CLOCK A BUFFER REGISTER.
;BIT 11 FAILED TO CLEAR.

; ; ;SSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSS

```

I07

MAINDEC-11-DRLPG-A
DRLPG.P11 T36

MACY11 27(654) 15-DEC-77 08:29 PAGE 69
*TEST THAT CLOCK A BUFFER REGISTER BIT 11 CAN BE SET AND CLEARED

SEQ 0086

2303 006314

2S:

```

2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315 006314 000004
2316 006316 012737 000100 001166
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
      ;*
      ;***** TEST 37 ***** TEST THAT CLOCK A BUFFER REGISTER BIT 12 CAN BE SET AND CLEARED
      ;*
      ;*CLOCK A BUFFER REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
      ;*F/FS OR GATES
      ;*
      ;* PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
      ;*
      ;***** TST37: SCOPE *****
      TST37: MOV    #100,$TIMES      ;DO 100 ITERATIONS
              ;CLEAR THE BUFFER REGISTER.
              ;SET BIT 12.
              ;SET FOR ERROR TYPEOUT S/B.
              ;READ THE BUFFER REGISTER.
      006324 012737 010000 001124      MOV    #BIT12,$GDDAT
              ;*      MOV    $GDDAT,$ABR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG ABR
              ;*      MOV    $ABR,$BDDAT      ;/READ DEVICE REG ABR,PUT DATA IN $BDDAT.
              ;*      CMP    $GDDAT,$BDDAT      ;/DID BIT 12 AND ONLY BIT 12 SET?
              ;*      BEQ    1$                  ;/IF SO-LETS TRY CLEARING IT.
      ;;;SSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSS
      006362 104003          ERROR   3      ;/ERROR CLOCK AS BUFFER REGISTER.
              ;/BIT 12 FAILED TO BIT SET.
      ;;;SSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSS
      006364 000416
      006366 005037 001124      1$:    BR    2$      ;/BR TO END SUBTEST.
              ;CLR    $GDDAT      ;/TRY CLEARING BIT 12.
              ;/CLEAR S/B FOR TYPEOUT IF ANY.
              ;/NOW READ IT BACK.
              ;*      MOV    $GDDAT,$ABR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG ABR
              ;*      MOV    $ABR,$BDDAT      ;/READ DEVICE REG ABR,PUT DATA IN $BDDAT.
              ;*      TST    $BDDAT      ;/IF ZERO-NO ERROR!
              ;*      BEQ    2$                  ;/IF ZERO-NO ERROR!
      ;;;SSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSS
      006420 104003          ERROR   3      ;/ERROR-CLOCK A BUFFER REGISTER.
              ;/BIT 12 FAILED TO CLEAR.
      ;;;SSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSS

```

K07

MAINDEC-11-DRLPG-A
DRLPG.P11 T37

MACY11 27,654) 15-DEC-77 08:29 PAGE 71
*TEST THAT CLOCK A BUFFER REGISTER BIT 12 CAN BE SET AND CLEARED

SEQ 0088

2358 006422

2S:

L07

MAINDEC-11-DRLPG-A
DRLPG.P11 T37

MACY11 27(654) 15-DEC-77 08:29 PAGE 72
*TEST THAT CLOCK A BUFFER REGISTER BIT 12 CAN BE SET AND CLEARED

SEQ 0089

MAINDEC-11-DRLPG-A
DRLPG.P11 T40

MACY11 27(654) 15-DEC-77 08:29 PAGE 73
*TEST THAT CLOCK A BUFFER REGISTER BIT 13 CAN BE SET AND CLEARED

M07

2413 006530

SEQ 0090

2\$:

```

2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425 006530 000004
2426 006532 012737 000100 001166      ;***** TEST 41 ***** *TEST THAT CLOCK A BUFFER REGISTER BIT 14 CAN BE SET AND CLEARED
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438      ;CLOCK A BUFFER REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
      ;F/FS OR GATES
      ; PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
      ;*
      ;***** TST41: SCOPE *****

      TST41: MOV     #100, STIMES      ;DO 100 ITERATIONS
              ;CLEAR THE BUFFER REGISTER.
              ;SET BIT 14.
              ;SET FOR ERROR TYPEOUT S/B.
              ;READ THE BUFFER REGISTER.

      006540 012737 040000 001124      MOV     #BIT14, SGDDAT      ;PUT DATA FROM SGDDAT TO DEVICE REG ABR
      ;*      MOV     SGDDAT, JABR      ;/ PUT DATA FROM SGDDAT TO DEVICE REG ABR
      ;*      MOV     JABR, SBODAT      ;READ DEVICE REG ABR,PUT DATA IN SBODAT.
      ;*      CMP     SGDDAT, SBODAT      ;/DID BIT 14 AND ONLY BIT 14 SET?
      BEQ     1S      ;/IF SO-LETS TRY CLEARING IT.

      ;;;SSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSS

      006576 104003                  ERROR   3      ;/ERROR CLOCK AS BUFFER REGISTER.
      ;/BIT 14 FAILED TO BIT SET.

      ;;;SSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSS

      006600 000416
      006602 005037 001124      1S:    BR     2S      ;/BR TO END SUBTEST.
      ;TRY CLEARING BIT 14.
      ;CLEAR S/B FOR TYPEOUT IF ANY.
      ;NOW READ IT BACK.

      ;      ;*      MOV     SGDDAT, JABR      ;PUT DATA FROM SGDDAT TO DEVICE REG ABR
      ;*      MOV     JABR, SBODAT      ;READ DEVICE REG ABR,PUT DATA IN SBODAT.
      ;*      TST     SBODAT      ;/IF ZERO-NO ERROR!
      BEQ     2S

      ;;;SSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSS

      006634 104003                  ERROR   3      ;/ERROR-CLOCK A BUFFER REGISTER.
      ;/BIT 14 FAILED TO cLEAR.

      ;;;SSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSS

```

B08

MAINDEC-11-DRLPG-A
DRLPG.P11 T41

MACY11 27(654) 15-DEC-77 08:29 PAGE 75
*TEST THAT CLOCK A BUFFER REGISTER BIT 14 CAN BE SET AND CLEARED

SEQ 0092

2468 006636

29:

MRINDEC-11-DRLPG-A
DRLPG.P11 T41MACY11 27(654) 15-DEC-77 08:29 PAGE 76
*TEST THAT CLOCK A BUFFER REGISTER BIT 14 CAN BE SET AND CLEARED

SEQ 0093

```

2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480 006636 000004
2481 006640 012737 000100 001166
2482
2483
2484
2485
2486 006646 012737 100000 001124
2487
2488
2489
2490 006674 023737 001124 001126
2491 006702 001402
2492
2493 ;;;$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$>

2497 006704 104003
2498
2499 ;;;$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$>

2503 006706 000416
2504 006710
2505 006710 005037 001124
2506
2507
2508
2509
2510
2511 006734 005737 001126
2512 006740 001401
2513 ;;;$$$$$$$$$$> ERROR <<$$$$$>

2517 006742 104003
2518
2519 ;;;$$$$$$> ERROR <<$$$$$>

```

/*
***** *TEST 42 *TEST THAT CLOCK A BUFFER REGISTER BIT 15 CAN BE SET AND CLEARED
*
*CLOCK A BUFFER REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
*F/FS OR GATES
*
* PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
*

TST42: SCOPE
MOV #100,\$TIMES ;DO 100 ITERATIONS
;CLEAR THE BUFFER REGISTER.
;SET BIT 15.
;SET FOR ERROR TYPEOUT S/B.
;READ THE BUFFER REGISTER.
MOV #BIT15,\$GDDAT ; PUT DATA FROM \$GDDAT TO DEVICE REG ABR
MOV \$GDDAT,\$ABR ;READ DEVICE REG ABR,PUT DATA IN \$BDDAT.
MOV \$ABR,\$BDDAT ;DID BIT 15 AND ONLY BIT 15 SET?
CMP \$GDDAT,\$BDDAT ;IF SO-LETS TRY CLEARING IT.
BEQ 1S
1S ;
;ERROR CLOCK AS BUFFER REGISTER.
;BIT 15 FAILED TO BIT SET.
;ERROR CLOCK AS BUFFER REGISTER.
;BIT 15 FAILED TO CLEAR.
;TRY CLEARING BIT 15.
;CLEAR S/B FOR TYPEOUT IF ANY.
;NOW READ IT BACK.
; PUT DATA FROM \$GDDAT TO DEVICE REG ABR
;READ DEVICE REG ABR,PUT DATA IN \$BDDAT.
;IF ZERO-NO ERROR!

D08

MRINDEC-11-DRLPG-A
DRLPG.P11 T42

MACY11 27(654) 15-DEC-77 08:29 PAGE ??
*TEST THAT CLOCK A BUFFER REGISTER BIT 15 CAN BE SET AND CLEARED

SEQ 0094

2523 006744
2524
2525

2\$:

MAINDEC-11-DRLPG-A
DRLPG.P11 T42MACY11 27(654) 15-DEC-77 08:29 PAGE 78
*TEST THAT CLOCK A BUFFER REGISTER BIT 15 CAN BE SET AND CLEARED

SEQ 0095

```

2526
2527
2528      **** TEST 43 **** TEST THAT CLOCK B STATUS REGISTER BIT 11 CAN BE SET AND CLEARED
2529
2530      *CLOCK B STATUS REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
2531      *F/FS OR GATES
2532
2533      * PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
2534
2535
2536      ****
2537 006744 000004      TST43: SCOPE
2538 006746 012737 000100 001166      MOV    #100,$TIMES   ;DO 100 ITERATIONS
2539                               ;CLEAR THE STATUS REGISTER.
2540                               ;SET BIT 11.
2541                               ;SET FOR ERROR TYPEOUT S/B.
2542                               ;READ THE STATUS REGISTER.
2543 006754 012737 004000 001124      MOV    #BIT11,$GDDAT
2544                               ;*      MOV    $GDDAT,$BSR    ; PUT DATA FROM $GDDAT TO DEVICE REG BSR
2545                               ;*      MOV    $BSR,$BDDAT  ;READ DEVICE REG BSR,PUT DATA IN $BDDAT.
2546                               ;*      CMP    $GDDAT,$BDDAT ;DID BIT 11 AND ONLY BIT 11 SET?
2547 007002 023737 001124 001126      BEQ    1S           ;IF SO-LETS TRY CLEARING IT.
2548 007010 001402
2549
2550      ;;;$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$>

2554 007012 104005      ERROR  5          ;/ERROR CLOCK B STATUS REGISTER.
2555                               ;/BIT 11 FAILED TO BIT SET.
2556      ;;;$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$>

2560 007014 000416      1S:      BR    2S          ;/BR TO END SUBTEST.
2561 007016 005037 001124      CLR    $GDDAT    ;TRY CLEARING BIT 11.
2562                               ;CLEAR S/B FOR TYPEOUT IF ANY.
2563                               ;NOW READ IT BACK.
2564
2565                               ;*      MOV    $GDDAT,$BSR    ; PUT DATA FROM $GDDAT TO DEVICE REG BSR
2566                               ;*      MOV    $BSR,$BDDAT  ;READ DEVICE REG BSR,PUT DATA IN $BDDAT.
2567 007042 005737 001126      BEQ    2S           ;IF ZERO-NO ERROR!
2568 007046 001401
2569
2570      ;;;$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$>

2574 007050 104005      ERROR  5          ;/ERROR-CLOCK B STATUS REGISTER.
2575                               ;/BIT 11 FAILED TO CLEAR.
2576      ;;;$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$>

```

F08

MRINDEC-11-DRLPG-A
DRLPG.P11 T43

MACY11 27(654) 15-DEC-77 08:29 PAGE 79
*TEST THAT CLOCK B STATUS REGISTER BIT 11 CAN BE SET AND CLEARED

SEQ 0096

2580 007052
2581

25:

```

2582
2583
2584      **** TEST 44      *TEST THAT CLOCK B STATUS REGISTER BIT 7 CAN BE SET AND CLEARED
2585
2586      *CLOCK B STATUS REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
2587      *F/FS OR GATES
2588
2589      * PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
2590
2591
2592      ****
2593 007052 000004      TST44: SCOPE
2594 007054 012737 000100 001166      MOV    #100,$TIMES   ;DO 100 ITERATIONS
2595                               ;CLEAR THE STATUS REGISTER.
2596                               ;SET BIT 7
2597                               ;SET FOR ERROR TYPEOUT S/B.
2598                               ;READ THE STATUS REGISTER.
2599 007062 012737 000200 001124      MOV    #BIT7,$GDDAT
2600                               ;*      MOV    $GDDAT,$BSR    ; PUT DATA FROM $GDDAT TO DEVICE REG BSR
2601                               ;*      MOV    $BSR,$BDDAT  ;READ DEVICE REG BSR,PUT DATA IN $BDDAT.
2602                               ;*      CMP    $GDDAT,$BDDAT ;DID BIT 7 AND ONLY BIT 7 SET?
2603 007110 023737 001124 001126      BEQ    1$           ;IF SO-LETS TRY CLEARING IT.
2604 007116 001402
2605
2606      ;;;SSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSS

2610 007120 104005      ERROR  5           ;/ERROR CLOCK BS STATUS REGISTER.
2611                               ;/BIT 7 FAILED TO BIT SET.
2612      ;;;SSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSS

2616 007122 000416      1$:      BR    2$           ;/BR TO END SUBTEST.
2617 007124 005037 001124      CLR    $GDDAT      ;/TRY CLEARING BIT 7.
2618                               ;/CLEAR S/B FOR TYPEOUT IF ANY.
2619                               ;/NOW READ IT BACK.
2620
2621                               ;*      MOV    $GDDAT,$BSR    ; PUT DATA FROM $GDDAT TO DEVICE REG BSR
2622                               ;*      MOV    $BSR,$BDDAT  ;READ DEVICE REG BSR,PUT DATA IN $BDDAT.
2623                               ;*      TST    $BDDAT      ;/IF ZERO-NO ERROR!
2624 007150 005737 001126
2625 007154 001401      BEQ    2$           ;/IF ZERO-NO ERROR!
2626
2627      ;;;SSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSS

2630 007156 104005      ERROR  5           ;/ERROR-CLOCK B STATUS REGISTER.
2631                               ;/BIT 7 FAILED TO CLEAR.
2632      ;;;SSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSS

```

MRINDEC-11-DRLPG-A
DRLPG.P11 T44

MACY11 27(654) 15-DEC-77 08:29 PAGE 81
*TEST THAT CLOCK B STATUS REGISTER BIT 7 CAN BE SET AND CLEARED

SEQ 0098

2636 007160
2637

H08

2S:

MRINDEC-11-DRLPG-A
DRLPG.P11 T44

MACY11 27(654) 15-DEC-77 08:29 PAGE 82
*TEST THAT CLOCK B STATUS REGISTER BIT 7 CAN BE SET AND CLEARED

SEQ 0099

J08

MRINDEC-11-DRLPG-A
DRLPG.P11 T45

MACY11 27(654) 15-DEC-77 08:29 PAGE 83
*TEST THAT CLOCK B STATUS REGISTER BIT 6 CAN BE SET AND CLEARED

SEQ 0100

2692 007266
2693

2\$:

```

2694
2695
2696
2697
2698
2699
2700
2701
2702
2703
2704
2705 007266 000004      ST46: SCOPE
2706 007270 012737 000100 001166    MOV    #100,$TIMES   ;DO 100 ITERATIONS
2707                                         ;CLEAR THE STATUS REGISTER.
2708                                         ;SET BIT 5.
2709                                         ;SET FOR ERROR TYPEOUT S/B.
2710                                         ;READ THE STATUS REGISTER.
2711 007276 012737 000040 001124      MOV    #BITS,$GDDAT
2712                                         ;*    MOV    $GDDAT,$BSR    ;/ PUT DATA FROM $GDDAT TO DEVICE REG BSR
2713                                         ;*    MOV    $BSR,$BDDAT  ;/READ DEVICE REG BSR,PUT DATA IN $BDDAT.
2714                                         ;*    CMP    $GDDAT,$BDDAT ;/DID BIT 5 AND ONLY BIT 5 SET?
2715 007324 023737 001124 001126      BEQ    IS           ;/IF SO-LETS TRY CLEARING IT.
2716 007332 001402
2717
2718      ;;;SSSSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSS
2722 007334 104005          ERROR  5      ;/ERROR CLOCK B5 STATUS REGISTER.
2723                                         ;/BIT 5 FAILED TO BIT SET.
2724      ;;;SSSSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSS
2728 007336 000416          IS:      BR     2S       ;/BR TO END SUBTEST.
2729 007340 005037 001124      CLR    $GDDAT  ;/TRY CLEARING BIT 5.
2730                                         ;/CLEAR S/B FOR TYPEOUT IF ANY.
2731                                         ;/NOW READ IT BACK.
2732
2733                                         ;*    MOV    $GDDAT,$BSR    ;/ PUT DATA FROM $GDDAT TO DEVICE REG BSR
2734                                         ;*    MOV    $BSR,$BDDAT  ;/READ DEVICE REG BSR,PUT DATA IN $BDDAT.
2735 007364 005737 001126      BEQ    TST   2S       ;/IF ZERO-NO ERROR!
2736 007370 001401
2737
2738      ;;;SSSSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSS
2742 007372 104005          ERROR  5      ;/ERROR-CLOCK B STATUS REGISTER.
2743                                         ;/BIT 5 FAILED TO CLEAR.
2744      ;;;SSSSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSS

```

L08

MAINDEC-11-DRLPG-A
DRLPG.P11 T46

MACYII 27(654) 15-DEC-77 08:29 PAGE 85
*TEST THAT CLOCK B STATUS REGISTER BIT 5 CAN BE SET AND CLEARED

SEQ 0102

2748 007374
2749

2S:

M08

MRINDEC-11-DRLPG-A
DRLPG.P11 T46MACY11 27(654) 15-DEC-77 08:29 PAGE 86
*TEST THAT CLOCK B STATUS REGISTER BIT 5 CAN BE SET AND CLEARED

SEQ 0103

```

2750
2751
2752
2753
2754
2755
2756
2757
2758
2759
2760
2761 007374 000004
2762 007376 012737 000100 001166      TST47: SCOPE
2763
2764
2765
2766
2767 007404 012737 000020 001124      MOV     #100,$TIMES    ;DO 100 ITERATIONS
2768
2769
2770
2771 007432 023737 001124 001126      ;*     MOV     $GDDAT,$BSR    ;/CLEAR THE STATUS REGISTER.
2772 007440 001402
2773
2774      ;*     MOV     $BSR,$BDDAT    ;/SET BIT 4
2775      ;*     CMP     $GDDAT,$BDDAT    ;/SET FOR ERROR TYPEOUT S/B.
2776      ;*     BEQ     1S          ;/READ THE STATUS REGISTER.
2777      ;;;$$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$$
2778 007442 104005
2779
2780      ;;;$$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$$
2781
2782
2783 007444 000416
2784 007446 005037 001124      1S:   BR     2S          ;/BR TO END SUBTEST.
2785
2786 007446
2787
2788
2789
2790
2791 007472 005737 001126      ;*     CLR     $GDDAT    ;/TRY CLEARING BIT 4.
2792 007476 001401
2793
2794      ;*     MOV     $GDDAT,$BSR    ;/CLEAR S/B FOR TYPEOUT IF ANY.
2795      ;*     MOV     $BSR,$BDDAT    ;/NOW READ IT BACK.
2796      ;*     TST     $BDDAT
2797      ;*     BEQ     2S          ;/PUT DATA FROM $GDDAT TO DEVICE REG BSR
2798      ;;;$$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$$
2799 007500 104005
2800
2801      ;;;$$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$$

```

N08

MAINDEC-11-DRLPG-A
DRLPG.P11 TH7

MACY11 27(654) 15-DEC-77 08:29 PAGE 87
*TEST THAT CLOCK B STATUS REGISTER BIT 4 CAN BE SET AND CLEARED

SEQ 0104

2804 007502
2805

25:

MAINDEC-11-DRLPG-A
DRLPG.P11 T47MACY11 27(654) 15-DEC-77 08:29 PAGE 88
*TEST THAT CLOCK B STATUS REGISTER BIT 4 CAN BE SET AND CLEARED

SEQ 0105

```

2806
2807
2808
2809
2810
2811
2812
2813
2814
2815
2816
2817 007502 000004      *TEST SO      *TEST THAT CLOCK B STATUS REGISTER BIT 3 CAN BE SET AND CLEARED
2818 007504 012737 000100 001166      *CLOCK B STATUS REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
2819      *F/FS OR GATES
2820      * PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
2821
2822
2823
2824
2825
2826
2827
2828
2829
2830      ****
2831 007512 012737 000010 001124      TST50: SCOPE      MOV     #100,$TIMES    ;;DO 100 ITERATIONS
2832          ;*      MOV     #BIT3,$GDDAT   ;/CLEAR THE STATUS REGISTER.
2833          ;*      MOV     $GDDAT,$BSR    ;/SET BIT 3.
2834          ;*      MOV     $BSR,$BDDAT   ;/SET FOR ERROR TYPEOUT S/B.
2835          ;*      CMP     $BDDAT,$BDDAT  ;/READ THE STATUS REGISTER.
2836          ;*      BEQ     1S           ;/PUT DATA FROM $GDDAT TO DEVICE REG BSR
2837          ;*      BEQ     1S           ;/READ DEVICE REG BSR,PUT DATA IN $BDDAT.
2838          ;*      BEQ     1S           ;/DID BIT 3 AND ONLY BIT 3 SET?
2839          ;*      BEQ     1S           ;/IF SO-LETS TRY CLEARING IT.
2840          ;;;$SSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSS
2841 007550 104005          ERROR    5           ;/ERROR CLOCK BS STATUS REGISTER.
2842          ;;;$SSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSS
2843
2844
2845
2846
2847
2848
2849
2850      1S:      BR     2S           ;/BR TO END SUBTEST.
2851      007552 000416      CLR     $GDDAT   ;/TRY CLEARING BIT 3.
2852      007554 005037 001124      ;*      MOV     $GDDAT,$BSR   ;/CLEAR S/B FOR TYPEOUT IF ANY.
2853          ;*      MOV     $BSR,$BDDAT  ;/NOW READ IT BACK.
2854          ;*      TST     $BDDAT   ;/PUT DATA FROM $GDDAT TO DEVICE REG BSR
2855          ;*      BEQ     2S           ;/READ DEVICE REG BSR,PUT DATA IN $BDDAT.
2856          ;*      BEQ     2S           ;/IF ZERO-NO ERROR!
2857          ;;;$SSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSS
2858 007606 104005          ERROR    5           ;/ERROR-CLOCK B STATUS REGISTER.
2859          ;;;$SSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSS

```

C09

MRINDEC-11-DRLPG-A
DRLPG.P11 TSO

MACY11 27(654) 15-DEC-77 08:29 PAGE 89
*TEST THAT CLOCK B STATUS REGISTER BIT 3 CAN BE SET AND CLEARED

SEQ 0106

2860 007610
2861

2\$:

```

2862
2863
2864      *TEST 51      *TEST THAT CLOCK B STATUS REGISTER BIT 2 CAN BE SET AND CLEARED
2865
2866      *CLOCK B STATUS REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
2867      *F/FS OR GATES
2868
2869      * PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
2870
2871
2872      ****
2873 007610 000004 000100 001166 TST51: SCOPE
2874 007612 012737          MOV    #100,$TIMES   ;DO 100 ITERATIONS
2875                      ;CLEAR THE STATUS REGISTER.
2876                      ;SET BIT 2.
2877                      ;SET FOR ERROR TYPEOUT S/B.
2878                      ;READ THE STATUS REGISTER.
2879 007620 012737 000004 001124      MOV    #BIT2,$GDDAT
2880
2881          ;*      MOV    $GDDAT,$BSR    ; PUT DATA FROM $GDDAT TO DEVICE REG BSR
2882
2883 007646 023737 001124 001126      ;*      MOV    $BSR,$BDDAT    ;READ DEVICE REG BSR,PUT DATA IN $BDDAT.
2884          CMP    $GDDAT,$BDDAT    ;DID BIT 2 AND ONLY BIT 2 SET?
2885 007654 001402          BEQ    1S        ;IF SO-LETS TRY CLEARING IT.
2886
2887      ;;;$$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$$
2888
2889 007656 104005          ERROR  5        ;/ERROR CLOCK BS STATUS REGISTER.
2890
2891          ;;,$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$
2892
2893
2894
2895
2896 007660 000416          1S:    BR     2S        ;/BR TO END SUBTEST.
2897 007662 005037 001124          CLR    $GDDAT    ;TRY CLEARING BIT 2.
2898          ;*      MOV    $GDDAT,$BSR    ;CLEAR S/B FOR TYPEOUT IF ANY.
2899          ;*      TST    $BSR,$BDDAT    ;NOW READ IT BACK.
2900
2901          ;*      MOV    $BSR,$BDDAT    ; PUT DATA FROM $GDDAT TO DEVICE REG BSR
2902
2903 007706 005737 001126          ;*      BEQ    2S        ;READ DEVICE REG BSR,PUT DATA IN $BDDAT.
2904 007712 001401          ;*      TST    $BDDAT,$BSR    ;/IF ZERO-NO ERROR!
2905
2906
2907      ;;;$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$
2908
2909 007714 104005          ERROR  5        ;/ERROR-CLOCK B STATUS REGISTER.
2910
2911          ;;,$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$
2912

```

E09

MRINDEC-11-DRLPG-A
DRLPG.P11 T51

MACY11 27(654) 15-DEC-77 08:29 PAGE 91
*TEST THAT CLOCK B STATUS REGISTER BIT 2 CAN BE SET AND CLEARED

SEQ 0108

2916 007716
2917

2\$:

F09

G09

MAINDEC-11-DRLPG-A
DRLPG.P11 T52

MACY11 27(654) 15-DEC-77 08:29 PAGE 93
*TEST THAT CLOCK B STATUS REGISTER BIT 1 CAN BE SET AND CLEARED

SEQ 0110

2972 010024
2973

2\$:

```

2974
2975
2976
2977
2978
2979
2980
2981
2982
2983
2984
2985 010024 000004
2986 010026 012737 000100 001166 TST53: SCOPE
2987           MOV    #100,$TIMES      ;DO 100 ITERATIONS
2988           ;/CLEAR THE STATUS REGISTER.
2989           ;/SET BIT 0.
2990           ;/SET FOR ERROR TYPEOUT S/B.
2991           ;/READ THE STATUS REGISTER.
2992
2993 010034 012737 000001 001124      MOV    #BIT0,$GDDAT
2994           ;*      MOV    $GDDAT,$BSR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG BSR
2995           ;*      MOV    $BSR,$BDDAT      ;/READ DEVICE REG BSR,PUT DATA IN $BDDAT.
2996 010062 023737 001124 001126      CMP    $GDDAT,$BDDAT
2997 010070 001402                   BEQ    1$          ;/DID BIT 0 AND ONLY BIT 0 SET?
2998           ;/IF SO-LETS TRY CLEARING IT.

       ;;;SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSS

3002 010072 104005                  ERROR  5          ;/ERROR CLOCK BS STATUS REGISTER.
3003
3004       ;;;SSSSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSS

3008 010074 000416
3009 010076 005037 001124      1$: BR     2$          ;/BR TO END SUBTEST.
3010 010076                   CLR    $GDDAT      ;/TRY CLEARING BIT 0.
3011           ;/CLEAR S/B FOR TYPEOUT IF ANY.
3012           ;/NOW READ IT BACK.
3013           ;*      MOV    $GDDAT,$BSR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG BSR
3014           ;*      MOV    $BSR,$BDDAT      ;/READ DEVICE REG BSR,PUT DATA IN $BDDAT.
3015 010122 005737 001126      TST    $BDDAT      ;/IF ZERO-NO ERROR!
3016 010126 001401                   BEQ    2$          ;/IF ZERO-NO ERROR!

       ;;;SSSSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSS

3022 010130 104005                  ERROR  5          ;/ERROR-CLOCK B STATUS REGISTER.
3023
3024       ;;;SSSSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSS

```

I09

MRINDEC-11-DRLPG-A
DRLPG.P11 T53

MACY11 27(654) 15-DEC-77 08:29 PAGE 95
*TEST THAT CLOCK B STATUS REGISTER BIT 0 CAN BE SET AND CLEARED

SEQ 0112

3028 010132

2S:

```

3029
3030
3031
3032
3033
3034
3035
3036
3037
3038
3039
3040 010132 000004
3041 010134 012737 000100 001166
3042
3043
3044
3045
3046 010142 012737 000001 001124
3047
3048
3049
3050
3051 010170 023737 001124 001126
3052 010176 001402
3053
3054: SCOPE
3055   MOV    #100,$TIMES      ;DO 100 ITERATIONS
3056   ;/CLEAR THE BUFFER REGISTER.
3057   ;/SET BIT 0.
3058   ;/SET FOR ERROR TYPEOUT S/B.
3059   ;/READ THE BUFFER REGISTER.

3060   TST54: MOV    #BIT0,$GDDAT
3061   ;*     MOV    $GDDAT,$BBR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG BBR
3062   ;*     MOV    $BBR,$BDDAT      ;/READ DEVICE REG BBR,PUT DATA IN $BDDAT.
3063   ;*     CMP    $GDDAT,$BDDAT    ;/DID BIT 0 AND ONLY BIT 0 SET?
3064   ;*     BEQ    1S               ;/IF SO-LETS TRY CLEARING IT.

3065   1S:    BR     2S               ;/BR TO END SUBTEST.
3066   ;*     CLR    $GDDAT      ;/TRY CLEARING BIT 0.
3067   ;*     CLR    $GDDAT      ;/CLEAR S/B FOR TYPEOUT IF ANY.
3068   ;*     CLR    $GDDAT      ;/NOW READ IT BACK.
3069   ;*     MOV    $GDDAT,$BBR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG BBR
3070   ;*     MOV    $BBR,$BDDAT      ;/READ DEVICE REG BBR,PUT DATA IN $BDDAT.
3071   ;*     TST    $BDDAT      ;/IF ZERO-NO ERROR!
3072   ;*     BEQ    2S               ;/IF ZERO-NO ERROR!

3073   ;;,$$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$

3074   010200 104006
3075
3076   ERROR  6               ;/ERROR CLOCK B BUFFER REGISTER.
3077   ;/BIT 0 FAILED TO SET.

3078   ;;,$$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$

3079   010202 000416
3080   010204 005037 001124
3081   1S:    BR     2S               ;/BR TO END SUBTEST.
3082   ;*     CLR    $GDDAT      ;/TRY CLEARING BIT 0.
3083   ;*     CLR    $GDDAT      ;/CLEAR S/B FOR TYPEOUT IF ANY.
3084   ;*     CLR    $GDDAT      ;/NOW READ IT BACK.
3085   ;*     MOV    $GDDAT,$BBR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG BBR
3086   ;*     MOV    $BBR,$BDDAT      ;/READ DEVICE REG BBR,PUT DATA IN $BDDAT.
3087   ;*     TST    $BDDAT      ;/IF ZERO-NO ERROR!
3088   ;*     BEQ    2S               ;/IF ZERO-NO ERROR!

3089   ;;,$$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$

3090   010236 104006
3091
3092   ERROR  6               ;/ERROR-CLOCK B BUFFER REGISTER.
3093   ;/BIT 0 FAILED TO CLEAR.

3094   ;;,$$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$

```

K09

MAINDEC-11-DRLPG-A
DRLPG.P11 T54

MACY11 27(654) 15-DEC-77 08:29 PAGE 97
*TEST THAT CLOCK B BUFFER REGISTER BIT 0 CAN BE SET AND CLEARED

SEQ 0114

3083 010240

25:

MRINDEC-11-DRLPG-A
DRLPG.P11 T54MACY11 27(654) 15-DEC-77 08:29 PAGE 98
*TEST THAT CLOCK B BUFFER REGISTER BIT 0 CAN BE SET AND CLEARED

SEQ 0115

```

3084
3085
3086
3087
3088
3089
3090
3091
3092
3093
3094
3095 010240 000004
3096 010242 012737 000100 001166      ;TST55: SCOPE
3097                                     MOV     #100,$TIMES    ;DO 100 ITERATIONS
3098                                     ;/CLEAR THE BUFFER REGISTER.
3099                                     ;/SET BIT 1.
3100                                     ;/SET FOR ERROR TYPEOUT S/B.
3101                                     ;/READ THE BUFFER REGISTER.
3102
3103 010250 012737 000002 001124      MOV     #BIT1,$GDDAT   ;/ PUT DATA FROM $GDDAT TO DEVICE REG BBR
3104                                     ;*
3105 010276 023737 001124 001126      ;*   MOV     $GDDAT,0BBR    ;/READ DEVICE REG BBR PUT DATA IN $BDDAT.
3106                                     ;*   CMP     0BBR,$BDDAT   ;/DID BIT 1 AND ONLY BIT 1 SET?
3107 010304 001402                   BEQ     1S           ;/IF SO-LETS TRY CLEARING IT.
3108                                     ;; ;$$$$$$$$$$$$$$$$$$$>> ERROR <<$$$$$$$$$$$$$$$$$$$

3112 010306 104006                  ERROR   6           ;/ERROR CLOCK B5 BUFFER REGISTER.
3113                                     ;/BIT 1 FAILED TO BIT SET.
3114                                     ;; ;$$$$$$$$$$$$$$$$$$$>> ERROR <<$$$$$$$$$$$$$$$$$$$

3118 010310 000416
3119 010312
3120 010312 005037 001124      1S:   BR     2S           ;/BR TO END SUBTEST.
3121                                     CLR     $GDDAT    ;/TRY CLEARING BIT 1.
3122                                     ;/CLEAR S/B FOR TYPEOUT IF ANY.
3123                                     ;/NOW READ IT BACK.
3124
3125 010336 005737 001126      ;*   MOV     $GDDAT,0E,BR   ;/ PUT DATA FROM $GDDAT TO DEVICE REG BBR
3126 010342 001401                   TST     0BBR,$EDDAT   ;/READ DEVICE REG BBR,PUT DATA IN $BDDAT.
3127                                     BEQ     2S           ;/IF ZERO-NO ERROR!
3128                                     ;; ;$$$$$$$$$$$$$$$$$$$>> ERROR <<$$$$$$$$$$$$$$$$$$$

3132 010344 104006                  ERROR   6           ;/ERROR-CLOCK B BUFFER REGISTER.
3133                                     ;/BIT 1 FAILED TO CLEAR.
3134                                     ;; ;$$$$$$$$$$$$$$$$$$$>> ERROR <<$$$$$$$$$$$$$$$$$$$

```

MRINDEC-11-DRLPG-A
DRLPG.P11 TSS

M09

MACY11 27(654) 15-DEC-77 08:29 PAGE 99
*TEST THAT CLOCK B BUFFER REGISTER BIT 1 CAN BE SET AND CLEARED

SEQ 0116

3138 010346

2\$:

```

3139
3140
3141
3142
3143
3144
3145
3146
3147
3148
3149
3150 010346 000004
3151 010350 012737 000100 001166      *#*****
3152                               TEST 56      *TES: THAT CLOCK B BUFFER REGISTER BIT 2 CAN BE SET AND CLEARED
3153
3154
3155
3156
3157
3158
3159
3160
3161
3162
3163      *CLOCK B BUFFER REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
            *F/FS OR GATES
            * PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
            *#
            *#*****TST56: SCOPE
            *#*****MOV    #100,$TIMES      ;DO 100 ITERATIONS
            *#*****CLEAR THE BUFFER REGISTER.
            *#*****SET BIT 2.
            *#*****SET FOR ERROR TYPEOUT S/B.
            *#*****READ THE BUFFER REGISTER.

010356 012737 000004 001124      MOV    #BIT2,$GDDAT      ;/ PUT DATA FROM $GDDAT TO DEVICE REG BBR
;*      MOV    $GDDAT,$BBR      ;/ READ DEVICE REG BBR,PUT DATA IN $BDDAT.
;*      MOV    $BBR,$BDDAT      ;/ DID BIT 2 AND ONLY BIT 2 SET?
;*      CMP    $GDDAT,$BDDAT      ;/IF SO-LETS TRY CLEARING IT.
;*      BEQ    1$                  ;/IF ZERO-NO ERROR!
;*      ;;;SSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSS

3167 010414 104006      ERROR   6      ;/ERROR CLOCK B BUFFER REGISTER.
3168
3169      ;/BIT 2 FAILED TO BIT SET.

      ;;;SSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSS

3173 010416 000416
3174 010420 005037 001124      1$:      BR    2$      ;/BR TO END SUBTEST.
3175
3176      CLR    $GDDAT      ;/TRY CLEARING BIT 2.
3177
3178      ;*      MOV    $GDDAT,$BBR      ;/ CLEAR S/B FOR TYPEOUT IF ANY.
3179
3180      ;*      MOV    $BBR,$BDDAT      ;/NOW READ IT BACK.
3181 010444 005737 001126      ;*      TST    $BDDAT      ;/ PUT DATA FROM $GDDAT TO DEVICE REG BBR
3182 010450 001401      BEQ    2$      ;/READ DEVICE REG BBR,PUT DATA IN $BDDAT.
3183
            ;/IF ZERO-NO ERROR!
;*      ;;;SSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSS

3187 010452 104006      ERROR   6      ;/ERROR-CLOCK B BUFFER REGISTER.
3188
3189      ;/BIT 2 FAILED TO CLEAR.

      ;;;SSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSS

```

B10

MAINDEC-11-DRLPG-A
DRLPG.P11 T56

MACY11 27(654) 15-DEC-77 08:29 PAGE 101
*TEST THAT CLOCK 8 BUFFER REGISTER BIT 2 CAN BE SET AND CLEARED

SEQ 0118

3193 010454

2\$:

MAINDEC-11-DRLPG-A
DRLPG.P11 T56MACY11 27(654) 15-DEC-77 08:29 PAGE 102
*TEST THAT CLOCK B BUFFER REGISTER BIT 2 CAN BE SET AND CLEARED

SEQ 0119

```

3194      ;/*
3195      :*****TEST 57 *****TEST THAT CLOCK B BUFFER REGISTER BIT 3 CAN BE SET AND CLEARED
3196      *
3197      *CLOCK B BUFFER REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
3198      *F/FS OR GATES
3199      *
3200      * PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
3201      *
3202      *
3203      *
3204      :*****ST57: SCOPE*****
3205 010454 000004      000100 001166      MOV    #100,$TIMES   ;DO 100 ITERATIONS
3206 010456 012737      000100 001166      ;/CLEAR THE BUFFER REGISTER.
3207                      MOV    #BIT3,$GDDAT  ;/SET BIT 3.
3208                      ;/SET FOR ERROR TIMEOUT S/B.
3209                      ;/READ THE BUFFER REGISTER.
3210
3211 010464 012737      000010 001124      MOV    #BIT3,$GDDAT
3212
3213                      ;*      MOV    $GDDAT,$BBR   ;/ PUT DATA FROM $GDDAT TO DEVICE REG BBR
3214
3215 010512 023737      001124 001126      ;*      MOV    $BBR,$BDDAT  ;/READ DEVICE REG BBR,PUT DATA IN $BDDAT.
3216 010520 001402      001124 001126      CMP    $GDDAT,$BDDAT  ;/DID BIT 3 AND ONLY BIT 3 SET?
3217                      BEQ    1$          ;/IF SO-LETS TRY CLEARING IT.
3218
3219      ;;;$$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$$$$$
3220
3221 010522 104006      ERROR   6           ;/ERROR CLOCK B5 BUFFER REGISTER.
3222
3223      ;;;$$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$$$$$
3224
3225 010524 000416      1$:      BR    2$          ;/BR TO END SUBTEST.
3226 010526 005037      001124      CLR    $GDDAT  ;/TRY CLEARING BIT 3.
3227
3228      ;*      MOV    $GDDAT,$BBR   ;/CLEAR S/B FOR TIMEOUT IF ANY.
3229      ;*      MOV    $BBR,$BDDAT  ;/NOW READ IT BACK.
3230
3231 010552 005737      001126      TST    $BDDAT  ;/ PUT DATA FROM $GDDAT TO DEVICE REG BBR
3232 010556 001401      001126      BEQ    2$          ;/READ DEVICE REG BBR,PUT DATA IN $BDDAT.
3233
3234      ;;,$$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$$$$$
3235
3236 010560 104006      ERROR   6           ;/ERROR-CLOCK B BUFFER REGISTER.
3237
3238      ;;,$$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$$$$$
3239
3240
3241
3242
3243
3244

```

MAINDEC-11-DRLPG-A
DRLPG.P11 T57

3248 010562

MACY11 27(654) 15-DEC-77 08:29 PAGE 103
*TEST THAT CLOCK B BUFFER REGISTER BIT 3 CAN BE SET AND CLEARED

SEQ 0120

D10

2\$:

```

3249
3250      *****/*****
3251      *TEST 60      *TEST THAT CLOCK B BUFFER REGISTER BIT 4 CAN BE SET AND CLEARED
3252
3253      *CLOCK B BUFFER REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
3254      *F/FS OR GATES
3255
3256      * PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
3257
3258
3259      *****/
3260 010562 000004      TST60: SCOPE
3261 010564 012737 000100 001166      MOV    #100,$TIMES   ;DO 100 ITERATIONS
3262                      ;CLEAR THE BUFFER REGISTER.
3263                      ;SET BIT 4.
3264                      ;SET FOR ERROR TYPEOUT S/B.
3265                      ;READ THE BUFFER REGISTER.
3266 010572 012737 000020 001124      MOV    #BIT4,SGDDAT
3267                      ;*      MOV    SGDDAT,ABBR   ;/ PUT DATA FROM SGDDAT TO DEVICE REG BBR
3268                      ;*      MOV    ABBR,$BODDAT ;/READ DEVICE REG BBR,PUT DATA IN $BODDAT.
3269                      ;*      CMP    SGDDAT,$BODDAT ;/DID BIT 4 AND ONLY BIT 4 SET?
3270 010620 023737 001124 001126      BEQ    1S           ;/IF SO-LETS TRY CLEARING IT.
3271 010626 001402
3272
3273      ;;;$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$>
3274
3275 010630 104006      ERROR  6           ;/ERROR CLOCK BS BUFFER REGISTER.
3276                      ;/BIT 4 FAILED TO BIT SET.
3277      ;;;$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$>
3278
3279
3280 010632 000416
3281 010634 005037 001124      1S:    BR    2$           ;/BR TO END SUBTEST.
3282                      ;*      CLR    SGDDAT        ;/TRY CLEARING BIT 4.
3283                      ;*      ;/CLEAR S/B FOR TYPEOUT IF ANY.
3284                      ;*      ;/NOW READ IT BACK.
3285                      ;*      MOV    SGDDAT,ABBR   ;/ PUT DATA FROM SGDDAT TO DEVICE REG BBR
3286                      ;*      MOV    ABBR,$BODDAT ;/READ DEVICE REG BBR,PUT DATA IN $BODDAT.
3287 010660 005737 001126      BEQ    2$           ;/IF ZERO-NO ERROR!
3288 010664 001401
3289
3290      ;;;$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$>
3291
3292 010666 104006      ERROR  6           ;/ERROR-CLOCK B BUFFER REGISTER.
3293                      ;/BIT 4 FAILED TO CLEAR.
3294
3295      ;;;$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$>

```

F10

MAINDEC-11-DRLPG-A
DRLPG.P11 T60

MACY11 27(654) 15-DEC-77 08:29 PAGE 105
*TEST THAT CLOCK B BUFFER REGISTER BIT 4 CAN BE SET AND CLEARED

SEQ 0122

3303 010670

2\$:

MAINDEC-11-DRLPG-A
DRLPG.P11 T60MACY11 27(654) 15-DEC-77 08:29 PAGE 106
*TEST THAT CLOCK B BUFFER REGISTER BIT 4 CAN BE SET AND CLEARED

SEQ 0123

```

3304
3305
3306 ;*:*****;*
3307 ;*:TEST 61      *TEST THAT CLOCK B BUFFER REGISTER BIT 5 CAN BE SET AND CLEARED
3308 ;*:CLOCK B BUFFER REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
3309 ;*:F/FS OR GATES
3310 ;*:
3311 ;*: PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
3312 ;*:
3313 ;*:
3314 ;*:*****;*
3315 010670 000004
3316 010672 012737 000100 001166    TST61: SCOPE
3317           MOV     #100,$TIMES   ;DO 100 ITERATIONS
3318           ;CLEAR THE BUFFER REGISTER.
3319           ;SET BIT 5.
3320           ;SET FOR ERROR TIMEOUT S/B.
3321           ;READ THE BUFFER REGISTER.
3322
3323 010700 012737 000040 001124      MOV     #BITS,$GDDAT
3324           ;*   MOV     $GDDAT,$BBR    ;/ PUT DATA FROM $GDDAT TO DEVICE REG BBR
3325 010726 023737 001124 001126      ;*   MOV     $BBR,$BDDAT  ;/READ DEVICE REG BBR,PUT DATA IN $BDDAT.
3326 010734 001402                   CMP     $GDDAT,$BDDAT ;/DID BIT 5 AND ONLY BIT 5 SET?
3327           BEQ     1$                 ;/IF SO-LETS TRY CLEARING IT.
3328           ;;;$$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$$

3332 010736 104006                  ERROR   6             ;/ERROR CLOCK BS BUFFER REGISTER.
3333           ;BIT 5 FAILED TO BIT SET.
3334           ;;;$$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$$

3338 010740 000416
3339 010742 005037 001124          1$:   BR     2$             ;/BR TO END SUBTEST.
3340           CLR     $GDDAT          ;/TRY CLEARING BIT 5.
3341           ;/CLEAR S/B FOR TIMEOUT IF ANY.
3342           ;/NOW READ IT BACK.
3343           ;*   MOV     $GDDAT,$BBR    ;/ PUT DATA FROM $GDDAT TO DEVICE REG BBR
3344           ;*   MOV     $BBR,$BDDAT  ;/READ DEVICE REG BBR,PUT DATA IN $BDDAT.
3345 010766 005737 001126          TST     $BDDAT          ;/IF ZERO-NO ERROR!
3346 010772 001401                   BEQ     2$             ;/IF ZERO-NO ERROR!
3347           ;;;$$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$$

3352 010774 104006                  ERROR   6             ;/ERROR-CLOCK B BUFFER REGISTER.
3353           ;BIT 5 FAILED TO CLEAR.
3354           ;;;$$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$$

```

MAINDEC-11-DRLPG-A
DRLPG.P11 T61

H10

MACY11 27(654) 15-DEC-77 08:29 PAGE 107
*TEST THAT CLOCK B BUFFER REGISTER BIT 5 CAN BE SET AND CLEARED

3358 010776

SEQ 0124

2\$:

MAINDEC-11-DRLPG-A
DRLPG.P11 T61MACY11 27(654) 15-DEC-77 08:29 PAGE 108
*TEST THAT CLOCK B BUFFER REGISTER BIT 5 CAN BE SET AND CLEARED

SEQ 0125

```

3359
3360
3361
3362
3363
3364
3365
3366
3367
3368
3369
3370 010776 000004
3371 011000 012737 000100 001166      *TEST 62      *TEST THAT CLOCK B BUFFER REGISTER BIT 6 CAN BE SET AND CLEARED
3372
3373
3374
3375
3376
3377
3378
3379
3380
3381
3382
3383      *CLOCK B BUFFER REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
            *F/FS OR GATES
            * PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
            * ****
            *ST62: SCOPE
                  MOV      #100,$TIMES    ;;DO 100 ITERATIONS
                  ;/CLEAR THE BUFFER REGISTER.
                  ;/SET BIT 6.
                  ;/SET FOR ERROR TYPEOUT S/B.
                  ;/READ THE BUFFER REGISTER.

011006 012737 000100 001124      MOV      #BIT6,$GDDAT    ;/ PUT DATA FROM $GDDAT TO DEVICE REG BBR
;*      MOV      $GDDAT,$BBR      ;/ READ DEVICE REG BBR,PUT DATA IN $BDDAT.
;*      MOV      $BBR,$BDDAT    ;/ DID BIT 6 AND ONLY BIT 6 SET?
;*      CMP      $GDDAT,$BDDAT  ;/IF SO-LETS TRY CLEARING IT.
;*      BEQ      1$              ;; ;SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSS

3387 011044 104006      ERROR      6      ;/ERROR CLOCK BS BUFFER REGISTER.
3388
3389      ;; ;SSSSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSS

3393 011046 000416
3394 011050 005037 001124      1$:      BR      2$      ;/BR TO END SUBTEST.
3395
3396      CLR      $GDDAT      ;/TRY CLEARING BIT 6.
3397
3398      ;*      MOV      $GDDAT,$BBR      ;/ CLEAR S/B FOR TYPEOUT IF ANY.
3399
3400      ;*      MOV      $BBR,$BDDAT    ;/NOW READ IT BACK.
3401 011074 005737 001126      ;*      TST      $BDDAT      ;/ PUT DATA FROM $GDDAT TO DEVICE REG BBR
3402 011100 001401
3403      BEQ      2$              ;/READ DEVICE REG BBR,PUT DATA IN $BDDAT.
            ;/IF ZERO-NO ERROR!
            ;; ;SSSSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSS

3407 011102 104006      ERROR      6      ;/ERROR-CLOCK B BUFFER REGISTER.
3408
3409      ;; ;SSSSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSS

```

J10

MAINDEC-11-DRLPG-A
DRLPG.P11 T62

MACY11 27(654) 15-DEC-77 08:29 PAGE 109
*TEST THAT CLOCK B BUFFER REGISTER BIT 6 CAN BE SET AND CLEARED

SEQ 0126

3413 011104

2\$:

```

3414
3415
3416
3417
3418
3419
3420
3421
3422
3423
3424
3425 011104 000004
3426 011106 012737 000100 001166      *TEST 63      *TEST THAT CLOCK B BUFFER REGISTER BIT 7 CAN BE SET AND CLEARED
3427
3428
3429
3430
3431
3432
3433
3434
3435
3436
3437
3438      ;*CLOCK B BUFFER REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
      ;*F/FS OR GATES
      ;* PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
      ;*
      ;*:*****SCOPE*****      ;*:*****SCOPE*****
      ;*:*****TST63:*****      ;*:*****TST63:*****
      ;*:*****MOV #100,$TIMES      ;:DO 100 ITERATIONS
      ;*:*****      ;/CLEAR THE BUFFER REGISTER.
      ;*:*****      ;/SET BIT 7
      ;*:*****      ;/SET FOR ERROR TYPEOUT S/B.
      ;*:*****      ;/READ THE BUFFER REGISTER.
      ;*:*****      ;/ PUT DATA FROM SGDDAT TO DEVICE REG BBR
      ;*:*****      ;/READ DEVICE REG BBR,PUT DATA IN SBDDAT.
      ;*:*****      ;/DID BIT 7 AND ONLY BIT 7 SET?
      ;*:*****      ;/IF SO-LETS TRY CLEARING IT.
      ;*:*****      ;; ;SSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSS
      ;*:*****      ;; ;SSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSS
      ;*:*****      ;/ERROR CLOCK BS BUFFER REGISTER.
      ;*:*****      ;/BIT 7 FAILED TO BIT SET.
      ;*:*****      ;; ;SSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSS
      ;*:*****      ;/TRY CLEARING BIT 7.
      ;*:*****      ;/CLEAR S/B FOR TYPEOUT IF ANY.
      ;*:*****      ;/NOW READ IT BACK.
      ;*:*****      ;/ PUT DATA FROM SGDDAT TO DEVICE REG BBR
      ;*:*****      ;/READ DEVICE REG BBR,PUT DATA IN SBDDAT.
      ;*:*****      ;/IF ZERO-NO ERROR!
      ;*:*****      ;; ;SSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSS
      ;*:*****      ;/ERROR-CLOCK B BUFFER REGISTER.
      ;*:*****      ;/BIT 7 FAILED TO CLEAR.
      ;*:*****      ;; ;SSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSS

```

MAINDEC-11-DRLPG-A
DRLPG.P11 T63MACY11 27(654) 15-DEC-77 08:29 PAGE 111
*TEST THAT CLOCK B BUFFER REGISTER BIT 7 CAN BE SET AND CLEARED

SEQ 0128

```

3468 011212      2$:
3469      :SBTTL *
3470      :SBTTL * PHASE 2 ADVANCED BASIC LOGIC TESTS
3471      :SBTTL *
3472
3473
3474      ;*****TEST 64 *****TEST THAT CLOCK A'S COUNT REGISTER IS CLEAR*****
3475
3476
3477
3478      ;*CLOCK A COUNT REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
3479      ;*F/FS OR GATES
3480
3481      ;* PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
3482      ;*
3483
3484
3485      ;*****TEST 64 *****TEST THAT CLOCK A'S COUNT REGISTER IS CLEAR*****
3486 011212 000004 011214 012737 000002 001166    T$T64: SCOPE      MOV      #2,$TIMES   ;;DO 2 ITERATIONS
3487
3488
3489      ;SELECT MODE 0.
3490      ;CLEAR THE BUFFER REGISTER. BUFFER
3491      ;REGISTER WILL BE TRANSFERRED TO
3492      ;COUNT REGISTER SINCE THIS IS MODE 0.
3493 011222 005037 001124      CLR      $GDDAT
3494
3495      ;*      MOV      $GDDAT,$ASR    ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
3496
3497      ;*      MOV      $GDDAT,$ABR    ;/ PUT DATA FROM $GDDAT TO DEVICE REG ABR
3498
3499 011246 005037 001124      CLR      $GDDAT    ;EXPECT TO READ BACK ALL 0'S.
3500
3501      ;READ THE COUNT REGISTER - IT SHOULD BE CLEAR.
3502
3503 011262 005737 001126      ;*      MOV      $ACR,$BDDAT    ;/READ DEVICE REG ACR,PUT DATA IN $BDDAT.
3504      TST      $BDDAT
3505      BEQ      1$          ;BR IF YES TO NEXT TEST
3506
3507      ;;;$$$$$$$$$$$$$$$$$$>> ERROR <<$$$$$$$$$$$$$$$$$$>>
3508 011270 104004      ERROR    4          ;ERROR - CLOCK A'S COUNTER REGISTER
3509      ;NOT CLEAR.
3510
3511
3512
3513      ;;;$$$$$$$$$$$$$$$$$$>> ERROR <<$$$$$$$$$$$$$$$$$$>>
3514
3515 011272      1$:
3516
3517      ;*****TEST 65 *****TEST CLOCK A'S COUNT REGISTER WITH 125252 PATTERN
3518
3519
3520
3521

```

MAINDEC-11-DRLPG-A
DRLPG.P11 T65

MACY11 27(654) 15-DEC-77 08:29 PAGE 112
*TEST CLOCK A'S COUNT REGISTER WITH 125252 PATTERN

SEQ 0129

M10

3522
3523
3524
3525
3526
3527
3528
3529
3530
3531 011272 000004 ;*****
3532 011274 012737 000100 001166 *TEST65: SCOPE MOV #100,\$TIMES ;;DO 100 ITERATIONS
3533
3534
3535
3536
3537
3538 :SELECT MODE 0.
3539 011302 005037 001124 CLR \$GDDAT
3540
3541 ;* MOV \$GDDAT,\$ASR ;/ PUT DATA FROM \$GDDAT TO DEVICE REG ASR
3542 011316 012737 125252 001124 MOV #125252,\$GDDAT ;SET EXPECTED TO PATTERN IN CASE OF
3543
3544 NEED OF ERROR TYPEOUT.
3545 ;READ THE COUNT REGISTER
3546
3547 ;* MOV \$GDDAT,\$ABR ;/ PUT DATA FROM \$GDDAT TO DEVICE REG ABR
3548 ;* MOV \$ACR,\$BDDAT ;/READ DEVICE REG ACR,PUT DATA IN \$BDDAT.
3549
3550 011344 023737 001124 001126 CMP \$GDDAT,\$BDDAT ;DID ALL THE BITS AND NO OTHER BITS
3551
3552 011352 001401 BEQ 1\$;COME THROUGH?
3553
3554 ;BR IF YES TO NEXT TEST.
3555
3556 ;;;\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$>> ERROR <<\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$
3557 011354 104004
3558
3559
3560
3561
3562
3563
3564
3565
3566
3567 011356 1\$:
3568
3569
3570
3571
3572
3573
3574
3575 ;*****
;*TEST 66 *TEST CLOCK A'S COUNT REGISTER WITH 052525 PATTERN
;*CLOCK A COUNT REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
;*F/FS OR GATES
;*

MAINDEC-11-DRLPG-A
DRLPG.P11 T66MACY11 27(654) 15-DEC-77 08:29 PAGE 113
*TEST CLOCK A'S COUNT REGISTER WITH 052525 PATTERN

SEQ 0130

```

3576 ;* PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
3577 ;*
3578 ;*
3579 ;*
3580 ;*****
3581 011356 000004 15T66: SCOPE
3582 011360 012737 000050 001166 MOV #50,$TIMES ;;DO 50 ITERATIONS
3583 ;SELECT MODE 0.
3584
3585 011366 005037 001124 CLR $GDDAT
3586 ;*
3587 ;*
3588 ;*
3589 ;*
3590 ;*
3591 ;*
3592 ;*
3593 011402 012737 052525 001124 MOV #052525,$GDDAT ;SET EXPECTED TO PATTERN IN CASE OF
3594 ;NEED OF ERROR TYPEOUT.
3595 ;READ THE COUNT REGISTER
3596 ;*
3597 ;*
3598 ;*
3599 ;*
3600 011430 023737 001124 001126 CMP $GDDAT,$BDDAT ;DID ALL THE BITS AND NO OTHER BITS
3601 ;COME THROUGH?
3602 011436 001401 BEQ 1$ ;BR IF YES TO nEXT TEST.
3603 ;*
3604 ;*
3605 ;* ;;;$$$$$$$$$$$$$$$$$$$>> ERROR <<$$$$$$$$$$$$$$$$$$$>>

3609 011440 104004 ERROR 4 ;DATA ERROR CLOCK A ← PATTERN "052525"
3610 ;FAILED TO TRANSFER PROPERLY BETWEEN
3611 ;BUFFER AND COUNT REGISTERS.
3612
3613 ;* ;;;$$$$$$$$$$$$$$$$$$$>> ERROR <<$$$$$$$$$$$$$$$$$$$>>

3617 011442 1$:
3618
3619
3620 ;*****
3621 ;*TEST 67 *TEST THAT CLOCK B'S COUNT REGISTER IS CLEAR
3622
3623
3624 ;*CLOCK B COUNT REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
3625 ;*F/FS OR GATES
3626
3627 ;* PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
3628 ;*
3629

```

MAINDEC-11-DRLPG-A
DRLPG.PIIMACY11 27(654) 15-DEC-77 08:29 PAGE 114
*TEST THAT CLOCK B'S COUNT REGISTER IS CLEAR

SEQ 0131

```

3630
3631
3632 011442 000004      ;*****
3633 011444 012737 000002 001166 TST67: SCOPE
3634                                     MOV     #2,$TIMES    ;;DO 2 ITERATIONS
3635                                     ;SELECT MODE 0.
3636                                     ;CLEAR THE BUFFER REGISTER. BUFFER
3637                                     ;REGISTER WILL BE TRANSFERRED TO
3638                                     ;COUNT REGISTER SINCE THIS IS MODE 0.
3639 011452 005037 001124           CLR     SGDDAT
3640                                     ;*   MOV     SGDDAT,JBZR    ;/ PUT DATA FROM SGDDAT TO DEVICE REG BSR
3641                                     ;*   MOV     SGDDAT,JBBR    ;/ PUT DATA FROM SGDDAT TO DEVICE REG BBR
3642                                     ;*   CLR     SGDDAT    ;EXPECT TO READ BACK ALL 0'S.
3643                                     ;*   TST     JBCR,SBDDAT  ;READ THE COUNT REGISTER - IT SHOULD BE CLEAR.
3644                                     ;*   BEQ     IS          ;READ DEVICE REG BCR,PUT DATA IN SBDDAT.
3645 011476 005037 001124           CLR     SGDDAT
3646                                     ;*   TST     SBDDAT    ;BR IF YES TO NEXT TEST
3647                                     ;*   BEQ     IS
3648                                     ;:;:SSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSS
3649 011512 005737 001126           CLR     SGDDAT
3650 011516 001401                 TST     SBDDAT
3651                                     BEQ     IS
3652                                     ;:;:SSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSS
3653
3654 011520 104007               ERROR    ?           ;ERROR - CLOCK B'S COUNTER REGISTER
3655                                     ;NOT CLEAR.
3656
3657
3658
3659                                     ;:;:SSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSS
3660
3661
3662
3663 011522                   IS:
3664
3665
3666
3667 ;*TEST 70      *TEST CLOCK B'S COUNT REGISTER WITH 125 PATTERN
3668
3669
3670 ;*CLOCK B COUNT REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
3671 ;*F/FS OR GATES
3672
3673 ;* PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
3674
3675
3676
3677 ;*TEST70: SCOPE
3678 011522 000004      ;*****
3679 011524 012737 000100 001166 MOV     #100,$TIMES  ;;DO 100 ITERATIONS
3680                                     ;SELECT MODE 0.
3681
3682 011532 005037 001124           CLR     SGDDAT
3683

```

MAINLEC-11-DRLPG-A
DRLPG.P11 T70

MACY11 27(654) 15-DEC-77 08:29 PAGE 115
*TEST CLOCK B'S COUNT REGISTER WITH 125 PATTERN

C11

SEQ 0132

```

3684 ;*      MOV      $GDDAT, @BSR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG BSR
3685                                         ;LOAD THE BUFFER REGISTER WITH
3686                                         ;PATTERN 125. IT WILL BE
3687                                         ;TRANSFERRED TO THE COUNT REGISTER
3688                                         ;SINCE THIS IS MODE 0.
3689
3690 011546 012737 000125 001124          MOV      #125, $GDDAT    ;SET EXPECTED TO PATTERN IN CASE OF
3691                                         ;*      MOV      $GDDAT, @BBR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG BBR
3692                                         ;NEED OF ERROR TYPEOUT
3693                                         ;READ THE COUNT REGISTER
3694
3695                                         ;*      MOV      @BCR, $BDDAT    ;/READ DEVICE REG BCR,PUT DATA IN $BDDAT.
3696
3697 011574 023737 001124 001126          CMP      $GDDAT, $BDDAT  ;DID ALL THE BITS AND NO OTHER BITS
3698                                         ;COME THROUGH?
3699 011602 001401                         BEQ      1$                 ;BR IF YES TO NEXT TEST.
3700
3701
3702
3703 ;;;$$$$$$$$$$$$$$$$$$$$$$>> ERROR <<$$$$$$$$$$$$$$$$$$>>
3704
3705 011604 104007                         ERROR    7                  ;DATA ERROR CLOCK B - PATTERN "125"
3706                                         ;FAILED TO TRANSFER PROPERLY BETWEEN
3707                                         ;BUFFER AND COUNT REGISTERS.
3708
3709
3710 ;;;$$$$$$$$$$$$$$$$$$$$$$>> ERROR <<$$$$$$$$$$$$$$$$$$>>
3711
3712 011606                               1$:
3713                                         ;*****
3714                                         ;*TEST 71           *TEST CLOCK B'S COUNT REGISTER WITH 252 PATTERN
3715                                         ;*****
3716                                         ;*CLOCK B COUNT REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
3717                                         ;*F/FS OR GATES
3718                                         ;*
3719                                         ;* PROBABLE SYNC POINT FOR THIS TEST::: "DEVICE OUT" 2 OCCURANCES PER PASS
3720                                         ;*
3721                                         ;*
3722                                         ;*
3723                                         ;*
3724                                         ;*
3725                                         ;*
3726                                         ;*****
3727 011606 000004                         TST71: SCOPE
3728 011610 012737 000100 001166          MOV      #100, $TIMES   ;;DO 100 ITERATIONS
3729                                         ;SELECT MODE 0.
3730
3731 011616 005037 001124                CLR      $GDDAT
3732                                         ;*      MOV      $GDDAT, @BSR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG BSR
3733                                         ;LOAD THE BUFFER REGISTER WITH
3734                                         ;PATTERN 252. IT WILL BE
3735                                         ;TRANSFERRED TO THE COUNT REGISTER
3736
3737

```

MAINDEC-11-DRLPG-A
DRLPG.P11 T71MACY11 27(654) 15-DEC-77 08:29 PAGE 116
*TEST CLOCK B'S COUNT REGISTER WITH 252 PATTERN

SEQ 0133

3738 ;SINCE THIS IS MODE 0.
 3739
 3740 011632 012737 000252 001124 MOV #252,\$GDDAT ;SET EXPECTED TO PATTERN IN CASE OF
 3741 ;*: MOV \$GDDAT,\$B8R ;/ PUT DATA FROM \$GDDAT TO DEVICE REG B8R
 3742 ;NEED OF ERROR TYPEOUT.
 3743 ;READ THE COUNT REGISTER
 3744
 3745 ;*: MOV \$BCR,\$BDDAT ;/READ DEVICE REG BCR,PUT DATA IN \$BDDAT.
 3746
 3747 011660 023737 001124 001126 CMP \$GDDAT,\$BDDAT ;DID ALL THE BITS AND NO OTHER BITS
 3748 ;COME THROUGH?
 3749 011666 001401 BEQ 1S ;BR IF YES TO NEXT TEST.
 3750
 3751
 3752 ;:::SSSSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSS
 3753
 3754 011670 104007 ERROR 7 ;DATA ERROR CLOCK B - PATTERN "252"
 3755 ;FAILED TO TRANSFER PROPERLY BETWEEN
 3756 ;BUFFER AND COUNT REGISTERS.
 3757
 3758
 3759
 3760 ;;;SSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSS
 3761 011672 1S:
 3762
 3763 ;*****
 3764 ;*TEST 72 *TEST THE SETTING OF MAINTENANCE STP1 IN CLOCK A BIT 15 TO SET
 3765 ;*NEW SIGNALS GENERATION OF "STP1" BY "LD STAT A" H + "BD 12" H
 3766 ;* PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 PER PASS
 3767 ;*
 3768 ;*
 3769 ;*
 3770 ;*
 3771 ;*
 3772 ;*
 3773 ;*
 3774 ;*
 3775 ;*****
 3776 011672 000004 TST72: SCOPE
 3777
 3778 011674 005037 001124 CLR \$GDDAT
 3779 ;*: MOV \$GDDAT,\$ASR ;/ PUT DATA FROM \$GDDAT TO DEVICE REG ASR
 3780 ;*: MOV \$ASR,\$GDDAT ;/READ DEVICE REG ASR,PUT DATA IN \$GDDAT.
 3781 ;MAKE SURE THE STATUS REGISTER IS CLEAR.
 3782 ;SET MAINTENANCE STP1.
 3783
 3784 011720 012737 010000 001124 MOV #BIT12,\$GDDAT
 3785 ;*: MOV \$GDDAT,\$ASR ;/ PUT DATA FROM \$GDDAT TO DEVICE REG ASR
 3786 ;DID BIT15 (STP1 FLAG) SET?
 3787
 3788 ;*: MOV \$ASR,\$BDDAT ;/READ DEVICE REG ASR,PUT DATA IN \$BDDAT.
 3789
 3790
 3791

E11

MAINDEC-11-DRLPG-A MACY11 27(654) 15-DEC-77 08:29 PAGE 117
 DRLPG.P11 T72 *TEST THE SETTING OF MAINTENANCE STP1 IN CLOCK A BIT 15 TO SET

SEQ 0134

```

3792 011746 005737 001126      TST     $BDDAT
3793 011752 100401      BMI     1S          ;BR IF YES - NEXT TEST
3794
3795      ;;;$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$>
3799 011754 104001      ERROR   1          ;ERROR - MAINTENANCE STP1 (BIT12)
3800                               ;DID NOT SET BIT15 (STP1 FLAG) CLOCK A.
3801
3802      ;;;$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$>
3806 011756      1S:
3807
3808
3809      ;*****TEST 73*****TEST THAT BIT00 IN CLOCK A STATUS REG. WILL SET WHEN BIT13 AND MAIN. ST
3810      ;TEST 73      *TEST THAT BIT00 IN CLOCK A STATUS REG. WILL SET WHEN BIT13 AND MAIN. ST
3811      ;*NEW SIGNALS "STP1" H + "ST1 ENB CNTR (1)" H DIRECT SETTING
3812      ;*                "ST1 FLAG"
3813      ;*
3814      ;* PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 PER PASS
3815      ;*
3816      ;*
3817      ;*
3818      ;*****TEST 73*****TEST THAT BIT00 IN CLOCK A STATUS REG. WILL SET WHEN BIT13 AND MAIN. ST
3819 011756 000004      TST73: SCOPE
3820
3821      ;SET "ST1 ENB COUNTER" IN CLK A'S STATUS REG.
3822      ;GENERATE A MAINTENANCE ST1.
3823      ;DID BIT00 (ENABL CNTR A) SET?
3824 011760 012737 020000 001124      MOV     #BIT13,$GDDAT
3825      ;*      MOV     $GDDAT,$ASR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
3826      ;*      BIS     #BIT12,$GDDAT      ;READ DEVICE REG ASR,PUT DATA IN $GDDAT.
3827
3828 012006 052737 010000 001124      ;*      MOV     $GDDAT,$ASR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
3829      ;*      BIS     #BIT00,$GDDAT      ;READ DEVICE REG ASR,PUT DATA IN $GDDAT.
3830
3831 012034 032737 000001 001126      ;*      MOV     $ASR,$BDDAT
3832      ;*      BNE     #BIT13,$BDDAT      ;/READ DEVICE REG ASR,PUT DATA IN $BDDAT.
3833      ;*      1S          ;BR IF YES - NEXT TEST.
3834
3835 012042 001001      ;*
3836
3837      ;;;$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$>
3841 012044 104001      ERROR   1          ;ERROR - BIT00 OF CLOCK A'S STATUS REGISTER
3842                               ;FAILED TO SET WHEN BIT13 WAS SET
3843                               ;AND A MAINTENANCE ST1 GENERATED.
3844
3845

```

MAINDEC-11-DRLPG-A
DRLPG.P11 T73 MACY11 27(654) 15-DEC-77 08:29 PAGE 118
*TEST THAT BIT00 IN CLOCK A STATUS REG. WILL SET WHEN BIT13 AND MAIN. STP1

SEQ 0135

; ; ; \$ > ERROR << \$

```

3849 012046      1$: CLR     SGDDAT      ;LEAVE SUBTEST WITH CLOCK CLEAR.
3850 012046 005037 001124      ;*      MOV     SGDDAT, DASR    ;/ PUT DATA FROM SGDDAT TO DEVICE REG ASR
3851
3852
3853
3854
3855 :***** *TEST THAT CLOCK A WILL INCREMENT - MODE 0 - RATE STP1 FIRST COUNT TEST
3856 *TEST 74      *TEST THAT CLOCK A WILL INCREMENT - MODE 0 - RATE STP1 FIRST COUNT TEST
3857
3858 :COUNT TEST - THIS IS THE VERY FIRST TIME THAT THE COUNTER
3859 :HAS BEEN ASKED TO INCREMENT! WHAT WE ARE GOING TO DO IS
3860 :CLEAR THE BUFFER, SELECT MODE 0, RATE OF STP1.
3861 :NEXT WILL GENERATE THE STP1 THROUGH MAINTENANCE MODE (WE'VE
3862 :DONE THIS BEFORE IN A PREVIOUS TEST TO SEE IF THE FLAG WOULD SET)
3863 :AND SEE IF THE COUNTER HAS INCREMENTED.
3864
3865 : PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF A"
3866
3867
3868 :***** *ST74: SCOPE
3869 012062 000004      ;CLEAR CLOCK A.
3870
3871 ;CLEAR BUFFER REGISTER.
3872
3873 012064 005037 001124      CLR     SGDDAT      ;/ PUT DATA FROM SGDDAT TO DEVICE REG ASR
3874      ;*      MOV     SGDDAT, DASR    ;/ PUT DATA FROM SGDDAT TO DEVICE REG ASR
3875      ;*      MOV     SGDDAT, DABR    ;/ PUT DATA FROM SGDDAT TO DEVICE REG ABR
3876      ;*      MOV     DASR, SGDDAT  ;SELECT: MODE0! RATE "STP1" AND ENABLE
3877      ;*      MOV     DABR, SGDDAT  ;CLOCK A TO COUNT.
3878      ;*      MOV     #15, SGDDAT  ;NOW GENERATE A MAINTENANCE STP1 - AT
3879      ;*      MOV     SGDDAT, DASR    ;THIS TIME THE CLOCK SHOULD COUNT ONCE.
3880
3881 012110 012737 000015 001124      MOV     #15, SGDDAT
3882      ;*      MOV     SGDDAT, DASR    ;/ PUT DATA FROM SGDDAT TO DEVICE REG ASR
3883      ;*      MOV     DASR, SGDDAT  ;/READ DEVICE REG ASR, PUT DATA IN SGDDAT.
3884
3885 012136 052737 010000 001124      BIS     #BIT12, SGDDAT
3886      ;*      MOV     SGDDAT, DASR    ;/ PUT DATA FROM SGDDAT TO DEVICE REG ASR
3887      ;*      MOV     #1, SGDDAT   ;FOR ERROR TIMEOUT (IF NEEDED) SET THE ...
3888      ;*      MOV     SGDDAT, DASR    ;READ THE COUNT REGISTER - SHOULD=1.
3889
3890 012154 012737 000001 001124      CMP     SBDDAT, SGDDAT
3891      ;*      BEQ     1$, SBDDAT, SGDDAT
3892      ;*      MOV     DACR, SBDDAT  ;/READ DEVICE REG ACR, PUT DATA IN SBDDAT.
3893      ;*      CMP     SBDDAT, SGDDAT
3894      ;*      BEQ     1$, SBDDAT, SGDDAT
3895      ;*      MOV     DASR, SGDDAT  ;DID THE COUNTER COUNT ONCE?
3896      ;*      BEQ     1$, SBDDAT, SGDDAT
3897      ;*      MOV     DASR, SGDDAT  ;IF YES - BR NEXT TEST.
3898
3899
3900 ; ; ; $$$$$$$$$$$$$$$$$$$$$$ > ERROR << $$$$$$$$$$$$$$$$$$$$$$
```

MAINDEC-11-DRLPG-A
DRLPG.P11 T74MACY11 27(654) 15-DEC-77 08:29 PAGE 119
*TEST THAT CLOCK A WILL INCREMENT - MODE 0 - RATE STP1 FIRST COUNT TEST

SEQ 0136

3901 012202 104011 ERROR 11 ;ERROR - COUNT A FAILED TO COUNT
 3902 ONCE, WHEN ENABLED, MODE 0
 3903 RATE "STP1" SEE ABOVE COMMENTS
 3904 FOR COMPLETE DESCRIPTION AND LIST
 3905 OF EVENTS.

:::\$> ERROR <<\$

3911 012204 1\$:
 3912
 3913
 3914 ;*****
 3915 *TEST 75 *TEST THE ABILITY OF CLOCK A TO COUNT FROM ZERO TO OVERFLOW USING M STP1
 3916 *
 3917 ;IN THIS TEST WE'LL COUNT THE COUNTER THROUGH EACH STEP
 3918 ;FROM ZERO TO OVERFLOW USING MAINTENANCE "STP1" COUNTS.
 3919 ;IT IS KNOWN THAT THE COUNTER WILL INCREMENT ONCE USING
 3920 ;THE MAINTENANCE STP1 AND THAT THE COUNTER F/FS WILL
 3921 ;PASS ALL DATA BITS.
 3922 ;UNKNOWN IS THE ABILITY OF THE F/F'S TO PROPAGATE THEIR
 3923 ;OVERFLOWS.
 3924 *
 3925 ;IF IT IS DESIRED TO START THIS TEST AT A VALUE OTHER THAN
 3926 ;ZERO, CHANGE THE SECOND INSTR. OF THIS TEST TO A VALUE TO BE
 3927 ;LOADED INTO THE BUFFER TO THAT VALUE DESIRED.
 3928 *
 3929 ;PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF A"
 3930 *
 3931 ;*
 3932 ;*****
 3933 012204 000004 TST75: SCOPE
 3934 012206 012737 000001 001166 MOV #1,\$TIMES ;DO 1 ITERATION
 3935
 3936 012214 005037 001124 CLR \$GDDAT ;START THE COUNTER FROM ZERO.
 3937 ;NOTE: A VALUE OTHER THAN ZERO MAY BE
 3938 ;PATCHED IN HERE IN ORDER THAT A COUNT
 3939 ;MAY BE STARTED HIGHER.
 3940 012220 005037 001356 1\$: CLR \$TMDAT
 3941 ;* MOV \$TMDAT,\$ASR ;/ PUT DATA FROM \$TMDAT TO DEVICE REG ASR
 3942 ;* MOV \$GDDAT,\$ABR ;/ PUT DATA FROM \$GDDAT TO DEVICE REG ABR
 3943 ;/ LOAD THE COUNTER BUFFER WITH VALUE.
 3944 ;"1\$" IS THE LOOP BACK POINT ON
 3945 ;"LOOP ON TEST" (SW14=1) FEATURE. NORMAL
 3946 ;LOOP BACK POINT WILL BE "2\$".
 3947
 3948
 3949
 3950
 3951 012244 012737 000015 001356 MOV #15,\$TMDAT
 3952 ;* MOV \$TMDAT,\$ASR ;/ PUT DATA FROM \$TMDAT TO DEVICE REG ASR
 3953

MAINDEC-11-DRLPG-A
DRLPG.P11 T75

MACY11 27(654) 15-DEC-77 08:29 PAGE 120
*TEST THE ABILITY OF CLOCK A TO COUNT FROM ZERO TO OVERFLOW USING M STPI'S

SEQ 0137

```

3954 ;ENABLE COUNTER TO COUNT. SELECTED:
3955 ;MODE 0, RATE "STP1"
3956 012262      2$:
3957
3958 012272 052737 010000 001356 ;*    MOV    @ASR,$TMDAT
3959 ;#BIT12,$TMDAT          ;/READ DEVICE REG ASR,PUT DATA IN $TMDAT.
3960 ;GENERATE A MAINTENANCE "STP1". THIS
3961 ;PUT DATA FROM $TMDAT TO DEVICE REG ASR
3962 ;ONE VALUE.
3963 012310 005237 001124      ;*    MOV    $TMDAT,@ASR
3964 ;INC    $GDDAT           ;$GDDAT IS USED TO KEEP TRACK OF THE
3965 ;VALUE THE CLOCK SHOULD COUNT TO.
3966
3967 ;*    MOV    @ACR,$BDDAT          ;/READ DEVICE REG ACR,PUT DATA IN $BDDAT.
3968 012324 023737 001126 001124 ;*    CMP    $BDDAT,$GDDAT
3969 ;BEQ    3$               ;DID COUNT OCCUR CORRECTLY?
3970 012332 001402            ;IF YES - BR TO "3$".
3971
3972      ;;;$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$>
3973
3974 012334 104011          ERROR 11      ;ERROR - CLOCK A FAILED TO UP-COUNT
3975 ;CORRECTLY USING MODE 0 - RATE "STP1".
3976
3977      ;;;$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$>
3978
3979
3980
3981 012336 000403          BR    4$:
3982 012340 005737 001124      TST    $GDDAT
3983 012344 001410            BEQ    5$           ;DID WE ACHIEVE OVERFLOW TO ZERO YET?
3984 ;IF YES - BR NEXT TEST
3985
3986 012346 032777 040000 166564 4$:    BIT    #BIT14,@SWR
3987 012354 001742            BEQ    2$           ;LOOP CURRENT COUNT?
3988 ;BR IF NO TO NEXT COUNT UPDATE.
3989 012356 162737 000001 001124  SUB    #1,$GDDAT
3990 012364 000715            BR    1$           ;IF YES - DECREMENT EXPECTED AND RELOAD.
3991 ;GOTO RELOAD POINT.
3992 012366      5$:
3993 ;END SUBTEST
3994
3995 .SBTTL *             ;* PHASE 3 CLOCK A COUNT FUNCTION TESTS
3996 .SBTTL *
3997
3998
3999 ;*****
4000 ;*TEST 76   *TEST THAT CLOCK A OVERFLOW WILL OCCUR
4001 ;*
4002 ;*NOW WE'LL TRY AND GENERATE "A OVERFLOW L"
4003 ;*WHICH SETS B005. WE'LL DO IT BY PRESETTING THE BUFFER
4004 ;*AT 177777 AND GENERATE A MAINTENANCE STP1. WE ALREADY
4005 ;*KNOW MAINTENANCE STP1'S WILL ADVANCE THE COUNTER.
4006 ;*ALSO SEE IF "MODE" FLG GETS SET.
4007 ;*

```

MAINDEC-11-DRLPG-A
DRLPG.P11 T76MACY11 27(654) 15-DEC-77 08:29 PAGE 121
*TEST THAT CLOCK A OVERFLOW WILL OCCUR

SEQ 0138

```

4008 ;* PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF A"
4009 ;*
4010 ;*****
4011 012366 000004 TST76: SCOPE
4012 ;*****
4013 ;MAKE SURE CLOCK A CLEAR.
4014 012370 005037 001124 CLR SGDDAT
4015 ;/
4016 012404 012737 177777 001124 ;* MOV SGDDAT, QASR
4017 ;* MOV #177777, SGDDAT ;PUT DATA FROM SGDDAT TO DEVICE REG ASR
4018 ;* PRESET BUFFER TO ALL ONES.
4019 ;* MOV SGDDAT, QABR ;PUT DATA FROM SGDDAT TO DEVICE REG ABR
4020 ;* SELECT MODE 0: RATE STP4: GO.
4021 ;* GENERATE A MAINTENANCE STP1.
4022 012422 012737 000015 001124 MOV #15, SGDDAT
4023 ;*
4024 ;* MOV SGDDAT, QASR ;PUT DATA FROM SGDDAT TO DEVICE REG ASR
4025 ;*
4026 012450 052737 010000 001124 ;* MOV QASR, SGDDAT
4027 ;* BIS #BIT12, SGDDAT ;READ DEVICE REG ASR, PUT DATA IN SGDDAT.
4028 ;*
4029 ;* MOV SGDDAT, QASR ;PUT DATA FROM SGDDAT TO DEVICE REG ASR
4030 ;*
4031 012466 1S: ;DID OVERFLOW BIT SET?
4032 ;*
4033 ;* MOV QASR, SBDDAT ;READ DEVICE REG ASR, PUT DATA IN SBDDAT.
4034 012476 032737 000040 001126 ;* BIT #BIT05, SBDDAT
4035 012504 001002 2S BNE 2S ;BR IF YES TO "2$".
4036 ;:SSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSS

4040 012506 104012 ERROR 12 ;ERROR BIT05 OF CSR CLOCK A FAILED
4041 ;TO SET ON OVERFLOW.
4042 ;:SSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSS

4046 012510 000411 BR 3S
4047 012512 2S: ;DID BIT07 - "MODE" FLG SET?
4048 ;*
4049 012522 032737 000200 001126 ;* MOV QASR, SBDDAT
4050 ;* BIT #BIT07, SBDDAT ;READ DEVICE REG ASR, PUT DATA IN SBDDAT.
4051 ;* BNE 3S ;IT SHOULD SET WHEN BIT05 SETS.
4052 012530 001001 ;BR IF YES TO 3S.
4053 ;*
4054 ;:SSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSS

4058 012532 104012 ERROR 12 ;OVERFLOW FAILED TO SET CLOCK A'S
4059 ;CSR BIT07 "MODE" FLG. IT
4060 ;HAD, HOWEVER SET BIT05 "OVERFLOW"
4061 ;FLAG.

```

MAINDEC-11-DRLPG-A
DRLPG.P11 T76MACY11 27(654) 15-DEC-77 08:29 PAGE 122
*TEST THAT CLOCK A OVERFLOW WILL OCCUR

SEQ 0139

4062

;;:SSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSS

4066 012534

3\$:
 ;*****
 ;*TEST 77 *TEST IN CLOCK A THAT OVERFLOW IN MODE 0 CAUSE CLEARING OF "ENB CNTR" F/
 ;*
 ;*WE'RE GOING TO SEE IF "A RELOAD" H AND "MODE 0" H CLEAR
 ;*"ENB CNTR A" F/F. "A RELOAD" GENERATED ON OVERFLOW AND
 ;*"MODE 0" GENERATED BY "MODE AD (0)" AND "MODE AD (1)"
 ;*ALSO SEE IF COUNTER REGISTER GETS RELOADED
 ;*
 ;* PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF A"
 ;*

4079 012534 000004

†ST77: SCOPE

;MAKE SURE CLOCK A IS CLEAR.

4080
 4081 012536 005037 001124 CLR \$GDDAT ;PUT DATA FROM \$GDDAT TO DEVICE REG ASR
 4082 ;* MOV \$GDDAT, @ASR ;PRESET BUFFER TO ALL ONES.
 4083 ;SELECT MODE 0, RATE "STP4": GO.
 4084 ;GENERATE A MAINTENANCE STP1.
 4085 ;THIS SHOULD CAUSE AN OVERFLOW
 4086 ;OVERFLOW WILL GENERATE "A RELOAD" H
 4087 ;COMBINE THIS WITH MODE 0 AND WE

4088 4090 012552 012737 177777 001124 MOV #177777,\$GDDAT ;/ PUT DATA FROM \$GDDAT TO DEVICE REG ABR
 4089 4091 012570 012737 000015 001124 ;* MOV \$GDDAT, @ABR #15,\$GDDAT ;/ PUT DATA FROM \$GDDAT TO DEVICE REG ASR
 4092 4094 012616 052737 010000 001124 ;* MOV \$GDDAT, @ASR ;/ READ DEVICE REG ASR,PUT DATA IN \$GDDAT.
 4093 4095 012644 032737 000001 001356 ;* BIS @ASR, \$GDDAT #BIT12,\$GDDAT ;/ PUT DATA FROM \$GDDAT TO DEVICE REG ASR
 4096 4098 ;* MOV \$GDDAT, @ASR ;SHOULD CLEAR "ENB CNTR A" F/F.
 4097 4100 012652 001402 000001 001356 ;* MOV @ASR, \$TMDAT #BIT00,\$TMDAT ;/READ DEVICE REG ASR,PUT DATA IN \$TMDAT.
 4099 4102 ;BIT BEQ 1S #BIT00,\$TMDAT ;DID BIT00 "ENB CNTR A" F/F CLEAR?
 4103 4105 ;BR IF YES - NEXT TEST.

4106 4108 ;:SSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSS

4112 012654 104012 ERROR 12 ;"ENB CNTR A" F/F NOT CLEARED
 4113 ;ON OVERFLOW.

4114 ;:SSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSS

MAINDEC-11-DRLPG-A
DRLPG.P11 T77MACY11 27(654) 15-DEC-77 08:29 PAGE 123
*TEST IN CLOCK A THAT OVERFLOW IN MODE 0 CAUSE CLEARING OF "ENB CNTR" F/F

SEQ 0140

```

4118 012656 000411           BR      2$ 
4119
4120 012660                 1$: 
4121
4122 012670 022737 177777 001126 ;*   MOV     AACR,$BODDAT    ;/READ DEVICE REG ACR PUT DATA IN $BODDAT.
4123           CMP     #177777,$BODDAT  ;DID COUNTER GET RELOADED AFTER
4124           BEQ     2$          ;THE OVERFLOW OCCURRED?
4125           BEQ     2$          ;BR IF YES - NEXT TEST.
4126           ;;;$SSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSS
4127
4130 012700 104012           ERROR   12    ;ERROR CLOCK A - COUNTER DID NOT GET RELOAD FROM
4131           ;BUFFER AFTER OVERFLOW. "A RELOAD" H
4132           ;DID GET GENERATED ON WE WOULD
4133           ;HAVE GOT PREVIOUS ERROR. THEREFORE PROBLEM
4134           ;MUST EXIST WITH COMBINING "A RELOAD" H
4135           ;WITH "MODE A1 (0)" H TO GENERATE A
4136           ;COUNTER LOAD.
4137           ;;;$SSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSS
4141 012702                 2$: 
4142

```

MAINDEC-11-DRLPG-A
DRLPG.P11 T77MACY11 27(654) 15-DEC-77 08:29 PAGE 124
*TEST IN CLOCK A THAT OVERFLOW IN MODE 0 CAUSE CLEARING OF "ENB CNTR" F/F

SEQ 0141

```

4143
4144
4145
4146
4147
4148
4149
4150
4151
4152
4153
4154
4155 012702 000004
4156 012704 012737 000020 001166
4157
4158
4159
4160
4161
4162
4163
4164
4165
4166
4167
4168
4169
4170
4171
4172
4173
4174
4175
4176
4177
4178
4179
4180
4181
4182
4183
4184
4185
4186
4187
4188
4189
4190
4191
4192
4193
4194
4195

      ;/*  

      ;*****  

      ;*TEST 100 *TEST THE ABILITY OF CLOCK A TO COUNT AT 1MHZ RATE PART 1  

      ;*  

      ;*THIS TEST IS DESIGNED TO TEST CLOCK A'S ABILITY TO COUNT  

      ;*IN RATE: 1MHZ PART 1  

      ;* PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF A"  

      ;*  

      ;*****  

      ;*****  

      ;$T100: SCOPE  

      MOV    $20,$TIMES   ;;DO 20 ITERATIONS  

      ;/MAKE SURE CLOCK IS CLEAR.  

      ;/CLEAR THE BUFFER.  

      ;/SELECT: MODE 0, RATE 1MHZ ; GO.  

      CLR    SGDDAT  

      ;* MOV    SGDDAT,$ASR    ;/ PUT DATA FROM SGDDAT TO DEVICE REG ASR  

      ;* MOV    SGDDAT,$ABR    ;/ PUT DATA FROM SGDDAT TO DEVICE REG ABR  

      ;* MOV    $1!2,SGDDAT  

      ;* MOV    $ASR,$ASR  

      ;* INC    RO  

      ;* BNE    $ABR  

      ;*       IS:           ;/ NOW WE'LL DO A LITTLE DELAY: THIS DELAY  

      ;*                   ;/ WILL AMOUNT TO 369MS ON A PDP-11/20  

      ;*                   ;/ DID COUNTER INCREMENT AT ALL?  

      ;*       BNE    1S  

      ;*       MOV    $ACR,$BDDAT  

      ;*       TST    $BDDAT  

      ;*       BNE    2S  

      ;*       MOV    $ASR,$BDDAT  

      ;*       BIT    #BIT05,$BDDAT  

      ;*       BNE    2S  

      ;*       ;/READ DEVICE REG ACR,PUT DATA IN SBDDAT.  

      ;*       ;/IF YES - BR NEXT TEST.  

      ;*       ;/COUNTER MAY HAVE HAD TIME TO OVERFLOW.  

      ;*       ;/READ DEVICE REG ASR,PUT DATA IN SBDDAT.  

      ;*       ;/AT HIGH RATE - SO WE'LL SEE IF "OVERFLOW"  

      ;*       ;/F/F HAD SET.  

      ;*       ;/BR IF YES NEXT TEST.  

      ;*       ;;;$$$$$$$$$$$$$$$$$$$$$$>> ERROR <<$$$$$$$$$$$$$$$$$$$$$$  

      ;*       ;104012          ERROR 12          ;/ERROR CLOCK A COUNTER FAILED TO  

      ;*       ;COUNT RATE: 1MHZ.  

      ;*       ;;;$$$$$$$$$$$$$$$$$$$$$$>> ERROR <<$$$$$$$$$$$$$$$$$$$$$$  

      ;*       2S:  


```

MAINDEC-11-DRLPG-A
DRLPG.P11 T100MACY11 27(654) 15-DEC-77 08:29 PAGE 125
*TEST THE ABILITY OF CLOCK A TO COUNT AT 1MHZ RATE PART 1

SEQ 0142

```

4196
4197
4198
4199
4200
4201
4202
4203
4204
4205
4206
4207
4208 013022 000004
4209 013024 012737 000020 001166
4210
4211
4212
4213
4214 013032 005037 001124
4215
4216
4217
4218
4219 013056 012737 000005 001124
4220
4221
4222
4223
4224 013074 005000
4225 013076 005200
4226 013100 001376
4227
4228
4229
4230
4231
4232
4233
4234 013112 005737 001126
4235
4236
4237 013116 001011
4238
4239
4240
4241
4242 013130 032737 000040 001126
4243
4244
4245
4246
4247
4248 013140 104012
4249
4250
4251
4252
4253
4254
4255
4256
4257
4258
4259
4260
4261
4262
4263
4264
4265
4266
4267
4268
4269
4270
4271
4272
4273
4274
4275
4276
4277
4278
4279
4280
4281
4282
4283
4284
4285
4286
4287
4288
4289
4290
4291
4292
4293
4294
4295
4296
4297
4298
4299
4300
4301
4302
4303
4304
4305
4306
4307
4308
4309
4310
4311
4312
4313
4314
4315
4316
4317
4318
4319
4320
4321
4322
4323
4324
4325
4326
4327
4328
4329
4330
4331
4332
4333
4334
4335
4336
4337
4338
4339
4340
4341
4342
4343
4344
4345
4346
4347
4348
4349
4350
4351
4352
4353
4354
4355
4356
4357
4358
4359
4360
4361
4362
4363
4364
4365
4366
4367
4368
4369
4370
4371
4372
4373
4374
4375
4376
4377
4378
4379
4380
4381
4382
4383
4384
4385
4386
4387
4388
4389
4390
4391
4392
4393
4394
4395
4396
4397
4398
4399
4400
4401
4402
4403
4404
4405
4406
4407
4408
4409
4410
4411
4412
4413
4414
4415
4416
4417
4418
4419
4420
4421
4422
4423
4424
4425
4426
4427
4428
4429
4430
4431
4432
4433
4434
4435
4436
4437
4438
4439
4440
4441
4442
4443
4444
4445
4446
4447
4448
4449
4450
4451
4452
4453
4454
4455
4456
4457
4458
4459
4460
4461
4462
4463
4464
4465
4466
4467
4468
4469
4470
4471
4472
4473
4474
4475
4476
4477
4478
4479
4480
4481
4482
4483
4484
4485
4486
4487
4488
4489
4490
4491
4492
4493
4494
4495
4496
4497
4498
4499
4500
4501
4502
4503
4504
4505
4506
4507
4508
4509
4510
4511
4512
4513
4514
4515
4516
4517
4518
4519
4520
4521
4522
4523
4524
4525
4526
4527
4528
4529
4530
4531
4532
4533
4534
4535
4536
4537
4538
4539
4540
4541
4542
4543
4544
4545
4546
4547
4548
4549
4550
4551
4552
4553
4554
4555
4556
4557
4558
4559
4560
4561
4562
4563
4564
4565
4566
4567
4568
4569
4570
4571
4572
4573
4574
4575
4576
4577
4578
4579
4580
4581
4582
4583
4584
4585
4586
4587
4588
4589
4590
4591
4592
4593
4594
4595
4596
4597
4598
4599
4600
4601
4602
4603
4604
4605
4606
4607
4608
4609
4610
4611
4612
4613
4614
4615
4616
4617
4618
4619
4620
4621
4622
4623
4624
4625
4626
4627
4628
4629
4630
4631
4632
4633
4634
4635
4636
4637
4638
4639
4640
4641
4642
4643
4644
4645
4646
4647
4648
4649
4650
4651
4652
4653
4654
4655
4656
4657
4658
4659
4660
4661
4662
4663
4664
4665
4666
4667
4668
4669
4670
4671
4672
4673
4674
4675
4676
4677
4678
4679
4680
4681
4682
4683
4684
4685
4686
4687
4688
4689
4690
4691
4692
4693
4694
4695
4696
4697
4698
4699
4700
4701
4702
4703
4704
4705
4706
4707
4708
4709
4710
4711
4712
4713
4714
4715
4716
4717
4718
4719
4720
4721
4722
4723
4724
4725
4726
4727
4728
4729
4730
4731
4732
4733
4734
4735
4736
4737
4738
4739
4740
4741
4742
4743
4744
4745
4746
4747
4748
4749
4750
4751
4752
4753
4754
4755
4756
4757
4758
4759
4760
4761
4762
4763
4764
4765
4766
4767
4768
4769
4770
4771
4772
4773
4774
4775
4776
4777
4778
4779
4780
4781
4782
4783
4784
4785
4786
4787
4788
4789
4790
4791
4792
4793
4794
4795
4796
4797
4798
4799
4800
4801
4802
4803
4804
4805
4806
4807
4808
4809
4810
4811
4812
4813
4814
4815
4816
4817
4818
4819
4820
4821
4822
4823
4824
4825
4826
4827
4828
4829
4830
4831
4832
4833
4834
4835
4836
4837
4838
4839
4840
4841
4842
4843
4844
4845
4846
4847
4848
4849
4850
4851
4852
4853
4854
4855
4856
4857
4858
4859
4860
4861
4862
4863
4864
4865
4866
4867
4868
4869
4870
4871
4872
4873
4874
4875
4876
4877
4878
4879
4880
4881
4882
4883
4884
4885
4886
4887
4888
4889
4890
4891
4892
4893
4894
4895
4896
4897
4898
4899
4900
4901
4902
4903
4904
4905
4906
4907
4908
4909
4910
4911
4912
4913
4914
4915
4916
4917
4918
4919
4920
4921
4922
4923
4924
4925
4926
4927
4928
4929
4930
4931
4932
4933
4934
4935
4936
4937
4938
4939
4940
4941
4942
4943
4944
4945
4946
4947
4948
4949
4950
4951
4952
4953
4954
4955
4956
4957
4958
4959
4960
4961
4962
4963
4964
4965
4966
4967
4968
4969
4970
4971
4972
4973
4974
4975
4976
4977
4978
4979
4980
4981
4982
4983
4984
4985
4986
4987
4988
4989
4980
4981
4982
4983
4984
4985
4986
4987
4988
4989
4990
4991
4992
4993
4994
4995
4996
4997
4998
4999
5000
5001
5002
5003
5004
5005
5006
5007
5008
5009
50010
50011
50012
50013
50014
50015
50016
50017
50018
50019
50020
50021
50022
50023
50024
50025
50026
50027
50028
50029
50030
50031
50032
50033
50034
50035
50036
50037
50038
50039
50040
50041
50042
50043
50044
50045
50046
50047
50048
50049
50050
50051
50052
50053
50054
50055
50056
50057
50058
50059
50060
50061
50062
50063
50064
50065
50066
50067
50068
50069
50070
50071
50072
50073
50074
50075
50076
50077
50078
50079
50080
50081
50082
50083
50084
50085
50086
50087
50088
50089
50090
50091
50092
50093
50094
50095
50096
50097
50098
50099
500100
500101
500102
500103
500104
500105
500106
500107
500108
500109
500110
500111
500112
500113
500114
500115
500116
500117
500118
500119
500120
500121
500122
500123
500124
500125
500126
500127
500128
500129
500130
500131
500132
500133
500134
500135
500136
500137
500138
500139
500140
500141
500142
500143
500144
500145
500146
500147
500148
500149
500150
500151
500152
500153
500154
500155
500156
500157
500158
500159
500160
500161
500162
500163
500164
500165
500166
500167
500168
500169
500170
500171
500172
500173
500174
500175
500176
500177
500178
500179
500180
500181
500182
500183
500184
500185
500186
500187
500188
500189
500190
500191
500192
500193
500194
500195
500196
500197
500198
500199
500200
500201
500202
500203
500204
500205
500206
500207
500208
500209
500210
500211
500212
500213
500214
500215
500216
500217
500218
500219
500220
500221
500222
500223
500224
500225
500226
500227
500228
500229
500230
500231
500232
500233
500234
500235
500236
500237
500238
500239
500240
500241
500242
500243
500244
500245
500246
500247
500248
500249
500250
500251
500252
500253
500254
500255
500256
500257
500258
500259
500260
500261
500262
500263
500264
500265
500266
500267
500268
500269
500270
500271
500272
500273
500274
500275
500276
500277
500278
500279
500280
500281
500282
500283
500284
500285
500286
500287
500288
500289
500290
500291
500292
500293
500294
500295
500296
500297
500298
500299
500300
500301
500302
500303
500304
500305
500306
500307
500308
500309
500310
500311
500312
500313
500314
500315
500316
500317
500318
500319
500320
500321
500322
500323
500324
500325
500326
500327
500328
500329
500330
500331
500332
500333
500334
500335
500336
500337
500338
500339
500340
500341
500342
500343
500344
500345
500346
500347
500348
500349
500350
500351
500352
500353
500354
500355
500356
500357
500358
500359
500360
500361
500362
500363
500364
500365
500366
500367
500368
500369
500370
500371
500372
500373
500374
500375
500376
500377
500378
500379
500380
500381
500382
500383
500384
500385
500386
500387
500388
500389
500390
500391
500392
500393
500394
500395
500396
500397
500398
500399
500400
500401
500402
500403
500404
500405
500406
500407
500408
500409
500410
500411
500412
500413
500414
500415
500416
500417
500418
500419
500420
500421
500422
500423
500424
500425
500426
500427
500428
500429
500430
500431
500432
500433
500434
500435
500436
500437
500438
500439
500440
500441
500442
500443
500444
500445
500446
500447
500448
500449
500450
500451
500452
500453
500454
500455
500456
500457
500458
500459
500460
500461
500462
500463
500464
500465
500466
500467
500468
500469
500470
500471
500472
500473
500474
500475
500476
500477
500478
50
```

```

4249          ;/*
4250
4251          **** TEST 102 **** TEST THE ABILITY OF CLOCK A TO COUNT AT 10KHZ RATE PART 1
4252
4253          *THIS TEST IS DESIGNED TO TEST CLOCK A'S ABILITY TO COUNT
4254          *IN RATE: 10KHZ           PART 1
4255
4256          * PROBABLE SYNC POINT FOR THIS TEST::: "LD BUFF A"
4257
4258
4259
4260          ****
4261 013142 000004 013144 012737 000020 001166 TST102: SCOPE
4262          MOV      #20,$TIMES    ;;DO 20 ITERATIONS
4263
4264          ;/MAKE SURE CLOCK IS CLEAR.
4265          ;/CLEAR THE BUFFER.
4266          ;/SELECT: MODE 0, RATE 10KHZ ; GO.
4267 013152 005037 001124          CLR      SGDDAT
4268          ;*      MOV      SGDDAT, QASR   ;/ PUT DATA FROM SGDDAT TO DEVICE REG ASR
4269
4270 013176 012737 000007 001124          ;*      MOV      SGDDAT, QABR   ;/ PUT DATA FROM SGDDAT TO DEVICE REG ABR
4271          ;*      MOV      #1!6,SGDDAT
4272
4273          ;*      MOV      QASR, QASR
4274          ;/ NOW WE'LL DO A LITTLE DELAY: THIS DELAY
4275 013214 005000          CLR      RO      ;/ WILL AMOUNT TO 369MS ON A PDP-11/20
4276 013216 005200          INC      RO      ;/ DID COUNTER INCREMENT AT ALL?
4277 013220 001376          1$:     BNE      1$      ;/READ DEVICE REG ACR,PUT DATA IN SBDDAT.
4278
4279 013232 005737 001126          ;*      MOV      QACR, SBDDAT
4280          ;/IF YES - BR NEXT TEST.
4281 013236 001011          TST      SBDDAT 2$      ;/COUNTER MAY HAVE HAD TIME TO OVERFLOW.
4282
4283
4284 013250 032737 000040 001126          ;*      MOV      QASR, SBDDAT
4285          ;/READ DEVICE REG ASR,PUT DATA IN SBDDAT.
4286          ;/AT HIGH RATE - SO WE'LL SEE IF "OVERFLOW"
4287          ;/F/F HAD SET
4288
4289 013256 001001          BNE      2$      ;/BR IF YES NEXT TEST.
4290
4291          ;;;SSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSS
4292
4293 013260 104012          ERROR    12      ;/ERROR CLOCK A COUNTER FAILED TO
4294          ;/COUNT RATE: 10KHZ.
4295
4296          ;;;SSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSS
4297
4298
4299 4301 013262          2$:

```

MAINDEC-11-DRLPG-A
DRLPG.P11 T102MACY11 27(654) 15-DEC-77 08:29 PAGE 127
*TEST THE ABILITY OF CLOCK A TO COUNT AT 10KHZ RATE PART 1

SEQ 0144

```

4302
4303
4304
4305      ;/*
4306      :* TEST 103 *TEST THE ABILITY OF CLOCK A TO COUNT AT 1KHZ RATE PART 1
4307      :* THIS TEST IS DESIGNED TO TEST CLOCK A'S ABILITY TO COUNT
4308      :* IN RATE: 1KHZ PART 1
4309      :* PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF A"
4310
4311
4312
4313
4314 013262 000004      ;*****
4315 013264 012737 000020 001166      TST103: SCOPE
4316          MOV      #20,$TIMES    ;;DO 20 ITERATIONS
4317          ;/MAKE SURE CLOCK IS CLEAR.
4318          ;/CLEAR THE BUFFER.
4319          ;/SELECT: MODE 0, RATE 1KHZ ; GO.
4320 013272 005037 001124      CLR      $GDDAT
4321          ;*      MOV      $GDDAT,$ASR   ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
4322          ;*      MOV      $GDDAT,$ABR   ;/ PUT DATA FROM $GDDAT TO DEVICE REG ABR
4323 013316 012737 000011 001124      ;*      MOV      $GDDAT,$ASR
4324          ;*      CLR      RO      ;/ NOW WE'LL DO A LITTLE DELAY: THIS DELAY
4325          ;*      INC      RO      ;/ WILL AMOUNT TO 369MS ON A PDP-11/20
4326 013334 005000      ;$:      BNE      1$      ;/ DID COUNTER INCREMENT AT ALL?
4327 013336 005200      ;$:      INC      RO
4328 013340 001376      ;$:      BNE      1$      ;/READ DEVICE REG ACR,PUT DATA IN $BDDAT.
4329          ;*      MOV      $ACR,$BDDAT   ;/IF YES - BR NEXT TEST.
4330          ;*      TST      $BDDAT      ;/COUNTER MAY HAVE HAD TIME TO OVERFLOW.
4331          ;*      BNE      2$      ;/READ DEVICE REG ASR,PUT DATA IN $BDDAT.
4332          ;*      MOV      $ASR,$BDDAT   ;/AT HIGH RATE - SO WE'LL SEE IF "OVERFLOW"
4333          ;*      BIT      #BIT05,$BDDAT ;/F/F HAD SET.
4334 13352 005737 001126      ;*      BNE      2$      ;/BR IF YES NEXT TEST.
4335 13356 001011
4336
4337
4338
4339
4340 013370 032737 000040 001126      ;*      MOV      $ASR,$BDDAT
4341          ;*      BIT      #BIT05,$BDDAT
4342          ;*      BNE      2$      ;/ERROR CLOCK A COUNTER FAILED TO
4343 013376 001001
4344          ;*      BNE      2$      ;/COUNT RATE: 1KHZ.
4345
4346
4347
4348 013400 104012      ERROR    12      ;/ERROR CLOCK A COUNTER FAILED TO
4349          ;*      BNE      2$      ;/COUNT RATE: 1KHZ.
4350          ;*      BNE      2$      ;/ERROR CLOCK A COUNTER FAILED TO
4351          ;*      BNE      2$      ;/COUNT RATE: 1KHZ.
4352
4353
4354 013402      2$:      ;;

```

MAINDEC-11-DRLPG-A
DRLPG.P11 T103MACY11 27(654) 15-DEC-77 08:29 PAGE 128
*TEST THE ABILITY OF CLOCK A TO COUNT AT 1KHZ RATE PART 1

SEQ 0145

```

4355
4356
4357
4358      ;/*
4359      :*****TEST 104 *****TEST THE ABILITY OF CLOCK A TO COUNT AT 100HZ RATE PART 1
4360      :THIS TEST IS DESIGNED TO TEST CLOCK A'S ABILITY TO COUNT
4361      :IN RATE: 100HZ          PART 1
4362      :*
4363      : PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF A"
4364      :*
4365      :*
4366      :*****ST104: SCOPE*****ST104: SCOPE*****ST104: SCOPE*****
4367 013402 000004      MOV    #20,$TIMES   ;;DO 20 ITERATIONS
4368 013404 012737 000020 001166      ;/MAKE SURE CLOCK IS CLEAR.
4369      ;/CLEAR THE BUFFER.
4370      ;/SELECT: MODE 0, RATE 100HZ ; GO.
4371
4372 013412 005037 001124      CLR    $GDDAT
4373      ;*      MOV    $GDDAT,$ASR    ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
4374      ;*      MOV    $GDDAT,$ABR    ;/ PUT DATA FROM $GDDAT TO DEVICE REG ABR
4375 013436 012737 000013 001124      ;*      MOV    #1!12,$GDDAT
4376      ;*      CLR    RO
4377      ;*      INC    RO
4378 013454 005000      ;*      BNE    1$      ;/ NOW WE'LL DO A LITTLE DELAY: THIS DELAY
4379 013456 005200      ;S:      INC    RO      ;/ WILL AMOUNT TO 369MS ON A PDP-11/20
4380 013460 001376      ;*      BNE    1$      ;/ DID COUNTER INCREMENT AT ALL?
4381      ;*      MOV    $ACR,$BDDAT
4382      ;*      TST    $BDDAT
4383 013472 005737 001126      ;*      BNE    2$      ;/READ DEVICE REG ACR,PUT DATA IN $BDDAT.
4384 013476 001011      ;*      BNE    2$      ;/IF YES - BR NEXT TEST.
4385      ;*      MOV    $ASR,$BDDAT
4386      ;*      BIT    #BIT05,$BDDAT
4387 013510 032737 000040 001126      ;*      BNE    2$      ;/READ DEVICE REG ASR,PUT DATA IN $BDDAT.
4388      ;*      MOV    $ASR,$BDDAT
4389 013516 001001      ;*      BNE    2$      ;/AT HIGH RATE - SO WE'LL SEE IF "OVERFLOW"
4390      ;*      BNE    2$      ;/F/F HAD SET.
4391      ;*      BNE    2$      ;/BR IF YES NEXT TEST.
4392      ;*      BNE    2$      ;;;
4393      ;*      BNE    2$      ;;;,$$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$$
4394      ;*      BNE    2$      ;;;
4395      ;*      BNE    2$      ;;;,$$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$$
4396      ;*      BNE    2$      ;;;
4397      ;*      BNE    2$      ;;;
4401 013520 104012      ERROR   12      ;/ERROR CLOCK A COUNTER FAILED TO
4402      ;*      BNE    2$      ;/COUNT RATE: 100HZ.
4403      ;*      BNE    2$      ;;;
4407 013522      ;*      BNE    2$      ;;;

```

MAINDEC-11-DRLPG-A
DRLPG.P11 T104MACY11 27(654) 15-DEC-77 08:29 PAGE 129
*TEST THE ABILITY OF CLOCK A TO COUNT AT 100HZ RATE PART 1

SEQ 0146

```

4408
4409
4410
4411 ;*****
4412 ;*TEST 105 *TEST THE ABILITY OF CLOCK A TO COUNT AT LINE-FREQ RATE PART 1
4413 ;*THIS TEST IS DESIGNED TO TEST CLOCK A'S ABILITY TO COUNT
4414 ;*IN RATE: LINE-FREQ PART 1
4415 ;*
4416 ;** PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF A"
4417 ;*
4418 ;*
4419 ;*****
4420 013522 000004 TST105: SCOPE
4421 013524 012737 000020 001166 MOV #20,$TIMES ;;DO 20 ITERATIONS
4422
4423 ;/MAKE SURE CLOCK IS CLEAR.
4424 ;/CLEAR THE BUFFER.
4425 ;/SELECT: MODE 0, RATE LINE-FREQ ; GO.
4426 013532 005037 001124 CLR SGDDAT
4427 ;* MOV SGDDAT,$ASR ;/ PUT DATA FROM SGDDAT TO DEVICE REG ASR
4428 ;* MOV SGDDAT,$ABR ;/ PUT DATA FROM SGDDAT TO DEVICE REG ABR
4429
4430 013556 012737 000017 001124 ;* MOV #1!16,$GDDAT
4431 ;* CLR RO ;/ NOW WE'LL DO A LITTLE DELAY: THIS DELAY
4432 ;* INC RO ;/ WILL AMOUNT TO 369MS ON A PDP-11/20
4433 ;* BNE 1$ ;/ DID COUNTER INCREMENT AT ALL?
4434 013574 005000 1$: CLR RO ;/READ DEVICE REG ACR,PUT DATA IN SBDDAT.
4435 013576 005200 INC RO ;/IF YES - BR NEXT TEST.
4436 013600 001376 BNE 1$ ;/COUNTER MAY HAVE HAD TIME TO OVERFLOW.
4437
4438 013612 005737 001126 ;* MOV $ACR,$BDDAT ;/READ DEVICE REG ASR,PUT DATA IN SBDDAT.
4439 013616 001011 TST BNE 2$ ;/AT HIGH RATE - SO WE'LL SEE IF "OVERFLOW"
4440
4441 ;* BIT #BIT05,$BDDAT ;/F/F HAD SET.
4442 ;* BNE 2$ ;/BR IF YES NEXT TEST.
4443
4444
4445 013630 032737 000040 001126 ;* MOV $ASR,$BDDAT
4446 ;* #BIT05,$BDDAT ;/ERROR CLOCK A COUNTER FAILED TO
4447 ;/COUNT RATE: LINE-FREQ.
4448 013636 001001 BNE 2$ ;/ERROR CLOCK A COUNTER FAILED TO
4449 ;/COUNT RATE: LINE-FREQ.
4450 ;;;$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$>
4451 013640 104012 ERROR 12 ;/ERROR CLOCK A COUNTER FAILED TO
4452 ;/COUNT RATE: LINE-FREQ.
4453 ;;;$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$>
4454 013642 2$:
4455
4456

```

```

4462
4463
4464      ;***** TEST 106 *TEST THAT CLOCK A DOESN'T COUNT WHEN NO RATE IS SELECTED
4465
4466      ;*WE KNOW THAT CLOCK A COUNTS AT ALL
4467      ;*ITS RATES, SO LETS BE SURE IT DOESN'T
4468      ;*COUNT WHEN NO RATE IS SELECTED. ON
4469      ;*ERROR SUSPECT DUAL RATE SELECTION.
4470
4471      ;* PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF A"
4472
4473      ;***** TST106: SCOPE *****
4474 013642 000004 013644 012737 000050 001166      TST106: SCOPE
4475          MOV    #50,$TIMES      ;;DO 50 ITERATIONS
4476
4477          CLR    $GDDAT      ;CLEAR CLOCK A.
4478          MOV    $GDDAT,$ASR      ;ZERO ITS BUFFER.
4479          INC    $GDDAT      ;TELL THE CLOCK TO GO!
4480 013652 005037 001124      CLR    $GDDAT
4481          ;*      MOV    $GDDAT,$ASR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
4482          ;*      MOV    $GDDAT,$ABR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG ABR
4483 013676 005237 001124      ;*      INC    $GDDAT
4484          ;*      MOV    $GDDAT,$ASR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
4485          ;*      INC    RO          ;NO RATE SELECTED.
4486          ;*      MOV    RO,$ASR
4487          ;*      INC    RO          ;ANY COUNT OCCUR?
4488          ;*      BNE    1$          ;IF COUNTER HAS SOMETHING IN IT REPORT ERROR
4489 013712 005000 013714 005200 013716 001376      1$:     CLR    RO
4490          ;*      INC    RO
4491          ;*      BNE    1$          ;READ DEVICE REG ACR,PUT DATA IN $BDDAT.
4492
4493 013730 005737 001126 013734 001010      ;*      MOV    $ACR,$BDDAT
4494          ;*      TST    $BDDAT          ;/READ DEVICE REG ACR,PUT DATA IN $BDDAT.
4495          ;*      BNE    2$          ;IF COUNTER HAS SOMETHING IN IT REPORT ERROR
4496
4497 013746 032737 000040 001126      ;*      MOV    $ASR,$BDDAT
4498          ;*      BIT    #BIT05,$BDDAT      ;/READ DEVICE REG ASR,PUT DATA IN $BDDAT.
4499          ;*      BEQ    3$          ;IF THE OVERFLOW BIT SET THEN IT MUST
4500          ;*      BEQ    3$          ;HAVE COUNTED.
4501
4502 013754 001401      BEQ    3$          ;AH HA! ERROR CLOCK A COUNTED WHEN
4503
4504      ;;;$$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$$
4505
4506 013756 104012      2$:     ERROR   12      ;ENABLED-BUT-NO-RATE SELECTED
4507          ;BETTER FIND OUT HOW CAUSED SIGNAL:
4508          ;;"CLOCK A" L.
4509
4510
4511
4512      ;;;$$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$$

```

```

4516 013760          3$:
4517
4518
4519
4520      :***** *TEST 107 *TEST THAT CLOCK A'S COUNT REG ISN'T LOADED WHEN CLOCK A IS ENABLED
4521      :
4522      :IN THIS TEST WE'LL FIND OUT IF F/F "ENB CNTR A" WHEN SET,
4523      :INHIBITS LOADING OF CLOCK A'S COUNT REGISTER
4524      :THE LOADING OF THE COUNT REGISTER IS A FUNCTION OF:
4525      :  "ENB CNTR (0)" H + "BUFFER LOAD" H
4526      :
4527      :
4528      : PROBABLE SYNC POINT FOR THIS TEST:: "RD STAT B"
4529      :
4530
4531 013760 000004      :***** *TST107: SCOPE
4532
4533
4534
4535
4536
4537      :GENERATE A SYNC PULSE
4538      :CLEAR CLOCK A'S STATUS REG.
4539      :CLEAR CLOCK A'S BUFFER REG. NOTE
4540      :THIS WILL ALSO CAUSE ZEROS TO BE
4541      :LOADED INTO THE COUNT REG.
4542
4543 013772 005737 001126    ;*   MOV    @BSR,$BDDAT    ;/READ DEVICE REG BSR,PUT DATA IN $BDDAT.
4544 013776 005037 001124    TST    $BDDAT
4545                                CLR    $GDDAT
4546
4547 014022 005237 001124    ;*   MOV    $GDDAT,@ASR    ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
4548
4549 014036 012737 177777 001124    ;*   MOV    $GDDAT,@ABR    ;/ PUT DATA FROM $GDDAT TO DEVICE REG ABR
4550      :SET THE ENABLE F/F. THIS
4551
4552 014036 012737 177777 001124    ;*   MOV    $GDDAT,@ASR    ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
4553      :FROM BEING LOADED WHEN THE
4554      :BUFFER IS LOADED.
4555
4556 014064 005737 001126    ;*   MOV    $GDDAT,@ABR    ;/ PUT DATA FROM $GDDAT TO DEVICE REG ABR
4557
4558 014070 001401          ;*   TST    @ACR,$BDDAT    ;/READ DEVICE REG ACR,PUT DATA IN $BDDAT.
4559                                BEQ    1S
4560                                1S    ;BR IF NO - NEXT TEST.
4561

        ::::::::::::::::::::> ERROR <::::::::::
4562 014072 104012          ERROR 12          ;ERROR CLOCK A BUFFER TO COUNT REG TRANSFER
4563
4564
4565      :OCCURRED EVEN THOUGH THE "ENB CNTR A" F/F
4566      :WAS SET.
4567
4568      ::::::::::::::::::::> ERROR <::::::::::

```

```

4572 014074      1$:
4573
4574
4575 ;*****TEST 110 *TEST THAT CLOCK A IN MODE 1 DOES NOT CLEAR ENABLE ON OVERFLOW
4576 ;*
4577 ;*NOW WE'RE GOING TO SEE IF "A OVERFLOW" H WHEN GENERATED
4578 ;*BY CAUSING AN OVERFLOW DOESN'T CLEAR THE "ENB CNTR A" F/F
4579 ;*WHEN IN MODE 1. IF F/F GETS CLEARED SUSPECT SIGNAL "MODE 0" H.
4580 ;*
4581 ;*
4582 ;* PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF A"
4583 ;*
4584 ;*****TST110: SCOPE
4585
4586 014074 000004
4587
4588 ;MAKE SURF CLOCK A IS CLEAR.
4589 ;SET BUFFER + COUNT REG. TO -1 FROM OVERFLOW
4590 ;SET: MODE 1; RATE STP1; GO.
4591 ;CAUSE A MAINTENANCE STP4. CLOCK 1
4592 ;SHOULD OVERFLOW - BUT THIS OVERFLOW SHOULD
4593 ;NOT CLEAR "ENB CNTR A" F/F
4594 ;DID BIT00, "ENB CNTR A" F/F GET CLEARED?
4595 014076 005037 001124      CLR    SGDDAT
4596
4597 014112 012737 177777 001124 ;*    MOV    SGDDAT, @ASR
4598 ;*    MOV    #177777, SGDDAT ;/ PUT DATA FROM SGDDAT TO DEVICE REG ASR
4599
4600 014130 012737 000415 001124 ;*    MOV    SGDDAT, @ABR
4601 ;*    MOV    #415, SGDDAT ;/ PUT DATA FROM SGDDAT TO DEVICE REG ABR
4602
4603 ;*    MOV    SGDDAT, @ASR ;/ PUT DATA FROM SGDDAT TO DEVICE REG ASR
4604
4605 014156 052737 010000 001356 ;*    MOV    @ASR, STMDAT
4606 ;*    BIS    #BIT12, STMDAT ;/READ DEVICE REG ASR,PUT DATA IN STMDAT.
4607
4608 ;*    MOV    STMDAT, @ASR ;/ PUT DATA FROM STMDAT TO DEVICE REG ASR
4609
4610 014204 032737 000001 001126 ;*    MOV    @ASR, $BDDAT
4611 ;*    BIT    #BIT00, $BDDAT ;/READ DEVICE REG ASR,PUT DATA IN $BDDAT.
4612 014212 001001               BNE    1$           ;BR IF NO TO NEXT TEST.
4613
4614 ;:SSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSS
4615
4616 014214 104012      ERROR 12      ;ERROR MODE 1 OPERATION "ENB CNTR A" F/F
4617 ;WAS CLEARED ON OVERFLOW.
4618
4619 ;:SSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSS
4620
4621 014216      1$:

```

MAINDEC-11-DRLPG-A
DRLPG.P11 T110MACY11 27(654) 15-DEC-77 08:29 PAGE 133
*TEST THAT CLOCK A IN MODE 1 DOES NOT CLEAR ENABLE ON OVERFLOW

SEQ 0150

```

4624
4625
4626
4627      **** TEST 111 *TEST THAT A CLOCK A "BUFFER TO COUNT REG" DOESN'T TAKE PLACE ON A MODE
4628
4629      *THIS WILL BE THE FIRST TIME WE'VE DONE A MODE 2 OPERATION
4630      *ON CLOCK A. THE FUNCTION OF THIS TEST WILL BE TO MAKE
4631      *SURE A BUFFER TO COUNT REGISTER DOESN'T TAKE PLACE ON OVERFLOW
4632      *THE COMBO THAT GAVE US BUFFER TO COUNT REG ON OVERFLOW BEFORE
4633      *IS ["MODE A1 (0)" H + "A RELOAD" H]. WE'LL STILL BE GENERATING
4634      *
4635      * PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF A"
4636      *
4637      * "A RELOAD" H BUT SHOULD NOT GET."MODE A1 (0)" H AS THIS IS MODE 2.
4638      *
4639      **** TST111: SCOPE
4640 014216 000004
4641
4642      :MAKE SURE CLOCK A IS CLEAR.
4643      :SET BUFFER + COUNT REG TO -1 FROM OVERFLOW.
4644      :SET: MODE 2. RATE STP1 GO.
4645      :CAUSE A MAINTENANCE STP1 - CLOCK ONCE.
4646      :THIS SHOULD CAUSE AN OVERFLOW AND LEAVE
4647      :THE COUNT REGISTER CLEAR AS A
4648      :BUFFER TO COUNT REG. SHOULDN'T OCCUR.
4649      :IS THE COUNT REG. CLEAR?
4650 014220 005037 001124      CLR SGDDAT
4651
4652 014234 012737 177777 001124 ;* MOV SGDDAT, $ASR      ;/ PUT DATA FROM SGDDAT TO DEVICE REG ASR
4653
4654 014252 012737 001015 001124 ;* MOV SGDDAT, $ABR      ;/ PUT DATA FROM SGDDAT TO DEVICE REG ABR
4655
4656 014300 052737 010000 001124 ;* MOV $ASR, SGDDAT      ;/ PUT DATA FROM SGDDAT TO DEVICE REG ASR
4657
4658 014326 005737 001126      ;* BIS $BIT12, SGDDAT    ;/READ DEVICE REG ASR,PUT DATA IN SGDDAT.
4659
4660 014332 001401            ;* MOV SGDDAT, $ASR      ;/ PUT DATA FROM SGDDAT TO DEVICE REG ASR
4661
4662 014334 104012          ERROR 12      ;/READ DEVICE REG ACR,PUT DATA IN $BDDAT.
4663
4664
4665
4666      ;* TST $BDDAT
4667      ;* BEQ 1S           ;/BR IF YES TO NEXT TEST.
4668
4669      ;:;SSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSS
4670
4671
4672
4673
4674
4675
4676
4677      ;ERROR THE CONTENTS OF THE BUFFER REG.
      ;GOT TRANSFERRED TO THE COUNT REG.
      ;(CLOCK A) ON OVERFLOW DOING A
      ;MODE 2 OPERATION.
      ;
      ;THERE'S AN OUTSIDE CHANCE THAT THE

```

MAINDEC-11-DRLPG-A
DRLPG.P11 T111MACYII 27(654) 15-DEC-77 08:29 PAGE 134
*TEST THAT A CLOCK A "BUFFER TO COUNT REG" DOESN'T TAKE PLACE ON A MODE 2 OVERFLOW

SEQ 0151

4678
 4679
 4680
 4681
 4682
 4683

;COUNT REG. NEVER GOES TO ZERO ON
 AN OVERFLOW - THIS IS THE FIRST TIME
 THAT WE WERE ABLE TO LOOK AT IT ON
 OVERFLOW BECAUSE MODES 0 + 1 CAUSED
 THAT AUTOMATIC BUFFER TO COUNT REG.

:::SSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSS

4687 014336 1\$:
 4688
 4689
 4690 :*****
 4691 *TEST 112 *TEST THAT CLOCK A MODE 2 + MAINTENANCE ST2 SET MODE FLG
 4692 *
 4693 *NOW WE'LL SEE IF CAN GENERATE A "CNTR TO BUFF" H SIGNAL.
 4694 *TO DETECT IT, WE'RE GOING TO DEPEND ON IT SETTING THE MODE FLAG,
 4695 *CLOCK A CSR BIT07. ["MODE A1 (0)" H + "ST2 (1)" H] + "TPO" L="CNTR TO BUFF" H.
 4696 *BEING IN MODE 2, SHOULD GIVE US "MODE A1 (1)" H. WELL GET ST2 (1) H
 4697 *BY GENERATING A MAINTENANCE "ST2". TPO COMES FROM THE INTERNAL
 4698 *CLOCK PAGE.
 4699 *
 4700 * PROBABLE SYNC POINT FOR THIS TEST::: "RD STAT B"
 4701 *
 4702 *
 4703 :*****
 4704 014336 000004 TST112: SCOPE
 4705 ;GENERATE A SYNC PULSE
 4706
 4707 4708 014350 005737 001126 ;* MOV #BSR \$BDDAT ;READ DEVICE REG BSR, PUT DATA IN \$BDDAT.
 4709 ;TST \$BDDAT ;MAKE SURE CLOCK A'S STAT REG IS CLEAR.
 4710 014354 005037 001124 CLR \$GDDAT
 4711 ;* MOV \$GDDAT, #ASR ;PUT DATA FROM \$GDDAT TO DEVICE REG ASR
 4712 ;SET MODE 2.
 4713 ;GENERATE MAINTENANCE ST2.
 4714 ;THE COMBO OF MODE 2 + ST2 SHOULD
 4715 ;GET "CNTR TO BUFF" H WHICH SHOULD
 4716 ;SET "MODE FLG" F/F.
 4717
 4718 014370 012737 001000 001124 MOV #1000, \$GDDAT
 4719 ;* MOV \$GDDAT, #ASR ;PUT DATA FROM \$GDDAT TO DEVICE REG ASR
 4720 ;* BIS #BIT10, \$GDDAT ;READ DEVICE REG ASR, PUT DATA IN \$GDDAT.
 4721 014416 052737 002000 001124 ;* MOV \$GDDAT, #ASR ;PUT DATA FROM \$GDDAT TO DEVICE REG ASR
 4722 ;DID IT SET?
 4723 ;* MOV #ASR \$BDDAT ;READ DEVICE REG ASR, PUT DATA IN \$BDDAT.
 4724 ;BIT BNE #BIT07, \$BDDAT ;IF YES-BR TO NEXT TEST.
 4725
 4726
 4727
 4728
 4729
 4730 014444 032737 000200 001126 ;* MOV #ASR \$BDDAT
 4731 014452 001001 000200 001126 BNE #BIT07, \$BDDAT 1\$

MAINDEC-11-DRLPG-A
DRLPG.P11 T112 MACY11 27(654) 15-DEC-77 08:29 PAGE 135
*TEST THAT CLOCK A MODE 2 + MAINTENANCE ST2 SET MODE FLG

SEQ 0152

4732 ;;;\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$> ERROR <\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$
 4736 014454 104012 ERROR 12 ;ERROR - MODE 2 + ST2 DID NOT SET MODE FL.
 4737 ;;;\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$> ERROR <\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$
 4741 014456 1\$:
 4742
 4743
 4744 ;*****
 4745 *TEST 113 *TEST THAT PATTERN 052525 CAN BE XFERRED BETWEEN A'S COUNT-BUFFER REGS
 4746 *
 4747 *NOW WE'LL SHOT THE WORKS - WE KNOW FROM THE PREVIOUS TEST WE
 4748 *CAN GENERATE "CNTR TO BUFF" H FROM MODE 2 + MAINTENANCE ST2, NOW
 4749 *WE WELL TRY AND GENERATE A TRANSFER BETWEEN THE COUNTER AND BUFFER
 4750 *USING A CB PAT PATTERN.
 4751 *IF NO DATA PATTERN GETS TRANSFERRED, SUSPECT SIG "LD BUFFER"
 4752 *TO BE STUCK LOW AT THE MUX INPUT FOR THE BUFFER OR
 4753 *"CNTR TO BUFF" H NOT GETTING THROUGH TO THE LOAD INPUTS OF THE
 4754 *BUFFER REGISTER.
 4755 *IF JUST ONE OR A FEW BITS GETS MESSED UP ON THE XFERR-
 4756 *SUSPECT THE RESPECTIVE MUX OR ETCH BETWEEN THE COUNT REG
 4757 *AND MUX. GOOD LUCK.
 4758 *
 4759 * PROBABLE SYNC POINT FOR THIS TEST:: "RD STAT B"
 4760 *
 4761 *
 4762 014456 000004 TST113: SCOPE
 4763 ;*****
 4764 ;GENERATE A SYNC PULSE
 4765
 4766
 4767 014470 005737 001126 ;* MOV @BSR \$BDDAT ;READ DEVICE REG BSR,PUT DATA IN \$BDDAT.
 4768 TST \$BDDAT
 4769 ;MAKE SURE CLOCK A IS CLEAR.
 4770 ;PUT PATTERN 052525 INTO BUFFER REG.
 4771 ;IT SHOULD GET XFERRED TO COUNT REG.
 4772 ;SELECT: MODE 2, ENABLE.
 4773 ;NOW GENERATE A MAINTENANCE ST2.
 4774 014474 005037 001124 CLR \$GDDAT
 4775
 4776 014510 012737 052525 001124 ;* MOV \$GDDAT, @ASR
 4777 MOV #052525,\$GDDAT ;/ PUT DATA FROM \$GDDAT TO DEVICE REG ASR
 4778
 4779 014526 012737 001001 001124 ;* MOV \$GDDAT, @ABR
 4780 MOV #1001,\$GDDAT ;/ PUT DATA FROM \$GDDAT TO DEVICE REG ABR
 4781
 4782 014544 005037 001124 ;* MOV \$GDDAT, @ASR
 4783 CLR \$GDDAT ;/ PUT DATA FROM \$GDDAT TO DEVICE REG ASR
 4784
 4785 ;* MOV \$GDDAT, @ABR ;/ PUT DATA FROM \$GDDAT TO DEVICE REG ABR

K12

MAINDEC-11-DRLPG-A
DRLPG.P11 T113MACY11 27(654) 15-DEC-77 08:29 PAGE 136
*TEST THAT PATTERN 052525 CAN BE XFERRED BETWEEN A'S COUNT-BUFFER REGS

SEQ 0153

4786
 4787 014570 052737 002000 001124 ;* MOV JASR \$GDDAT ;/READ DEVICE REG ASR,PUT DATA IN \$GDDAT.
 4788 BIS #BIT10,\$GDDAT
 4789
 4790 014606 012737 052525 001124 ;* MOV SGDDAT JASR ;/ PUT DATA FROM \$GDDAT TO DEVICE REG ASR
 4791 MOV #052525,\$GDDAT ;RECORD \$GDDAT (PATTERN) IN CASE WE
 4792 NEED TO TYPE OUT AN ERROR.
 4793 ;NOW READ BACK THE BUFFER REG.
 4794
 4795 014624 023737 001126 001124 ;* MOV JABR \$BDDAT ;/READ DEVICE REG ABR,PUT DATA IN \$BDDAT.
 4796 CMP SBDDAT,\$GDDAT ;WAS THE TRANSFER SUCCESSFUL?
 4797 BEQ 1S ;IF YES THEN BR TO NEXT TEST.
 4798
 ;;;\$>> ERROR <<\$

4802 014634 104012 ERROR 12 ;ERROR FAILED TO XFERR 052525 PATTERN
 4803 ;CORRECTLY FROM COUNT TO BUFFER REG.
 4804 ;SEE INIT. COMMENT AS TO WHY
 4805 ;IT MIGHT HAVE GONE SOUR.

4806 ;;;\$>> ERROR <<\$

4810 014636 1S:
 4811 000011 P=P+1
 4812
 4813 ;*****
 4814 *TEST 114 *TEST THAT PATTERN 125252 CAN BE XFERRED BETWEEN A'S COUNT-BUFFER REGS
 4815 *
 4816 *NOW WE'LL SHOT THE WORKS - WE KNOW FROM THE PREVIOUS TEST WE
 4817 *CAN GENERATE "CNTR TO BUFF" H FROM MODE 2 + MAINTENANCE ST2, NOW
 4818 *WE WELL TRY AND GENERATE A TRANSFER BETWEEN THE COUNTER AND BUFFER
 4819 *USING A CB PAT PATTERN.
 4820 *IF NO DATA PATTERN GETS TRANSFERRED, SUSPECT SIG "LD BUFFER"
 4821 *TO BE STUCK LOW AT THE MUX INPUT FOR THE BUFFER OR
 4822 *"CNTR TO BUFF" H NOT GETTING THROUGH TO THE LOAD INPUTS OF THE
 4823 *BUFFER REGISTER.
 4824 *IF JUST ONE OR A FEW BITS GETS MESSED UP ON THE XFERR-
 4825 *SUSPECT THE RESPECTIVE MUX OR ETCH BETWEEN THE COUNT REG
 4826 *AND MUX. GOOD LUCK.
 4827 *
 4828 * PROBABLE SYNC POINT FOR THIS TEST:: "RD STAT B"
 4829 *
 4830 *
 4831 ;*****
 4832 014636 000004 TST114: SCOPE
 4833
 4834 ;GENERATE A SYNC PULSE
 4835
 4836 014650 005737 001126 ;* MOV JBSR,\$BDDAT ;/READ DEVICE REG BSR,PUT DATA IN \$BDDAT.
 4837 TST \$BDDAT ;MAKE SURE CLOCK A IS CLEAR.
 4838 ;PUT PATTERN 125252 INTO BUFFER REG.
 4839

```

4840 ; IT SHOULD GET XFERRRED TO COUNT REG.
4841 ; SELECT: MODE 2, ENABLE.
4842 ; NOW GENERATE A MAINTENANCE ST2.
4843 014654 005037 001124      CLR    $GDDAT
4844
4845 014670 012737 125252 001124 ;*   MOV    $GDDAT, @ASR      ; / PUT DATA FROM $GDDAT TO DEVICE REG ASR
4846          MOV    #125252, $GDDAT
4847
4848 014706 012737 001001 001124 ;*   MOV    $GDDAT, @ABR      ; / PUT DATA FROM $GDDAT TO DEVICE REG ABR
4849          MOV    #1001, $GDDAT
4850
4851 014724 005037 001124      ;*   MOV    $GDDAT, @ASR      ; / PUT DATA FROM $GDDAT TO DEVICE REG ASR
4852          CLR    $GDDAT
4853
4854          ;*   MOV    $GDDAT, @ABR      ; / PUT DATA FROM $GDDAT TO DEVICE REG ABR
4855
4856 014750 052737 002000 001124 ;*   MOV    @ASR, $GDDAT      ; /READ DEVICE REG ASR,PUT DATA IN $GDDAT.
4857          BIS    #BIT10, $GDDAT
4858
4859 014766 012737 125252 001124 ;*   MOV    $GDDAT, @ASR      ; / PUT DATA FROM $GDDAT TO DEVICE REG ASR
4860          MOV    #125252, $GDDAT
4861 ; RECORD $GDDAT (PATTERN) IN CASE WE
4862 ; NEED TO TYPE OUT AN ERROR.
4863 ; NOW READ BACK THE BUFFER REG.
4864
4865 015004 023737 001126 001124 ;*   MOV    @ABR, $BDDAT      ; /READ DEVICE REG ABR,PUT DATA IN $BDDAT.
4866          CMP    $BDDAT, $GDDAT
4867          BEQ    1$           ; WAS THE TRANSFER SUCCESSFUL?
4868 ; IF YES THEN BR TO NEXT TEST.
4869
4870 015014 104012              ERROR  12           ; ERROR FAILED TO XFERR 125252 PATTERN
4871 ; CORRECTLY FROM COUNT TO BUFFER REG.
4872 ; SEE INIT. COMMENT AS TO WHY
4873 ; IT MIGHT HAVE GONE SOUR.
4874
4875
4876 015016 000012              1$:    P=P+1
4877
4878
4879
4880
4881
4882
4883
4884 ;*****
4885 ;*TEST 115 *TEST THAT A'S COUNT REGISTER ISN'T CLEARED IN MODE 1 WHEN STP2 IS GENER
4886 ;*
4887 ;*THIS TEST IS DESIGNED TO MAKE SURE THAT WE DON'T CLEAR THE COUNT
4888 ;*REGISTER IN MODE 1 WHEN AN STP2 IS GENERATED.
4889 ;*
4890 ;* PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF A"
4891 ;*
4892 ;*
4893 ;*****

```

MAINDEC-11-DRLPG-A
DRLPG.P11 T115 MACY11 27(654) 15-DEC-77 08:29 PAGE 138
*TEST THAT A'S COUNT REGISTER ISN'T CLEARED IN MODE 1 WHEN STP2 IS GENERATED

SEQ 0155

```

4894 015016 000004          TST115: SCOPE
4895
4896
4897
4898
4899
4900
4901 015020 005037 001124      CLR    $GDDAT      ;MAKE SURE CLOCK A IS CLEAR.
4902                                         ;LOAD ALL ONES INTO BUFFER COUNT REGS.
4903                                         ;SET MODE 1.
4904 015034 012737 177777 001124  ;*   MOV    $GDDAT,$ASR    ;GENERATE A MAINTENANCE STP2.
4905                                         ;SEE IF IT CLEARED COUNT REG.
4906
4907 015052 012737 000200 001124  ;*   MOV    $GDDAT,$ABR    ;PUT DATA FROM $GDDAT TO DEVICE REG ABR
4908                                         ;PUT DATA FROM $GDDAT TO DEVICE REG ASR
4909                                         ;PUT DATA FROM $GDDAT TO DEVICE REG ASR
4910
4911 015100 052737 002000 001124  ;*   MOV    $GDDAT,$ASR    ;READ DEVICE REG ASR,PUT DATA IN $GDDAT.
4912                                         ;BIS    $ASR,$GDDAT    ;PUT DATA FROM $GDDAT TO DEVICE REG ASR
4913                                         ;MOV    $GDDAT,$ASR    ;PUT DATA FROM $GDDAT TO DEVICE REG ASR
4914                                         ;MOV    $GDDAT,$ACR    ;READ DEVICE REG ACR,PUT DATA IN $GDDAT.
4915                                         ;MOV    $ACR,$BDDAT    ;BNE    $BDDAT,15       ;BR IF NO - NEXT TEST.
4916
4917 015126 005737 001126      ;*   TST
4918 015132 001001             BNE    15
4919
4920 ;;;$$$$$$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$$$$$
4921
4922 015134 104012          ERROR 12      ;ERROR CLOCK A MODE 1 + STP2 CLEARED COUNT REG.
4923                                         ;TO SCOPE FIND OUT WHAT IS GENERATING
4924                                         ;SIGNAL ON C_R INPUT OF COUNT REG.
4925
4926 ;;;$$$$$$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$$$$$
4927
4928 015136          15:
4929
4930                                         ;*****
4931                                         ;*TEST 116 *TEST THAT A'S COUNT REGISTER ISN'T CLEARED IN MODE 2 WHEN STP2 IS GENER
4932                                         ;*THIS TEST IS DESIGNED TO MAKE SURE THAT WE DON'T CLEAR THE COUNT
4933                                         ;*REGISTER IN MODE 2 WHEN AN STP2 IS GENERATED.
4934                                         ;*PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF A"
4935                                         ;*
4936
4937
4938
4939
4940
4941 015136 000004          TST116: SCOPE
4942                                         ;MAKE SURE CLOCK A IS CLEAR.
4943                                         ;LOAD ALL ONES INTO BUFFER COUNT REGS.
4944                                         ;SET MODE 2.
4945                                         ;GENERATE A MAINTENANCE STP2.
4946
4947

```

N12

MAINDEC-11-DRLPG-A
DRLPG.P11 T116 MACY11 27(654) 15-DEC-77 08:29 PAGE 139
*TEST THAT A'S COUNT REGISTER ISN'T CLEARED IN MODE 2 WHEN STP2 IS GENERATED

SEQ 0156

```

4948
4949 015140 005037 001124           CLR    SGDDAT      ;SEE IF IT CLEARED COUNT REG.
4950
4951 015154 012737 177777 001124   :*    MOV    SGDDAT, $ASR
4952                                     MOV    #177777, SGDDAT  ;/ PUT DATA FROM SGDDAT TO DEVICE REG ASR
4953
4954 015172 012737 001000 001124   :*    MOV    SGDDAT, $ABR
4955                                     MOV    #1000, SGDDAT  ;/ PUT DATA FROM SGDDAT TO DEVICE REG ABR
4956
4957 015220 052737 002000 001124   :*    MOV    SGDDAT, $ASR
4958                                     MOV    #BIT10, SGDDAT ;/ READ DEVICE REG ASR,PUT DATA IN SGDDAT.
4959
4960 015246 005737 001126           :*    BIS    $ASR, SGDDAT
4961                                     MOV    SGDDAT, $ASR  ;/ PUT DATA FROM SGDDAT TO DEVICE REG ASR
4962
4963 015252 001001                 :*    TST    $ACR, SBDDAT
4964                                     BNE    $BDDAT, 1S    ;/READ DEVICE REG ACR,PUT DATA IN SBDDAT.
4965
4966                                     BNE    1S          ;BR IF NO - NEXT TEST.
4967
        ;;;$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$
```

```

4971 015254 104012               ERROR 12      ;ERROR CLOCK A MODE 2 + STP2 CLEARED COUNT REG.
4972                                     ;TO SCOPE FIND OUT WHAT IS GENERATING
4973                                     ;SIGNAL ON CLR INPUT OF COUNT REG.
4974
        ;;;$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$
```

```

4978 015256               1S:
4979
4980
4981
4982  :***** *TEST 117 *TEST THAT MODE 3 + "STP2" CLEARS A'S COUNT REGISTER.
4983  :*
4984  :*IN THIS TEST WE'LL DO A MOVE 3 FOR THE FIRST TIME.
4985  :*MODE 3 + "STP2" SHOULD CLEAR THE COUNT REGISTER.
4986  :*WE KNOW FROM A PREVIOUS TEST THAT "INIT" L WAS ABLE TO
4987  :*CLEAR THE REG. AND ALSO THAT WE CAN GENERATE AN "STP2" H.
4988  :*"MODE A0 (1)" H + "MODE A1 (1)" H + "STP2" H = CLEARING SIGNAL.
4989  :*
4990  :* PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF A"
4991  :*
4992  :*
4993 015256 000004             :***** *ST117: SCOPE
4994
4995
4996  :CLEAR CLOCK A + SELECT MODE 3.
4997  :LOAD ALL ONE'S TO BUFFER + COUNTER REGS.
4998  :GENERATE A MAINTENANCE "STP2".
4999  :THIS SHOULD CLEAR THE COUNT REG.
5000
5001  :IS COUNT REG. CLEAR?
```

B13

MAINDEC-11-DRLPG-A MACYII 27(654) 15-DEC-77 08:29 PAGE 140
DRLPG.PII T117 *TEST THAT MODE 3 + "STP2" CLEARS A'S COUNT REGISTER.

SEQ 0157

5056 ;LOAD BUFFER + COUNT REGS.
 5057 ;SET AUTO INCREMENT MODE
 5058 ;ENABLE COUNTER MODE 0 RATE STP1
 5059 ;ZAP! A MAINTENANCE STP1 HAS BEEN MADE.
 5060 ;STOP HERE AND LOOK WHAT JUST HAPPENED.
 5061 ;1: STP1 CLOCKED THE COUNTER (SET 177777).
 5062 ;2: COUNTER OVERFLOWED - "A OVERFLOW" L
 5063 ;3. MODE 0 + "A OVERFLOW" L + "A AUTO INC (1)" H
 5064 ;DOWN COUNTED THE BUFFER.
 5065 ;4. "A OVERFLOW" L GOES THROUGH ONE SHOT DELAY
 5066 ;TO GIVE "A RELOAD" H
 5067 ;5. "A RELOAD" H CAUSES A BUFFER TO COUNTER
 5068 ;RELOAD.
 5069 015364 005037 001124 CLR SGDDAT
 5070 ;* MOV SGDDAT,ABSR ;/ PUT DATA FROM SGDDAT TO DEVICE REG BSR
 5071 015410 012737 177777 001124 ;* MOV SGDDAT,ASR ;/ PUT DATA FROM SGDDAT TO DEVICE REG ASR
 5072 ;* MOV SGDDAT,ABR ;/ PUT DATA FROM SGDDAT TO DEVICE REG ABR
 5073 015426 012737 000020 001124 ;* MOV #20,SGDDAT
 5074 ;* MOV SGDDAT,ABSR ;/ PUT DATA FROM SGDDAT TO DEVICE REG BSR
 5075 015444 012737 000015 001124 ;* MOV #15,SGDDAT
 5076 ;* MOV SGDDAT,ASR ;/ PUT DATA FROM SGDDAT TO DEVICE REG ASR
 5077 015472 052737 010000 001124 ;* MOV BIS #BIT12,SGDDAT ;/READ DEVICE REG ASR,PUT DATA IN SGDDAT.
 5078 ;* MOV SGDDAT,ASR ;/ PUT DATA FROM SGDDAT TO DEVICE REG ASR
 5079 ;PART 1 DID BUFFER GET DECREMENTED?
 5080 015510 012737 177776 001124 MOV #177776,SGDDAT ;SET FOR ERROR TYPEOUT IF ANY.
 5081 ;READ THE RESULTS OF THE BUFFER.
 5082 015526 023727 001126 177776 ;* MOV ABRR SBODAT ;/READ DEVICE REG ABR,PUT DATA IN SBODAT.
 5083 015534 001402 BEQ SBODAT,#177776 ;DID BUFFER DECREMENT TO 177776?
 5084 ;BR IF YES TO PART 2
 5085 ;;;\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$> ERROR <<\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$
 5086 015536 104012 ERROR 12 ;ERROR-CLOCK A. AFTER AN OVERFLOW
 5087 ;WITH AUTO INC ENABLED MODE 0, THE
 5088 ;BUFFER REGISTER FAILED TO DOWN COUNT
 5089 ;SEE ABOVE COMMENTS FOR SEQUENCE
 5090 ;OF EVENTS.
 5091 015540 000411 BR 2\$;IF ERROR ONLY LOOP ON PART 1.
 5092 ;;;\$\$\$\$\$\$\$\$\$\$\$\$\$\$> ERROR <<\$\$\$\$\$\$\$\$\$\$\$\$\$\$
 5093
 5094
 5095
 5096
 5097

MAINDEC-11-DRLPG-A
DRLPG.P11 T120MACY11 27(654) 15-DEC-77 08:29 PAGE 142
*TEST THE AUTODECREMENT FEATURE OF CLOCK A'S BUFFER

SEQ 0159

5111 015542 15: ;PART 2 DID NEW COUNT GET TRANSFERRED TO COUNT REGISTER?
 5112 ;READ THE COUNT REGISTER
 5113
 5114
 5115 015552 023727 001126 177776 ;* MOV \$ACR,\$BDDAT ;READ DEVICE REG ACR,PUT DATA IN \$BDDAT.
 5116 CMP \$BDDAT,*177776 ;DID NEW VALUE OF THE BUFFER
 5117 ;REGISTER GET PROPERLY LOADED INTO
 5118 ;THE COUNT REGISTER?
 5119 015560 001401 BEQ 2S ;BR IF YES - NEXT TEST.
 5120 ;;;\$SSSSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSS

 5124 015562 104012 ERROR 12 ;ERROR CLOCK A. NEW CONTENTS OF
 5125 ;BUFFER REGISTER FAILED TO BE PROPERLY
 5126 ;LOADED INTO COUNT REGISTER AFTER
 5127 ;AUTO DECREMENT.
 5128 ;SEE ABOVE COMMENTS FOR SEQUENCE OF EVENTS.
 5129 ;;;\$SSSSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSS

 5133 015564 015564 005037 001124 2S: CLR \$GDDAT ;CLEAR AUTO INC OPTION.
 5134 ;* MOV \$GDDAT,\$BSR ;/ PUT DATA FROM \$GDDAT TO DEVICE REG BSR
 5135 ;*****
 5136 ;*TEST 121 *TEST THAT CLOCK A'S 1 MHZ CLK CAN BE DISABLED
 5137 ;*
 5138 ;*FOR THIS TEST, WE'LL TRY DISABLING THE 1 MHZ CLOCK. TO DO THIS,
 5139 ;*WE'LL SET THE "DISABLE OSC 1 MHZ" BIT 11 IN CLOCK B SR. THEN
 5140 ;*COUNTED OR OVERFLOWED, IF SO ERROR.
 5141 ;*THE UNKNOWN THING HERE IS BIT 11 SETTING THE DISABLE F/F THAT
 5142 ;*GATES WITH THE 1 MHZ FREQ TO pRODUCE "A 1 MHZ CLK" L
 5143 ;*
 5144 ;* PROBABLE SYNC POINT FOR THIS TEST:: "LD STAT B"
 5145 ;*
 5146 ;*****
 5147 015600 000004 015602 012737 000100 001166 ;ST121: SCOPE MOV #100,\$TIMES ;;DO 100 ITERATIONS
 5148 ;CLEAR CLOCK A.
 5149 ;SET THE "DISABLE OSC 1 MHZ" F/F.
 5150 ;CLEAR THE BUFFER + COUNT REGS.
 5151 ;START CLOCK: RATE 1 MHZ, MODE 0, GO.
 5152
 5153 015610 005037 001124 CLR \$GDDAT
 5154 ;
 5155 015624 012737 004000 001124 ;* MOV \$GDDAT,\$ASR ;/ PUT DATA FROM \$GDDAT TO DEVICE REG ASR
 5156 ;* MOV #BIT11,\$GDDAT
 5157 ;* CLR \$GDDAT,\$BSR ;/ PUT DATA FROM \$GDDAT TO DEVICE REG BSR
 5158
 5159
 5160
 5161
 5162
 5163

MAINDEC-11-DRLPG-A
DRLPG.P11 T121

MACY11 27(654) 15-DEC-77 08:29 PAGE 143
*TEST THAT CLOCK A'S 1 MHZ CLK CAN BE DISABLED

SEQ 0160

```

5164
5165 015656 012737 000003 001124 ;* MOV $GDDAT,$ABR ;/ PUT DATA FROM $GDDAT TO DEVICE REG ABR
5166      MOV #3,$GDDAT
5167
5168 015674 005000 ;* MOV $GDDAT,$ASR ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
5169      CLR RO SHORT DELAY. WE ALLOW THIS DELAY TO
5170 015676 105200 1$: INCB RO OCCUR. IF THE 1 MHZ CLOCK IS DISABLED
5171 015700 100376 BPL 1$ NO CLOCKING OF CLOCK A WILL OCCUR.
5172
5173
5174 015712 005737 001126 ;* MOV $ACR,$BDDAT ;/READ DEVICE REG ACR PUT DATA IN $BDDAT.
5175 015716 001007      TST $BDDAT ;DOES COUNT REG HAVE ANYTHING IN IT?
5176      BNE 2$ ;YES - REPORT ERROR!
5177
5178 015730 105737 001126 ;* MOV $ASR,$BDDAT ;/READ DEVICE REG ASR,PUT DATA IN $BDDAT.
5179 015734 100001      TSTB $BDDAT ;NO - BR NEXT TEST - NO ERROR.
5180      BPL 3$ ;;
5181      ;;;$$$$$$$$$$$$$$$$$$$>> ERROR <<$$$$$$$$$$$$$$$$$$$>>

5185 015736 104012      2$: ERROR 12 ;ERROR - UNABLE TO DISABLE 1 MHZ CLK
5186
5187      ;;;$$$$$$$$$$$$$$$$$$$>> ERROR <<$$$$$$$$$$$$$$$$$$$>>

5191 015740 005037 001124 3$: CLR $GDDAT ;CLEAR CLOCK A.
5192      ;* MOV $GDDAT,$ASR ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
5193
5194

```

```

5195      .SBTTL *
5196      .SBTTL * PHASE 4 CLOCK B COUNT FUNCTION TESTS
5197      .SBTTL *
5198
5199
5200      ****TEST 122 ****TEST THAT CLOCK B WILL COUNT ONCE FIRST CLOCK B COUNT
5201      *
5202      **VERY FIRST TIME COUNTING WITH CLOCK B.
5203      **WHAT WE'LL TRY AND DO IS COUNT IT FROM 0 TO 1.
5204      **WE DO HAVE A PROBLEM HERE HOWEVER. WE CAN'T READ CLOCK B AS IT
5205      **COUNTS AND THERE IS NO NICE WAY OF GENERATING A "CLOCK B" L PULSE.
5206      **SO WE'RE GOING TO HAVE TO DO A COUPLE TRICKY THINGS: (1) DISABLE
5207      **CLOCK A'S 1 MHZ CLOCK (WE DID THAT IN LAST TEST) SO THAT WE CAN
5208      **GENERATE A MAINTENANCE 1 MHZ PULSE THROUGH CLOCK A (NEVER
5209      **DID THAT BEFORE); (2) SET CLOCK B "FEED B TO A" BIT 05 (NEVER DID THAT
5210      **BEFORE EITHER) SO THAT WE CAN ROUTE "A 1 MHZ" H TO MAKE
5211      **"B 1 MHZ" L TO GIVE US "CLOCK B" L
5212      *
5213      ** PROBABLE SYNC POINT FOR THIS TEST:: "LD STAT B"
5214      *
5215      *
5216      *
5217      ****
5218 015754 000004      TST122: SCOPE
5219
5220 015756 012737 004000 001124      MOV #BIT11,$GDDAT ;CLEAR CLOCK B AND DISABLE 1MHZ OSC.
5221
5222 015756 012737 004000 001124      ;* MOV $GDDAT,$BSR ;/ PUT DATA FROM $GDDAT TO DEVICE REG BSR
5223
5224 015756 012737 004000 001124      ;* CLR $GDDAT ;CLEAR B'S BUFFER + COUNT REGS.
5225
5226 015774 005037 001124      CLR $GDDAT ;SELECT "FEED B TO A", RATE 1 MHZ, GO.
5227
5228 015774 005037 001124      ;* MOV $GDDAT,$BBR ;/ PUT DATA FROM $GDDAT TO DEVICE REG BBR
5229
5230 015774 005037 001124      ;* CLR $GDDAT ;CLOCK A'S 1 MHZ CLOCK.
5231
5232 015774 005037 001124      ;* MOV $GDDAT,$BBR ;GENERATE A MAINTENANCE 1 MHZ PULSE..
5233
5234 016020 052737 000043 001124      ;* BIS #BITS!BIT1!BIT0,$GDDAT ;/READ DEVICE REG BSR,PUT DATA IN $GDDAT.
5235
5236 016020 052737 000043 001124      ;* MOV $GDDAT,$BSR ;/ PUT DATA FROM $GDDAT TO DEVICE REG BSR
5237
5238 016046 052737 004000 001124      ;* BIS #BIT11,$GDDAT ;/READ DEVICE REG ASR,PUT DATA IN $GDDAT.
5239
5240 016046 052737 004000 001124      ;* MOV $GDDAT,$ASR ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
5241
5242 016074 005737 001126      ;* TST $BDDAT ;/READ DEVICE REG BCR.PUT DATA IN $BDDAT.
5243
5244 016100 001001      BNE 1$ ;BR IF YES TO NEXT TEST.
5245
5246
;;:SSSSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSS

```

G13

MAINDEC-11-DRLPG-A
DRLPG.P11 T122

MAC 11 27(654) 15-DEC-77 08:29 PAGE 145
*TEST THAT CLOCK B WILL COUNT ONCE FIRST CLOCK B COUNT

SEQ 0162

5266 016104 1\$:
 5267
 5268
 5269 ;*****
 5270 *TEST 123 *TEST THE ABILITY IF CLOCK B TO COUNT FROM ZERO TO OVERFLOW
 5271
 5272 *LAST TEST WE FOUND OUT WE COULD ADVANCE CLOCK A'S COUNTER,
 5273 *SO IN THIS TEST WE'RE GOING TO GO FROM 0-377 COUNTING.
 5274 *WE'LL USE THE SAME PROCEDURE AS LAST TEST TO GENERATE "CLOCK B" L.
 5275 *UNKNOWN IS THE ABILITY OF THE F/F'S TO PROPAGATE THEIR OVERFLOWS.
 5276
 5277 *IF IT IS DESIRED TO START THIS TEST AT A VALUE OTHER THAN 0, CHANGE
 5278 *THE SECOND INSTR. OF THIS TEST TO ? VALUE TO BE LOADED INTO THE BUFFER
 5279 *TO THAT VALUE DESIRED.
 5280
 5281
 5282 * PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF B"
 5283
 5284 ;*****
 5285 016104 000004 TST123: SCOPE
 5286 016106 012737 000001 001166 MOV #1,\$TIMES ;DO 1 ITERATION
 5287 016114 005037 001124 CLR SGDDAT ;START THE COUNTER FROM ZERO.
 5288 ;NOTE: A VALUE OTHER THAN ZERO MAY BE
 5289 ;PATCHED IN HERE IN ORDER THAT A COUNT
 5290 ;MAY BE STARTED HIGHER.
 5291 016120 005037 001356 1\$: CLR \$TMDAT
 5292 ;* MOV \$TMDAT,QASR ; PUT DATA FROM \$TMDAT TO DEVICE REG ASR
 5293 ;CLEAR CLOCK B, DISABLE 1 MHZ CLOCK A.
 5294 016134 012737 004000 001356 MOV #BIT11,\$TMDAT
 5295 ;* MOV \$TMDAT,QBSR ; PUT DATA FROM \$TMDAT TO DEVICE REG BSR
 5296 ;LOAD VALUE INTO COUNT + BUFFER REGS.
 5297 ;"1\$" IS THE LOOP BACK POINT ON
 5298 ;"LOOP ON TEST" (SW14=1) FEATURE. NORMAL
 5299 ;LOOP BACK POINT WILL BE "2\$".
 5300
 5301
 5302

MAINDEC-11-DRLPG-A
DRLPG.P11 T123MACY11 27(654) 15-DEC-77 08:29 PAGE 146
*TEST THE ABILITY IF CLOCK B TO COUNT FROM ZERO TO OVERFLOW

SEQ 0163

5303
 5304
 5305
 5306
 5307
 5308
 5309 016162 012737 004042 001356 ;* MOV SGDDAT,2B8R ;/ PUT DATA FROM SGDDAT TO DEVICE REG BBR
 5310 ;SELECT: "DISABLE OSC 1 MHZ"; "FEED B TO A";
 5311 ;RATE 1 MHZ.
 5312 016200 005237 001356 ;* MOV STMDAT,2BSR ;/ PUT DATA FROM STMDAT TO DEVICE REG BSR
 INC STMDAT
 5313 ;
 5314 ;* MOV STMDAT,2BSR ;/ PUT DATA FROM STMDAT TO DEVICE REG BSR
 5315 ;
 5316 016214 2\$: ;* MOV 2ASR,STMDAT ;GENERATE A CLOCK PULSE.
 5317 ;SHOULD CAUSE THE CLOCK TO
 5318 ;INCREMENT ONCE.
 5319 ;
 5320 016224 052737 004000 001356 ;* MOV BIS #BIT11,STMDAT ;READ DEVICE REG ASR,PUT DATA IN STMDAT.
 5321 ;
 5322 016242 005237 001124 ;* MOV INC STMDAT,2ASR ;/ PUT DATA FROM STMDAT TO DEVICE REG ASR
 5323 ;SGDDAT IS USED TO KEEP TRACK OF THE
 5324 ;VALUE THE CLOCK SHOULD COUNT TO.
 5325 ;
 5326 ;
 5327 ;
 5328 ;* MOV 2BCR,SBDDAT ;/READ DEVICE REG BCR,PUT DATA IN SBDDAT.
 5329 ;
 5330 016256 123737 001126 001124 CMPB BEQ SBDDAT,SGDDAT ;DID THE COUNT OCCUR CORRECTLY?
 5331 016264 001402 3\$: ;IF YES - BR "3\$".
 5332 ;:;SSSSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSS
 5336 016256 104015 ;
 5337 ;
 5338 ;
 5339 ;
 ;:;SSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSS
 5343 016270 000403 ;
 5344 ;
 5345 016272 105737 001124 3\$: ;
 5346 016276 001410 TSTB SGDDAT ;DID WE ACHIEVE OVERFLOW YET?
 5347 ;
 5348 016300 032777 040000 162632 4\$: ;
 5349 016306 001742 BEQ 2\$;
 5350 016310 162737 000001 001124 SUB #1,SGDDAT ;LOOP ON CURRENT COUNT?
 5351 016316 000700 BR 1\$;BR IF NO TO NEXT COUNT UPDATE.
 5352 ;
 5353 016320 5\$: ;IF YES DECREMENT EXPECTED AND RELOAD.
 5354 ;
 5355 ;
 5356 ;GO TO RELOAD POINT
 ;END SUBTEST.
 ;*****

I 13

I13

MAINDEC-11-DRLPG-A MACY11 27(654) 15-DEC-77 08:29 PAGE 147
DRLPG.P11 T124 *TEST THAT CLOCK B CAN GENERATE AN OVERFLOW

```

5357 ;*TEST 124      *TEST THAT CLOCK B CAN GENERATE AN OVERFLOW
5358 ;*
5359 ;*NOW WE'LL TRY AND GENERATE "B OVERFLOW" L WHICH SETS BIT 07.
5360 ;*WE'LL DO IT BY PRESETTING THE BUFFER TO 377 AND GENERATING A "CLOCK B" L
5361 ;*WE ALREADY KNOW WE CAN ADVANCE THE COUNTER. WHAT WE
5362 ;*WANT TO SEE IS "B OVERFLOW" L COME OVER AND DIRECT SET
5363 ;*"OVERFLOW FL B" F/F (BIT 07 IN CSR).
5364 ;*
5365 ;* PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF B"
5366 ;*
5367 ;*
5368 ;*****ST124: SCOPE*****
5369 016320 000004
5370
5371 ;CLEAR CLOCK A.
5372 ;CLEAR CLOCK B.
5373 ;SET COUNT AND BUFFER REGS.
5374 ;SELECT "DISABLE OSC 1 MHZ"; "FEED B TO A";
5375 ;RATE 1 MHZ.
5376 ;GO. ENABL MUST BE SET AFTER "FEED B TO A"
5377 ;GENERATE A CLOCK PULSE.
5378 ;DID OVERFLOW FLAG SET?
5379
5380 016322 005037 001124      CLR    $GDDAT
5381 ;*          MOV    $GDDAT, @ASR   ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
5382
5383 016346 012737 000377 001124 ;*          MOV    $GDDAT, @BSR   ;/ PUT DATA FROM $GDDAT TO DEVICE REG BSR
5384 ;*          MOV    #377, $GDDAT
5385
5386 016364 012737 004042 001124 ;*          MOV    $GDDAT, @BBR   ;/ PUT DATA FROM $GDDAT TO DEVICE REG BBR
5387 ;*          MOV    #4042, $GDDAT
5388
5389 016402 005237 001124      ;*          MOV    $GDDAT, @BSR   ;/ PUT DATA FROM $GDDAT TO DEVICE REG BSR
5390 ;*          INC    $GDDAT
5391
5392 ;*          MOV    $GDDAT, @BSR   ;/ PUT DATA FROM $GDDAT TO DEVICE REG BSR
5393
5394 016426 052737 004000 001124 ;*          MOV    @ASR, $GDDAT ;/READ DEVICE REG ASR, PUT DATA IN $GDDAT.
5395 ;*          BIS    #BIT11, $GDDAT
5396
5397 ;*          MOV    $GDDAT, @ASR   ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
5398
5399 016454 105737 001126      ;*          MOV    @BSR, $BDDAT ;/READ DEVICE REG BSR, PUT DATA IN $BDDAT.
5400 ;*          BMI    $BDDAT
5401 016460 100402            ;*          BMI    15           ;BR IF YES TO "1$".
5402
5403 ;;;SSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSS
5404
5405 016462 104014          ERROR 14
5406 ;ERROR CLOCK B "B OVERFL FLAG" (CSR BIT7)
5407 ;FAILED TO SET ON OVERFLOW.
5408
5409 ;;;SSSSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSS

```

MAINDEC-11-DRLPG-A
DRLPG.P11 T124

MACY11 27(654) 15-DEC-77 08:29 PAGE 148
*TEST THAT CLOCK B CAN GENERATE AN OVERFLOW

SEQ 0165

K13

MAINDEC-11-DRLPG-A
DRLPG.P11 T125

MACY11 27(654) 15-DEC-77 08:29 PAGE 149
*TEST THE INIT. ABILITY OF CLOCK B'S COUNT REG.

SEQ 0166

5465
5466 016606 001401 BEQ 15 ;SHOULD HAVE MADE IT AL ZEROS.
5467 ;;SSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSS

5471 016610 104007 ERROR 7 ;ERROR CLOCK B - INIT FAILED TO CLEAR
5472 ;;SSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSS

5477 016612 1S:

MAINDEC-11-DRLPG-A
DRLPG.P11 T126MACY11 27(654) 15-DEC-77 08:29 PAGE 150
*TEST THAT CLOCK B DOESN'T COUNT WHEN NO RATE IS SELECTED

SEQ 0167

```

5478      ;*****
5479      ;*TEST 126 *TEST THAT CLOCK B DOESN'T COUNT WHEN NO RATE IS SELECTED
5480      ;*****
5481 016612 000004      TST126: SCOPE
5482 016614 012737 000100 001166      MOV      #100,$TIMES    ;;DO 100 ITERATIONS
5483
5484
5485
5486
5487
5488
5489 016622 005037 001124      CLR      $GDDAT
5490
5491      ;*      MOV      $GDDAT,0ASR    ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
5492
5493      ;*      MOV      $GDDAT,0BSR    ;/ PUT DATA FROM $GDDAT TO DEVICE REG BSR
5494
5495 016656 005237 001124      ;*      MOV      $GDDAT,0BBR    ;/ PUT DATA FROM $GDDAT TO DEVICE REG BBR
5496      ;*      INC      $GDDAT
5497
5498 016672 005000      ;*      MOV      $GDDAT,0ASR    ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
5499      CLR      RO      ;DELAY FOR 1.4Y COUNT THAT
5500 016674 105200      1$:      INCB     RO      ;COULD FAISELY OCCUR.
5501 016676 001376      BNE      1$      ;THIS DELAY APPROX. 369 MS ON A
5502
5503
5504
5505
5506
5507 016710 005737 001126      ;*      MOV      0ACR,$BDDAT    ;/READ DEVICE REG ACR,PUT DATA IN $BDDAT.
5508 016714 001401      TST      BEQ      $BDDAT,2$      ;IF NO BR TO NEXT TEST.
5509      ;;;SSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSS

5513 016716 104014      ERROR    14      ;ERROR - CLOCK B COUNTED WHEN ENABLED BUT
5514
5515
5516
5520 016720      2$:
5521
5522

```

```

5523          ;/*
5524
5525          **** TEST 127 **** TEST THE ABILITY OF CLOCK B TO COUNT AT 1MHZ PART 1
5526
5527          *THIS TEST IS DESIGNED TO TEST CLOCK B'S ABILITY TO COUNT
5528          *IN RATE: 1MHZ PART1
5529
5530          * PROBABLE SYNC POINT FOR THIS TEST:: "LD STAT A"
5531          *
5532
5533          ****
5534          ****
5535 016720 000004      ST127: SCOPE
5536 016722 012737 000020 001166    MOV    #20,$TIMES   ;;DO 20 ITERATIONS
5537
5538 016730 005037 001124    CLR    $GDDAT      ;/CLEAR CLOCK A.
5539
5540 016740 000003 001124    CLR    $GDDAT      ;/CLEAR CLOCK B.
5541          ;/CLEAR THE BUFFER + COUNT REGS.
5542          ;/SELECT: RATE: 1MHZ ; GO.
5543
5544          ;*    MOV    $GDDAT,@ASR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
5545          ;*    MOV    $GDDAT,@BSR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG BSR
5546          ;*    MOV    $GDDAT,@BBR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG BBR
5547          ;*    MOV    #1!2,$GDDAT
5548 016764 012737 000003 001124    ;*    MOV    $GDDAT,@BSR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG BSR
5549
5550 017002 005000      1$:    CLR    RO          ;/NOW WE'LL DO A LITTLE DELAY.
5551 017004 005200      INC    RO          ;/THIS DELAY WILL AMOUNT TO APP. 269 MS.
5552 017006 001376      BNE    1$          ;/ON A PDP-11/20.
5553
5554
5555          ;/DID COUNTER COUNT AT ALL?
5556
5557 017020 005737 001126    ;*    MOV    @BCR,$BDDAT      ;/READ DEVICE REG BCR,PUT DATA IN $BDDAT.
5558 017024 001010      TST    BNE    $BDCAT      ;/BR IF YES - NEXT TEST.
5559
5560
5561
5562
5563 017036 105737 001126    ;*    MOV    @BSR,$BDDAT      ;/READ DEVICE REG BSR,PUT DATA IN $BDDAT.
5564
5565 017042 100401      BMI    2$          ;/COUNT TO OVERFLOW - SO WE'LL SEE IF
5566          ;/THE OVERFLOW F/F SET BEFORE WE CRY WOLF.
5567          ;/BR IF SET - NEXT TEST.
5568
5569          ;;;$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$>
5570
5571
5572
5573 017044 104014      ERROR   14      ;/ERROR CLOCK B - COUNTER FAILED TO COUNT
5574          ;/AT 1MHZ RATE.
5575          ;;;$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$9$$$$$>

```

MAINDEC-11-DRLPG-A
DRLPG.P11 T127

MACY11 27(654) 15-DEC-77 08:29 PAGE 152
*TEST THE ABILITY OF CLOCK B TO COUNT AT 1MHZ PART 1

N13

SEQ 0169

5579 017046

2\$:

MAINDEC-11-DRLPG-A
G.PII T127MACY11 27(654) 15-DEC-77 08:29 PAGE 153
*TEST THE ABILITY OF CLOCK B TO COUNT AT 1MHZ PART 1

SEQ 0170

```

5580          ;/*
5581
5582          **** TEST 130 **** TEST THE ABILITY OF CLOCK B TO COUNT AT 100KHZ PART 1
5583
5584          *
5585          *THIS TEST IS DESIGNED TO TEST CLOCK B'S ABILITY TO COUNT
5586          *IN RATE: 100KHZ      PART1
5587
5588          * PROBABLE SYNC POINT FOR THIS TEST:: "LD STAT A"
5589
5590
5591          ****
5592 017046 000004 017050 012737 000020 001166 T$T130: SCOPE
5593          MOV    #20,$TIMES      ;;DO 20 ITERATIONS
5594
5595          017056 005037 001124           CLR    $GDDAT      ;/CLEAR CLOCK A.
5596
5597          ;*      MOV    $GDDAT,$ASR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
5598          ;*      MOV    $GDDAT,$BSR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG BSR
5599          ;*      MOV    $GDDAT,$BBR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG BBR
5600          ;*      MOV    $GDDAT,$BSR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG BSR
5601          ;*      MOV    $GDDAT,$ASR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
5602          ;*      MOV    $GDDAT,$BSR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG BSR
5603          ;*      MOV    $GDDAT,$BBR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG BBR
5604          ;*      MOV    $GDDAT,$BSR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG BSR
5605          ;*      MOV    $GDDAT,$BBR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG BBR
5606 017112 012737 000005 001124 ;*      MOV    $GDDAT,$BSR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG BSR
5607
5608          ;*      MOV    $GDDAT,$BSR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG BSR
5609
5610 017130 005000           1$:    CLR    RO      ;NOW WE'LL DO A LITTLE DELAY.
5611 017132 005200           INC    RO      ;/THIS DELAY WILL AMOUNT TO APP. 269 MS.
5612 017134 001376           BNE    1$      ;/ON A PDP-11/20.
5613
5614          ;*      MOV    $GDDAT,$ASR      ;/DID COUNTER COUNT AT ALL?
5615
5616 017146 005737 001126     ;*      TST    $BODDAT      ;/READ DEVICE REG BCR,PUT DATA IN $BODDAT.
5617 017152 001010           BNE    2$      ;/BR IF YES - NEXT TEST.
5618
5619
5620 017164 105737 001126     ;*      TSTB   $BODDAT      ;/READ DEVICE REG BSR,PUT DATA IN $BODDAT.
5621
5622          ;*      TSTB   $BODDAT      ;/COUNT TO OVERFLOW - SO WE'LL SEE IF
5623          ;/THE OVERFLOW F/F SET BEFORE WE CRY WOLF.
5624 017170 100401           BMI    2$      ;/BR IF SET - NEXT TEST.
5625
5626          ;;;$$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$$
5627
5628 017172 104014           ERROR   14      ;/ERROR CLOCK B - COUNTER FAILED TO COUNT
5629
5630          ;;;$$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$$
5631
5632

```

C14

MAINDEC-11-DRLPG-A
DRLPG.P11 T130

MACY11 27(654) 15-DEC-77 08:29 PAGE 154
*TEST THE ABILITY OF CLOCK B TO COUNT AT 100KHZ PART 1

SEQ 0171

5636 017174

29:

MAINDEC-11-DRLPG-A
DRLPG.P11 T130MACY11 27(654) 15-DEC-77 08:29 PAGE 155
*TEST THE ABILITY OF CLOCK B TO COUNT AT 100KHZ PART 1

SEQ 0172

```

5637          ;/*
5638
5639          ****
5640          *TEST 131      *TEST THE ABILITY OF CLOCK B TO COUNT AT 10KHZ PART 1
5641          *
5642          *THIS TEST IS DESIGNED TO TEST CLOCK B'S ABILITY TO COUNT
5643          *IN RATE: 10KHZ      PART1
5644          *
5645          * PROBABLE SYNC POINT FOR THIS TEST:: "LD STAT A"
5646          *
5647          ****
5648          ****
5649 017174 000004          TST131: SCOPE
5650 017176 012737 000020 001166          MOV    #20,$TIMES      ;;DO 20 ITERATIONS
5651          *
5652          CLR    $GDDAT      ;/CLEAR CLOCK A.
5653 017204 005037 001124          CLR    $GDDAT      ;/CLEAR CLOCK B.
5654          CLR    $GDDAT      ;/CLEAR THE BUFFER + COUNT REGS.
5655          CLR    $GDDAT      ;/SELECT: RATE: 10KHZ ; GO.
5656          *
5657          *
5658          ;*    MOV    $GDDAT,$ASR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
5659          ;*    MOV    $GDDAT,$BSR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG BSR
5660          ;*    MOV    $GDDAT,$BBR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG BBR
5661          ;*    MOV    $GDDAT,$BBR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG BBR
5662 017240 012737 000007 001124          ;*    MOV    $GDDAT,$BSR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG BSR
5663          ;*    CLR    RO          ;/NOW WE'LL DO A LITTLE DELAY.
5664          ;*    INC    RO          ;/THIS DELAY WILL AMOUNT TO APP. 269 MS.
5665          ;*    BNE    1$          ;/ON A PDP-11/20.
5666          ;*    CLR    RO          ;/DID COUNTER COUNT AT ALL?
5667 017256 005000          1$:   CLR    RO          ;/READ DEVICE REG BCR,PUT DATA IN $BDDAT.
5668 017260 005200          INC    RO          ;/BR IF YES - NEXT TEST.
5669 017262 001376          BNE    1$          ;/READ DEVICE REG BSR,PUT DATA IN $BDDAT.
5670          *
5671          *
5672 017274 005737 001126          ;*    MOV    $BCR,$BDDAT      ;/COUNT TO OVERFLOW - SO WE'LL SEE IF
5673 017300 001010          TST    $BDDAT      ;/THE OVERFLOW F/F SET BEFORE WE CRY WOLF.
5674          ;*    BNE    2$          ;/BR IF SET - NEXT TEST.
5675          *
5676          *
5677 017312 105737 001126          ;*    MOV    $BSR,$BDDAT      ;/READ DEVICE REG BSR,PUT DATA IN $BDDAT.
5678          TSTB   $BDDAT      ;/COUNT TO OVERFLOW - SO WE'LL SEE IF
5679          *
5680 017316 100401          BMI    2$          ;/THE OVERFLOW F/F SET BEFORE WE CRY WOLF.
5681          *
5682          BMI    2$          ;/BR IF SET - NEXT TEST.
5683          ;;;$$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$$
5687 017320 104014          ERROR   14      ;/ERROR CLOCK B - COUNTER FAILED TO COUNT
5688          ;/AT 10KHZ RATE.
5689          ;;;$$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$$

```

E14

MAINDEC-11-DRLPG-A
DRLPG.P11 T131

MACY11 27(654) 15-DEC-77 08:29 PAGE 156
*TEST THE ABILITY OF CLOCK B TO COUNT AT 10KHZ PART 1

SEQ 0173

5693 017322

2\$:

MAINDEC-11-DRLPG-A
DRLPG.P11 T131MACY11 27(654) 15-DEC-77 08:29 PAGE 157
*TEST THE ABILITY OF CLOCK B TO COUNT AT 10KHZ PART 1

SEQ 0174

```

5694
5695
5696      ;/*
5697      ;*:*****TEST 132 *****TEST THE ABILITY OF CLOCK B TO COUNT AT 1KHZ PART 1
5698      ;*
5699      ;*THIS TEST IS DESIGNED TO TEST CLOCK B'S ABILITY TO COUNT
5700      ;*IN RATE: 1KHZ PART1
5701      ;*
5702      ;* PROBABLE SYNC POINT FOR THIS TEST:: "LD STAT A"
5703      ;*
5704      ;*:*****TEST 132 *****TEST THE ABILITY OF CLOCK B TO COUNT AT 1KHZ PART 1
5705
5706 017322 000004      ST132: SCOPE
5707 017324 012737 000020 001166      MOV    #20,$TIMES      ;;DO 20 ITERATIONS
5708
5709 017332 005037 001124      CLR    $GDDAT      ;/CLEAR CLOCK A.
5710
5711 017366 012737 000011 001124      ;*      MOV    $GDDAT,ABSR      ;/PUT DATA FROM $GDDAT TO DEVICE REG ASR
5712      ;*      MOV    $GDDAT,ABSR      ;/PUT DATA FROM $GDDAT TO DEVICE REG BSR
5713      ;*      MOV    $GDDAT,ABBR      ;/PUT DATA FROM $GDDAT TO DEVICE REG BBR
5714      ;*      MOV    #1:10,$GDDAT
5715      ;*      MOV    $GDDAT,ABSR      ;/PUT DATA FROM $GDDAT TO DEVICE REG BSR
5716      ;*      MOV    $GDDAT,ABSR      ;/PUT DATA FROM $GDDAT TO DEVICE REG BSR
5717      ;*      MOV    $GDDAT,ABBR      ;/PUT DATA FROM $GDDAT TO DEVICE REG BBR
5718
5719 017404 005000      1$:      CLR    RO      ;/NOW WE'LL DO A LITTLE DELAY.
5720 017406 005200      INC    RO      ;/THIS DELAY WILL AMOUNT TO APP. 269 MS.
5721 017410 001376      BNE    1$      ;/ON A PDP-11/20.
5722
5723
5724
5725
5726
5727
5728
5729
5730 017422 005737 001126      ;*      MOV    ABCR,$BDDAT      ;/READ DEVICE REG BCR,PUT DATA IN $BDDAT.
5731 017426 001010      TST    $BDDAT      ;/BR IF YES - NEXT TEST.
5732      BNE    2$      ;/
5733
5734
5735 017440 105737 001126      ;*      MOV    ABSR,$BDDAT      ;/READ DEVICE REG BSR,PUT DATA IN $BDDAT.
5736      TSTB   $BDDAT      ;/COUNT TO OVERFLOW - SO WE'LL SEE IF
5737      ;/THE OVERFLOW F/F SET BEFORE WE CRY WOLF.
5738
5739 017444 100401      BMI    2$      ;/BR IF SET - NEXT TEST.
5740
5741      ;;;$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$>
5742
5743 017446 104014      ERROR   14      ;/ERROR CLOCK B - COUNTER FAILED TO COUNT
5744      ;/AT 1KHZ RATE.
5745
5746      ;;;$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$>

```

G14

MAINDEC-11-DRLPG-A
DRLPG.P11 T132

MACY11 27(654) 15-DEC-77 08:29 PAGE 158
*TEST THE ABILITY OF CLOCK B TO COUNT AT 1KHZ PART 1

SEQ 0175

5750 017450

2\$:

MAINDEC-11-DRLPG-A
DRLPG.P11 T132MACY11 27(654) 15-DEC-77 08:29 PAGE 159
*TEST THE ABILITY OF CLOCK B TO COUNT AT 1KHZ PART 1

SEQ 0176

```

5751
5752
5753
5754
5755
5756
5757
5758
5759
5760
5761
5762
5763 017450 000004      ;/*
5764 017452 012737 000020 001166    ;:*****TEST 133 *****TEST THE ABILITY OF CLOCK B TO COUNT AT 100HZ PART 1
5765
5766
5767
5768
5769
5770
5771
5772
5773
5774
5775
5776
5777 017514 012737 000011 001124    ;*TEST IS DESIGNED TO TEST CLOCK B'S ABILITY TO COUNT
5778
5779
5780
5781
5782
5783
5784
5785
5786
5787
5788 017550 005737 001126    ;*IN RATE: 100HZ PART1
5789 017554 001010          ;*PROBABLE SYNC POINT FOR THIS TEST:: "LD STAT A"
5790
5791
5792
5793
5794
5795
5796
5797
5801 017574 104014      ;*:*****TST133: SCOPE
5802
5803
      MOV    #20,$TIMES   ;;DO 20 ITERATIONS
      CLR    $GDDAT      ;/CLEAR CLOCK A.
      CLR    $GDDAT      ;/CLEAR CLOCK B.
      CLR    $GDDAT      ;/CLEAR THE BUFFER + COUNT REGS.
      CLR    $GDDAT      ;/SELECT: RATE: 100HZ ; GO.
      MOV    $GDDAT,ASR   ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
      MOV    $GDDAT,BSR   ;/ PUT DATA FROM $GDDAT TO DEVICE REG BSR
      MOV    $GDDAT,BBR   ;/ PUT DATA FROM $GDDAT TO DEVICE REG BBR
      MOV    $GDDAT,BSR   ;/ PUT DATA FROM $GDDAT TO DEVICE REG BSR
      CLR    R0           ;/NOW WE'LL DO A LITTLE DELAY.
      INC    R0           ;/THIS DELAY WILL AMOUNT TO APP. 269 MS.
      BNE    IS             ;/ON A PDP-11/20.
      IS:    CLR    R0           ;/DID COUNTER COUNT AT ALL?
            INC    R0           ;/READ DEVICE REG BCR,PUT DATA IN $BDDAT.
            BNE    2$           ;/BR IF YES - NEXT TEST.
            MOV    BCR,$BDDAT
            TST    BNE
            2$               ;/READ DEVICE REG BSR,PUT DATA IN $BDDAT.
            MOV    BSR,$BDDAT
            TST    BNE
            2$               ;/COUNT TO OVERFLOW - SO WE'LL SEE IF
            ;/THE OVERFLOW F/F SET BEFORE WE CRY WOLF.
            BMI    2$           ;/BR IF SET - NEXT TEST.
            ;:;$$$$$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$$$$$
            ;:;$$$$$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$$$$$
            ;/ERROR CLOCK B - COUNTER FAILED TO COUNT
            ;/AT 100HZ RATE.

```

I14

MAINDEC-11-DRLPG-A
DRLPG.P11 T133

MACY11 27(654) 15-DEC-77 08:29 PAGE 160
*TEST THE ABILITY OF CLOCK B TO COUNT AT 100HZ PART 1

SEQ 0177

5807 017576

2S:

```

5808
5809
5810
5811
5812
5813
5814
5815
5816
5817
5818
5819
5820 017576 000004 017600 012737 000020 001166 TST134: SCOPE
5821      MOV     #20,$TIMES    ;DO 20 ITERATIONS
5822
5823
5824 017606 005037 001124      CLR     $GDDAT    ;/CLEAR CLOCK A.
5825
5826
5827
5828
5829
5830
5831
5832
5833 017642 012737 000017 001124      ;*   MOV     $GDDAT,0ASR    ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
5834      ;*   MOV     $GDDAT,0BSR    ;/ PUT DATA FROM $GDDAT TO DEVICE REG BSR
5835
5836
5837
5838 017660 005000 017662 005200      ;*   MOV     $GDDAT,0BBR    ;/ PUT DATA FROM $GDDAT TO DEVICE REG BBR
5839      ;*   MOV     $GDDAT,0BSR    ;/ PUT DATA FROM $GDDAT TO DEVICE REG BSR
5840      1S:    CLR     R0          ;/NOW WE'LL DO A LITTLE DELAY.
5841      INC     R0          ;/THIS DELAY WILL AMOUNT TO APP. 269 MS.
5842      BNE     1S          ;/ON A PDP-11/20.
5843
5844
5845 017676 005737 001126      ;*   MOV     ABCR,$BDDAT    ;/READ DEVICE REG BCR,PUT DATA IN $BDDAT.
5846      TST     BNE     $BDDAT,2$    ;/BR IF YES - NEXT TEST.
5847
5848
5849 017714 105737 001126      ;*   MOV     ABCR,$BDDAT    ;/READ DEVICE REG BSR,PUT DATA IN $BDDAT.
5850      TSTB    $BDDAT,2$    ;/COUNT TO OVERFLOW - SO WE'LL SEE IF
5851
5852
5853 017720 100401      BMI     2$          ;/THE OVERFLOW F/F SET BEFORE WE CRY WOLF.
5854
5855
5856      ;;;$$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$$
5857
5858 017722 104014      ERROR   14    ;/ERROR CLOCK B - COUNTER FAILED TO COUNT
5859
5860      ;;;$$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$$

```

5864 017724

2\$:

5865
 5866
 5867 :*****
 5868 *TEST 135 *TEST THE "FEED B TO A" 24 BIT COUNTER FEATURE OF CLOCKS A + B
 5869 *
 5870 *WE'RE GOING TO TEST CLOCKS A+B AS A 24 BIT COUNTER; THAT IS;
 5871 *WE'RE GOINT TO TAKE THE OVERFLOW FROM CLOCK B AND FEED IT INTO
 5872 *CLOCK A.
 5873 *
 5874 * PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF B"
 5875 *
 5876 *
 5877 :*****
 5878 017724 000004 *T135: SCOPE
 5879
 5880 ;CLEAR CLOCK A.
 5881 ;CLEAR CLOCK B.
 5882 ;CLEAR A'S BUFFER + COUNT REGISTERS.
 5883 ;PRESET B'S BUFFER + COUNT TO -1 FRÖM
 5884 ;OVERFLOW.
 5885 ;SELECT: "DISABLE OSC 1 MHZ"; RATE 1 MHZ;
 5886 ;"FEED B TO A"
 5887 ;SET ENABL. MUST BE SET AFTER "FEED B TO A".
 5888 ;ENABLE CLOCK A; MODE 0; RATE 0.
 5889 ;SIMULATE A 1 MHZ PULSE - THIS PULSE
 5890 ;WILL CLOCK CLOCK B'S COUNTER
 5891 ;REGISTER. AN OVERFLOW WILL
 5892 ;OCCUR - THAT OVERFLOW SHOULD
 5893 ;CLOCK CLOCK A'S COUNT REGISTER.
 5894 ;DID CLOCK A'S COUNT REG GET CLOCKED?
 5895 017726 005037 001124 CLR SGDDAT
 5896 ;* MOV SGDDAT, @ASR ;/ PUT DATA FROM SGDDAT TO DEVICE REG ASR
 5897 ;* MOV SGDDAT, @BSR ;/ PUT DATA FROM SGDDAT TO DEVICE REG BSR
 5898 ;* MOV SGDDAT, @ABR ;/ PUT DATA FROM SGDDAT TO DEVICE REG ABR
 5899 017762 012737 000377 001124 ;* MOV #377, SGDDAT ;/ PUT DATA FROM SGDDAT TO DEVICE REG BBR
 5900 020000 012737 004042 001124 ;* MOV #4042, SGDDAT ;/ PUT DATA FROM SGDDAT TO DEVICE REG BSR
 5901 020016 005237 001124 ;* INC SGDDAT ;/ PUT DATA FROM SGDDAT TO DEVICE REG BSR
 5902 020032 012737 000001 001124 ;* MOV #1, SGDDAT ;/ PUT DATA FROM SGDDAT TO DEVICE REG ASR
 5903 ;* MOV SGDDAT, @ASR ;/ PUT DATA FROM SGDDAT TO DEVICE REG ASR
 5904 ;* MOV @ASR, SGDDAT ;/READ DEVICE REG ASR,PUT DATA IN SGDDAT.

MAINDEC-11-DRLPG-A
DRLPG.P11 T135 MACY11 27(654) 15-DEC-77 08:29 PAGE 163
*TEST THE "FEED B TO A" 24 BIT COUNTER FEATURE OFCLOCKS A + B

SEQ 0180

```

5916 020060 052737 004000 001124      BIS    #BIT11,$GDDAT
5917                               ;*
5918                               MOV    $GDDAT,$ASR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
5919                               ;*
5920                               MOV    $ACR,$BDDAT    ;/READ DEVICE REG ACR,PUT DATA IN $BDDAT.
5921 020106 005737 001126      TST    $BDDAT
5922                               ;*
5923 020112 001001      BNE    1$              ;IF YES THEN BR NEXT TEST.
5924                               ;;;$$$$$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$$$$$

```

```

5928 020114 104014      ERROR   14      ;ERROR - UNABLE TO CLOCK CLOCK A'S
5929                               COUNT REGISTER WITH THE OVERFLOW
5930                               ;FROM CLOCK B.
5931                               ;THE MOST LOGICAL PLACE TO START
5932                               ;WOULD BE !A CLOCK TIMING".
5933                               ;"FEED B TO A (1)" H + "B OVERFLOW" H
5934                               ;SHOULD BE COMING TOGETHER GOING
5935                               ;INTO THE MUX - BEGING SELECTED AND
5936                               ;COMING OUT OF THE MUX TO BECOME
5937                               ;"CLOCK A" L.
5938                               ;;;$$$$$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$$$$$

```

```

5942 020116      1$:
5943      .SBTTL * 
5944      .SBTTL * PHASE 6 CLOCK A+B ADVANCE TESTING
5945      .SBTTL *
5946

```

5947 ;/*
5948
5949
5950 *TEST 136 *TEST THAT THE TRAILING EDGE OF STP1 WILL INCR. COUNTER
5951 *IN THIS TEST WE'LL SEE IF WE CATCH THE FIRST COUNT
5952 *AFTER STP1 COMES IN AND SETS THE ENABLE F/F ('ST1 ENB COUNTER'
5953 *SET).
5954 *WHAT WE SHOULD SEE IS THE LEADING EDGE OF ST1 COME
5955 *IN AND SET THE ENB F/F AND THE TRAILING EDGE TRIGGER
5956 *A 'CLOCK A' PULSE TO INCREMENT THE COUNTER.
5957 *WE KNOW FROM A PREVIOUS TEST THAT AN STP1 WILL
5958 *COME IN AND SET 'ENABL CNTR A' F/F AND THAT THE
5959 *COUNTER WILL INCREMENT, SO WHATS HAPPENING IS WE'RE ACCUALLY
5960 *LOOKING AT THE TRAILING EDGE OF STP1 TO SEE IF ITS DOING
5961 *THE INCREMENTING
5962 *
5963 *
5964 * PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF A"
5965 *
5966 *TST136: SCOPE
5967 020116 000004 :CLR CLK A, SET 'ST1 ENB COUNTER'.;RATE:STP1.
5968 :CLR COUNT + BUFFER REGS.
5969 :GENERATE A MAINTENANCE ST1.
5970 :THE LEADING EDGE SHOULD CAUSE
5971 :'ENABL CNTR A' F/F TO SET (CSR BIT 00).
5972 :THE TRAILING EDGE SHOULD CLOCK
5973 :THE COUNTER ONCE.
5974 020120 012737 000001 001356 ;* MOV #BIT0,\$TMDAT ;/ PUT DATA FROM \$TMDAT TO DEVICE REG ASR
5975 020136 005037 001124 ;* CLR \$GDDAT ;/ PUT DATA FROM \$GDDAT TO DEVICE REG ABR
5976 ;* MOV \$GDDAT,\$ASR ;READ DEVICE REG ASR,PUT DATA IN \$GDDAT.
5977 020162 052737 010000 001124 ;* BIS #BIT12,\$GDDAT ;/ PUT DATA FROM \$GDDAT TO DEVICE REG ASR
5978 ;* MOV \$GDDAT,\$ASR ;SET S/B FOR ERROR TIMEOUT IF NEEDED.
5979 020200 012737 000001 001124 ;MOV #1,\$GDDAT ;READ THE COUNT REGISTER.
5980 ;* MOV \$ACR,\$BDDAT ;READ DEVICE REG ACR,PUT DATA IN \$BDDAT.
5981 020216 023737 001126 001124 ;* CMP \$BDDAT,\$GDDAT ;DID THE COUNT REG COUNT ONCE?
5982 BEQ 1\$;BR IF YES TO NEXT TEST.
5983
5984
5985
5986
5987
5988
5989
5990
5991
5992
5993
5994
5995
5996 :::\$>> ERROR <<\$

N14

MAINDEC-11-DRLPG-A
DRLPG.P11 T136

MACY11 27(654) 15-DEC-77 08:29 PAGE 165
*TEST THAT THE TRAILING EDGE OF STP1 WILL INCR. COUNTER

SEQ 0182

6001 020226 104012

ERROR 12

;ST1 FAILED TO COUNT
;CLOCK A'S COUNT REG. AFTER SETTING
;'ENABL CNTR A' - SEE TEST HEADING
;COMMENTS

:::SSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSS

6009
6010 020230
6011
6012

1S:

MAINDEC-11-DRLPG-A
DRLPG.P11 T136MACY11 27(654) 15-DEC-77 08:29 PAGE 166
*TEST THAT THE TRAILING EDGE OF STP1 WILL INCR. COUNTER

SEQ 0183

```

6013
6014
6015
6016
6017
6018
6019
6020
6021
6022
6023
6024
6025
6026
6027
6028
6029
6030 020230 000004
6031 020232 012737 000020 001166
6032
6033
6034
6035
6036
6037
6038
6039 020240 005037 001356
6040
6041
6042
6043
6044
6045
6046 020274 012737 004000 001356
6047
6048
6049
6050
6051 020322 052737 000405 001356
6052
6053
6054
6055
6056 020340 012700 177766
6057
6058 020344
6059
6060
6061
6062 020354 052737 004000 001356
6063
6064
6065
6066
;
```

* TEST 137 *TEST CLOCK A'S 100KHZ DIVIDER
*
*IN THIS TEST WE'LL SEE IF THE 100KHZ DIVIDER WILL DIVIDE 1MHZ
*BY 10 TO GIVE US A 100KHZ CLK L PULSE.
*TO DO THIS WE'LL DISABLE THE REGULAR 1MHZ CLK PULSE AND
*PULSES THAT IN TURN SHOULD DIVIDE BY TEN TO give US ONE 100KHZ
*PULSES.
*THEN WE'LL GENERATE 9 MORE 1MHZ PULSES AND MAKE
*SURE THAT WE DON'T GET ANOTHER 100KHZ PULSE.
*
* PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF A"

ST137: SCOPE

MOV #20,\$TIMES ;;DO 20 ITERATIONS

;CLEAR CLOCK B.
;CLEAR CLOCK A.
;CLEAR A'S BUFFER + COUNT REGS.
;DISABLE THE 1MHZ OSC.
;ENABLE CNTR, RATE: 100KHZ ;MODE.

CLR STMDAT

;* MOV STMDAT,BSR ;/ PUT DATA FROM STMDAT TO DEVICE REG BSR

;* MOV STMDAT,ASR ;/ PUT DATA FROM STMDAT TO DEVICE REG ASR

;* MOV STMDAT,ABR ;/ PUT DATA FROM STMDAT TO DEVICE REG ABR

;* MOV #BIT11,STMDAT ;/ PUT DATA FROM STMDAT TO DEVICE REG BSR

;* MOV STMDAT,BSR ;/ PUT DATA FROM STMDAT TO DEVICE REG ASR

;* BIS #401!4,STMDAT ;/READ DEVICE REG ASR,PUT DATA IN STMDAT.

;* MOV STMDAT,ASR ;/ PUT DATA FROM STMDAT TO DEVICE REG ASR

;/SET TO GENERATE ON 1MHZ PULSES

MOV #-10.,R0

IS:
;GENERATE 1 1MHZ PULSE
;HAS COUNTER ADVANCED ANY?

;* MOV ASR,STMDAT ;/READ DEVICE REG ASR,PUT DATA IN STMDAT.

;* BIS #BIT11,STMDAT ;/ PUT DATA FROM STMDAT TO DEVICE REG ASR

;* MOV STMDAT,ASR ;/READ DEVICE REG ASR,PUT DATA IN STMDAT.

MAINDEC-11-DRLPG-A
DRLPG.P11 T137 MACY11 27(654) 15-DEC-77 08:29 PAGE 167
*TEST CLOCK A'S 100KHZ DIVIDER

SEQ 0184

```

6067 020402 005737 001126      TST    $BDDAT
6068 020406 001002             BNE    10$      ;/IF SO EXIT THIS LOOP.
6069                                         ;/NOTE: WHEN WE DISABLED THE 1 MHZ.
6070                                         ;/OSC. THE DIVIDER COULD HAVE
6071                                         ;/AND COUNT LEFT IN IT.
6072                                         ;/AFTER THIS LOOP, WE SHOULD BE SUNK.
6073 020410 005200               INC    R0
6074 020412 001354             BNE    1$      ;/DONE 10. 1MHZ PULSES?
6075                                         ;/IF NOT - DO ANOTHER.
6076 020414 012737 000001 001124 10$: MOV    #1,$GDDAT   ;/SET FOR ERROR TIMEOUT IF NEEDED.
6077                                         ;/READ THE COUNTER.
6078
6079
6080 020432 023737 001126 001124  ;*:    MOV    @ACR,$BDDAT   ;/READ DEVICE REG ACR,PUT DATA IN $BDDAT.
6081                                         ;/DID THE COUNTER ADVANCE ONCE?
6082 020440 001402             CMP    $BDDAT,$GDDAT
6083             BEQ    2$      ;/IF YES - NEXT CHECK.
6084             ;;;$$$$$$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$$$$$$

6088 020442 104012              ERROR   12      ;/ERROR - CLOCK A - 100KHZ - PULSE
6089                                         ;/NOT GENERATED WHEN 10 1MHZ PULSES
6090             ;;;$$$$$$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$$$$$$

6094 020444 000430               BR     4$      ;/GET THE NUMBER OF '1 MHZ' H PULSES
6095 020446 012700 000011         2$:    MOV    #9.,R0
6096                                         ;/GENERATE 9 1MHZ PULSES
6097 020452                         3$:    ;/READ DEVICE REG ASR,PUT DATA IN $TMDAT.
6098
6099 020462 052737 004000 001356  ;*:    MOV    @ASR,$TMDAT
6100                                         ;/PUT DATA FROM $TMDAT TO DEVICE REG ASR
6101                                         ;/INORDER TO CHECK TO SEE THAT
6102                                         ;/WE DON'T GENERATE ANOTHER 100KHZ PULSE.
6103 020500 005300               DEC    R0
6104 020502 001363             BNE    3$      ;/READ THE COUNTER
6105
6106
6107 020514 023737 001126 001124  ;*:    MOV    @ACR,$BDDAT   ;/READ DEVICE REG ACR,PUT DATA IN $BDDAT.
6108                                         ;/WAS ANOTHER 100KHZ PULSE GENERATED?
6109 020522 001401             CMP    $BDDAT,$GDDAT
6110             BEQ    4$      ;/NO-GO TO NEXT TEST!
6111
6112             ;;;$$$$$$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$$$$$$

6116 020524 104012              ERROR   12      ;/ERROR CLOCK A WE SEEM TO HAVE
6117                                         ;/GENERATED A SECOND 100KHZ PULSE
6118                                         ;/ON ONLY 9 1MHZ PULSES.
6119             ;;;$$$$$$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$$$$$$

```

MAINDEC-11-DRLPG-A
DRLPG.P11 T137

MACY11 27(654) 15-DEC-77 08:29 PAGE 168
*TEST CLOCK A'S 100KHZ DIVIDER

D15

SEQ 0185

6123 020526

4\$:

```

6124          ;/*
6125
6126          ****
6127          *TES1 140      *TEST CLOCK A'S 10KHZ DIVIDER
6128          *
6129          *IN THIS TEST WE'LL SEE IF THE 10KHZ DIVIDER WILL DIVIDE 100KHZ
6130          *BY 10 TO GIVE US A 10KHZ CLK L PULSE.
6131          *TO DO THIS, WE'LL DISABLE THE REGULAR 1MHZ CLK PULSE AND
6132          *PULSES THAT IN TURN SHOULD DIVIDE BY TEN TO GIVE US ONE 10KHZ
6133          *PULSES.
6134          *THEN WE'LL GENERATE 9 MORE 100KHZ PULSES AND MAKE
6135          *SURE THAT WE DON'T GET ANOTHER 10KHZ PULSE.
6136          *
6137          *
6138          * PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF A"
6139          *
6140          ****
6141 020526 000004          TST140: SCOPE
6142 020530 012737 000020 001166          MOV    #20,$TIMES   ;;DO 20 ITERATIONS
6143
6144          ;/CLEAR CLOCK B.
6145          ;/CLEAR CLOCK A.
6146          ;/CLEAR A'S BUFFER + COUNT REGS.
6147          ;/DISABLE THE 1MHZ OSC.
6148          ;/ENABLE CNTR, RATE: 10KHZ ;MODE.
6149
6150 020536 005037 001356          CLR    $TMDAT
6151
6152          ;*    MOV    $TMDAT,$BSR    ;/ PUT DATA FROM $TMDAT TO DEVICE REG BSR
6153          ;*    MOV    $TMDAT,$ASR    ;/ PUT DATA FROM $TMDAT TO DEVICE REG ASR
6154
6155          ;*    MOV    $TMDAT,$ABR    ;/ PUT DATA FROM $TMDAT TO DEVICE REG ABR
6156          ;*    MOV    #BIT11,$TMDAT
6157 020572 012737 004000 001356          ;*    MOV    $TMDAT,$BSR    ;/ PUT DATA FROM $TMDAT TO DEVICE REG BSR
6158          ;*    MOV    $ASR,$TMDAT    ;/READ DEVICE REG ASR,PUT DATA IN $TMDAT.
6159          ;*    BIS    #401!6,$TMDAT
6160          ;*    MOV    $TMDAT,$ASR    ;/ PUT DATA FROM $TMDAT TO DEVICE REG ASR
6161          ;*    MOV    $ASR,$TMDAT    ;/SET TO GENERATE ON 1MHZ PULSES
6162 020620 052737 000407 001356          ;*    MOV    #100.,$O
6163
6164          ;*    MOV    $TMDAT,$ASR    ;/GENERATE 1 1MHZ PULSE
6165          ;*    MOV    $ASR,$TMDAT    ;/HAS COUNTER ADVANCED ANY?
6166
6167 020636 012700 177634          MOV    #-100.,$O
6168
6169          1$:          ;/READ DEVICE REG ASR,PUT DATA IN $TMDAT.
6170
6171          ;*    MOV    $ASR,$TMDAT    ;/READ DEVICE REG ASR,PUT DATA IN $TMDAT.
6172          ;*    BIS    #BIT11,$TMDAT
6173 020652 052737 004000 001356          ;*    MOV    $TMDAT,$ASR    ;/ PUT DATA FROM $TMDAT TO DEVICE REG ASR
6174          ;*    MOV    $ASR,$TMDAT    ;/READ DEVICE REG ASR,PUT DATA IN $TMDAT.
6175          ;*    MOV    $ACR,$BDDAT
6176
6177

```

MAINDEC-11-DRLPG-A
DRLPG.P11 T140 MACY11 27(654) 15-DEC-77 08:29 PAGE 170
*TEST CLOCK A'S 10KHZ DIVIDER

SEQ 0167

```

6178 020700 005737 001126          TST    $BDDAT
6179 020704 001002                 BNE    10$                ;/IF SO EXIT THIS LOOP.
6180                                         ;/NOTE: WHEN WE DISABLED THE 1 MHZ.
6181                                         ;/OSC. THE DIVIDER COULD HAVE
6182                                         ;/AND COUNT LEFT IN IT.
6183                                         ;/AFTER THIS LOOP, WE SHOULD BE SUNK.
6184 020706 005200                  INC    R0
6185 020710 001354                 BNE    1$                ;/DONE 100. 1MHZ PULSES?
6186                                         ;/IF NOT - DO ANOTHER.
6187 020712 012737 000001 001124 10$: MOV    #1,$GDDAT      ;/SET FOR ERROR TYPEOUT IF NEEDED.
6188                                         ;/READ THE COUNTER.
6189
6190
6191                                         ;*   MOV    @ACR,$BDDAT      ;/READ DEVICE REG ACR,PUT DATA IN $BDDAT.
6192
6193 020730 023737 001126 001124  CMP    $BDDAT,$GDDAT    ;/DID THE COUNTER ADVANCE ONCE?
6194 020736 001402                 BEQ    2$                ;/IF YES - NEXT CHECK.
6195
       ;;;$$$$$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$>
6196
6197 020740 104012                  ERROR   12                ;/ERROR - CLOCK A - 10KHZ - PULSE
6198                                         ;/NOT GENERATED WHEN 10 100KHZ PULSES
6199
6200
6201
       ;;;$$$$$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$>
6202
6203
6204
6205 020742 000430
6206 020744 012700 000143          2$:   BR    4$                ;/GET THE NUMBER OF '1 MHZ' H PULSES
6207
6208 020750                  3$:   MOV    #99.,R0          ;/GENERATE 9 100KHZ PULSES
6209
6210 020760 052737 004000 001356  ;*   MOV    @ASR,$TMDAT    ;/READ DEVICE REG ASR,PUT DATA IN $TMDAT.
6211
6212 020776 005300
6213 021000 001363                  ;*   BIS    #BIT11,$TMDAT
6214                                         ;/ PUT DATA FROM $TMDAT TO DEVICE REG ASR
6215                                         ;/INORDER TO CHECK TO SEE THAT
6216                                         ;/WE DON'T GENERATE ANOTHER 10KHZ PULSE.
6217                                         ;/READ THE COUNTER
6218
6219 021012 023737 001126 001124  ;*   MOV    @ACR,$BDDAT      ;/READ DEVICE REG ACR,PUT DATA IN $BDDAT.
6220                                         ;/WAS ANOTHER 10KHZ PULSE GENERATED?
6221 021020 001401                 CMP    $BDDAT,$GDDAT    ;/NO-GO TO NEXT TEST!
6222
6223
       ;;;$$$$$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$>
6224
6225 021022 104012                  ERROR   12                ;/ERROR CLOCK A WE SEEM TO HAVE
6226                                         ;/GENERATED A SECOND 10KHZ PULSE
6227                                         ;/ON ONLY 9 100KHZ PULSES.
6228
6229
6230
       ;;;$$$$$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$>

```

G15

MAINDEC-11-DRLPG-A
DRLPG.P11 T140

MACY11 27(654) 15-DEC-77 08:29 PAGE 171
*TEST CLOCK A'S 10KHZ DIVIDER

SEQ 0188

6234 021024

4\$:

MAINDEC-11-DRLPG-A
DRLPG.P11 T140MACY11 27(654) 15-DEC-77 08:29 PAGE 172
*TEST CLOCK A'S 10KHZ DIVIDER

SEQ 0189

```

6235      ;/*
6236
6237
6238      :*****TEST 141      *TEST CLOCK A'S 1KHZ DIVIDER*****
6239
6240      :*IN THIS TEST WE'LL SEE IF THE 1KHZ DIVIDER WILL DIVIDE 10KHZ
6241      :*BY 10 TO GIVE US A 1KHZ CLK L PULSE.
6242      :*TO DO THIS, WE'LL DISABLE THE REGULAR 1MHZ CLK PULSE AND
6243      :*PULSES THAT IN TURN SHOULD DIVIDE BY TEN TO GIVE US ONE 1KHZ
6244      :*PULSES.
6245      :*THEN WE'LL GENERATE 9 MORE 10KHZ PULSES AND MAKE
6246      :*SURE THAT WE DON'T GET ANOTHER 1KHZ PULSE.
6247
6248
6249      :* PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF A"
6250
6251      :*****ST141: SCOPE *****
6252 021024 000004          MOV      #20,$TIMES    ;;DO 20 ITERATIONS
6253 021026 012737 000020 001166
6254
6255      ;/CLEAR CLOCK B.
6256      ;/CLEAR CLOCK A.
6257      ;/CLEAR A'S BUFFER + COUNT REGS.
6258      ;/DISABLE THE 1MHZ OSC.
6259      ;/ENABLE CNTR, RATE: 1KHZ ;MODE.
6260
6261 021034 005037 001356          CLR      $TMDAT
6262
6263      ;*      MOV      $TMDAT,$BSR      ;/ PUT DATA FROM $TMDAT TO DEVICE REG BSR
6264
6265      ;*      MOV      $TMDAT,$ASR      ;/ PUT DATA FROM $TMDAT TO DEVICE REG ASR
6266
6267 021070 012737 004000 001356      ;*      MOV      $TMDAT,$ABR      ;/ PUT DATA FROM $TMDAT TO DEVICE REG ABR
6268      ;*      MOV      #BIT11,$TMDAT
6269
6270      ;*      MOV      $TMDAT,$BSR      ;/ PUT DATA FROM $TMDAT TO DEVICE REG BSR
6271
6272 021116 052737 000411 001356      ;*      MOV      $ASR,$TMDAT      ;/READ DEVICE REG ASR,PUT DATA IN $TMDAT.
6273      ;*      BIS      #401!10,$TMDAT
6274
6275      ;*      MOV      $TMDAT,$ASR      ;/ PUT DATA FROM $TMDAT TO DEVICE REG ASR
6276
6277 021134 012700 176030          MOV      #-1000.,$R0      ;/SET TO GENERATE ON 1MHZ PULSES
6278
6279 021140                      IS:          ;/GENERATE 1 1MHZ PULSE
6280          ;/HAS COUNTER ADVANCED ANY?
6281
6282 021150 052737 004000 001356      ;*      MOV      $ASR,$TMDAT      ;/READ DEVICE REG ASR,PUT DATA IN $TMDAT.
6283      ;*      BIS      #BIT11,$TMDAT
6284
6285      ;*      MOV      $TMDAT,$ASR      ;/ PUT DATA FROM $TMDAT TO DEVICE REG ASR
6286
6287      ;*      MOV      $ACR,$BDDAT      ;/READ DEVICE REG ACR,PUT DATA IN $BDDAT.
6288

```

MAINDEC-11-DRLPG-A
DRLPG.P11 T141 MACY11 27(654) 15-DEC-77 08:29 PAGE 173
*TEST CLOCK A'S 1KHZ DIVIDER

SEQ 0190

```

6289 021176 005737 001126           TST      $BDDAT
6290 021202 001002                   BNE      10$                ;/IF SO EXIT THIS LOOP.
6291                                         ;/NOTE: WHEN WE DISABLED THE 1 MHZ.
6292                                         ;/OSC. THE DIVIDER COULD HAVE
6293                                         ;/AND COUNT LEFT IN IT.
6294                                         ;/AFTER THIS LOOP, WE SHOULD BE SUNK.
6295 021204 005200                   INC      R0                ;/DONE 1000. 1MHZ PULSES?
6296 021206 001354                   BNE      1$                ;/IF NOT - DO ANOTHER.
6297
6298 021210 012737 000001 001124 10$: MOV     #1,$GDDAT        ;/SET FOR ERROR TYPEOUT IF NEEDED.
6299                                         ;/READ THE COUNTER.
6300
6301                                         ;*    MOV     @ACR,$BDDAT        ;/READ DEVICE REG ACR, PUT DATA IN $BDDAT.
6302
6303 021226 023737 001126 001124  CMP     $BDDAT,$GDDAT        ;/DID THE COUNTER ADVANCE ONCE?
6304 021234 001402                   BEQ     2$                ;/IF YES - NEXT CHECK.
6305
6306 ;;;$$$$$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$>
6310 021236 104012                   ERROR   12                ;/ERROR - CLOCK A - 1KHZ - PULSE
6311                                         ;/NOT GENERATED WHEN 10 10KHZ PULSES
6312 ;;;$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$>
6316 021240 000430
6317 021242 012700 001747          2$:    BR     4$                ;/GET THE NUMBER OF '1 MHZ' H PULSES
6318                                         ;/GENERATE 9 10KHZ PULSES
6319 021246                   3$:    MOV     #999.,R0
6320                                         ;/READ DEVICE REG ASR, PUT DATA IN STMDAT.
6321 021256 052737 004000 001356  ;*    BIS     #BIT11,STMDAT
6322                                         ;/PUT DATA FROM STMDAT TO DEVICE REG ASR
6323 021274 005300                   ;*    MOV     STMDAT,@ASR
6324                                         ;/INORDER TO CHECK TO SEE THAT
6325 021276 001363                   DEC     R0                ;/WE DON'T GENERATE ANOTHER 1KHZ PULSE.
6326                                         ;/READ THE COUNTER
6327
6328                                         ;/READ DEVICE REG ACR, PUT DATA IN $BDDAT.
6329 021310 023737 001126 001124  ;*    MOV     @ACR,$BDDAT        ;/WAS ANOTHER 1KHZ PULSE GENERATED?
6330                                         ;/NO-GO TO NEXT TEST!
6331 021316 001401                   CMP     $BDDAT,$GDDAT
6332                                         4$                ;/NO-GO TO NEXT TEST!
6333
6334 ;;;$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$>
6338 021320 104012                   ERROR   12                ;/ERROR CLOCK A WE SEEM TO HAVE
6339                                         ;/GENERATED A SECOND 1KHZ PULSE
6340                                         ;/ON ONLY 9 10KHZ PULSES.
6341 ;;;$$$$$$$$$$> ERROR <<$$$$$$>

```

J15

MAINDEC-11-DRLPG-A
DRLPG.P11 T141

MACY11 27(654) 15-DEC-77 08:29 PAGE 174
*TEST CLOCK A'S 1KHZ DIVIDER

SEQ 0191

6345 021322

4\$:

```

6346      ;/*
6347
6348      ;*****
6349      ;*TEST 142 *TEST CLOCK A'S 100HZ DIVIDER
6350      ;*
6351      ;+IN THIS TEST WE'LL SEE IF THE 100HZ DIVIDER WILL DIVIDE 1KHZ
6352      ;+BY 10 TO GIVE US A 100HZ CLK L PULSE
6353      ;+TO DO THIS, WE'LL DISABLE THE REGULAR 1MHZ CLK PULSE AND
6354      ;*PULSES THAT IN TURN SHOULD DIVIDE BY TEN TO GIVE US ONE 100HZ
6355      ;*PULSES.
6356      ;*THEN WE'LL GENERATE 9 MORE 1KHZ PULSES AND MAKE
6357      ;*SURE THAT WE DON'T GET ANOTHER 100HZ PULSE.
6358      ;*
6359      ;*
6360      ;* PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF A"
6361      ;*
6362      ;*****
6363 021322 000004      ;ST142: SCOPE
6364 021324 012737 000020 001166      MOV      #20,$TIMES    ;;DO 20 ITERATIONS
6365
6366
6367
6368
6369
6370
6371
6372 021332 005037 001356      CLR      $TMDAT
6373
6374      ;*      MOV      $TMDAT,$BSR      ;/ PUT DATA FROM $TMDAT TO DEVICE REG BSR
6375
6376      ;*      MOV      $TMDAT,$ASR      ;/ PUT DATA FROM $TMDAT TO DEVICE REG ASR
6377
6378 021366 012737 004000 001356      ;*      MOV      $TMDAT,$ABR      ;/ PUT DATA FROM $TMDAT TO DEVICE REG ABR
6379      ;*      MOV      #BIT11,$TMDAT
6380
6381
6382
6383
6384 021414 052737 000413 001356      ;*      MOV      $TMDAT,$BSR      ;/ PUT DATA FROM $TMDAT TO DEVICE REG BSR
6385      ;*      MOV      $ASR,$TMDAT      ;/READ DEVICE REG ASR,PUT DATA IN $TMDAT.
6386
6387
6388
6389 021432 012700 154360      ;*      MOV      $TMDAT,$ASR      ;/ PUT DATA FROM $TMDAT TO DEVICE REG ASR
6390      ;*      MOV      #-10000.,$0      ;/SET TO gENERATE ON 1MHZ PULSES
6391 021436      ;S:      ;/GENERATE 1 1MHZ PULSE
6392      ;/HAS COUNTER ADVANCED ANY?
6393
6394
6395 021446 052737 004000 001356      ;*      MOV      $ASR,$TMDAT      ;/READ DEVICE REG ASR,PUT DATA IN $TMDAT.
6396      ;*      MOV      $TMDAT,$ASR      ;/ PUT DATA FROM $TMDAT TO DEVICE REG ASR
6397      ;*      MOV      $ACR,$BDDAT      ;/READ DEVICE REG ACR,PUT DATA IN $BDDAT.
6398
6399

```

MAINDEC-11-DR. PG-A
DRLPG.P11 T142 MACY11 27(654) 15-DEC-77 08:29 PAGE 176
*TEST CLOCK A'S 100HZ DIVIDER

SEQ 0193

```

6400 021474 005737 001126           TST      $BDDAT
6401 021500 001002                   BNE      10$                ;/IF SO EXIT THIS LOOP.
6402                                         ;/NOTE: WHEN WE DISABLED THE 1 MHZ.
6403                                         ;/OSC. THE DIVIDER COULD HAVE
6404                                         ;/AND COUNT LEFT IN IT.
6405                                         ;/AFTER THIS LOOP, WE SHOULD BE SUNK.
6406                                         ;/DONE 10000. 1MHZ PULSES?
6407 021502 005200                   INC      RO                 ;/IF NOT - DO ANOTHER.
6408 021504 001354                   BNE      1$                ;/READ THE COUNTER.
6409 021506 012737 000001 001124 10$: MOV     #1,$GDDAT        ;/SET FOR ERROR TYPEOUT IF NEEDED.
6410                                         ;/READ DEVICE REG ACR,PUT DATA IN $BDDAT.
6411                                         ;/DID THE COUNTER ADVANCE ONCE?
6412                                         ;/IF YES - NEXT CHECK.
6413 021524 023737 001126 001124  ;*:    MOV     @ACR,$BDDAT
6414 021532 001402                   CMP      $BDDAT,$GDDAT
6415                                         ;/NOT GENERATED WHEN 10 1KHZ PULSES
6416                                         ;/NO-GO TO NEXT TEST!
6417 ;;;SSSSSSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSS

6421 021534 104012                   ERROR   12                ;/ERROR - CLOCK A - 100HZ - PULSE
6422                                         ;/NOT GENERATED WHEN 10 1KHZ PULSES
6423 ;;;SSSSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSS

6427 021536 000430 023417          2$:    BR      4$                ;/GET THE NUMBER OF '1 MHZ' H PULSES
6428 021540 012700                   MOV     #9999.,RO
6429                                         ;/GENERATE 9 1KHZ PULSES
6430 021544                   3$:    MOV     @ASR,$TMDAT
6431                                         ;/READ DEVICE REG ASR,PUT DATA IN $TMDAT.
6432 021554 052737 004000 001356  ;*:    BIS     #BIT11,$TMDAT
6433                                         ;/PUT DATA FROM $TMDAT TO DEVICE REG ASR
6434                                         ;/INORDER TO CHECK TO SEE THAT
6435                                         ;/WE DON'T GENERATE ANOTHER 100HZ PULSE.
6436 021572 005300                   ;*:    MOV     $TMDAT,@ASR
6437 021574 001363                   DEC     RO
6438                                         ;/READ THE COUNTER
6439                                         ;/NO-GO TO NEXT TEST!
6440
6441 021606 023737 001126 001124  ;*:    MOV     @ACR,$BDDAT
6442                                         ;/WAS ANOTHER 100HZ PULSE GENERATED?
6443 021614 001401                   CMP     $BDDAT,$GDDAT
6444                                         ;/NO-GO TO NEXT TEST!
6445 ;;;SSSSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSS

6449 021616 104012                   ERROR   12                ;/ERROR CLOCK A WE SEEM TO HAVE
6450                                         ;/GENERATED A SECOND 100HZ PULSE
6451                                         ;/ON ONLY 9 1KHZ PULSES.
6452 ;;;SSSSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSS

```

6456 021620 4S:
6457
6458
6459
6460 ;*****
6461 *TEST 143 *TEST CLOCK B'S 100KHZ DIVIDER
6462 *
6463 *IN THIS TEST WE'LL SEE IF THE 100HZ DIVIDER WILL DIVIDE 1KHZ
6464 *BY 10 TO GIVE US A 100HZ CLK L PULSE.
6465 *TO DO THIS, WE'LL DISABLE THE REGULAR 1MHZ CLK PULSE AND
6466 *PULSES THAT IN TURN SHOULD DIVIDE BY TEN TO GIVE US ONE 100HZ
6467 *PULSES.
6468 *THEN WE'LL GENERATE 9 MORE 1KHZ PULSES AND MAKE
6469 *SURE THAT WE DON'T GET ANOTHER 100HZ PULSE.
6470 *
6471 *
6472 * PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF A"
6473 *
6474 ;*****
6475 021620 000004 TST143: SCOPE
6476 021622 012737 000020 001166 MOV #20,\$TIMES ;;DO 20 ITERATIONS
6477 ;/CLEAR CLOCK B.
6478 ;/CLEAR CLOCK A.
6479 ;/CLEAR B'S BUFFER + COUNT REGS.
6480 ;/DISABLE THE 1MHZ OSC.
6481 ;/RATE: 100KHZ
6482 ;/ENABLE CLOCK B.
6483
6484 021630 005037 001356 CLR STMDAT
6485 ;* MOV STMDAT,ABSR ;/ PUT DATA FROM STMDAT TO DEVICE REG BSR
6486 ;* MOV STMDAT,AASR ;/ PUT DATA FROM STMDAT TO DEVICE REG ASR
6487 ;* MOV STMDAT,ABBR ;/ PUT DATA FROM STMDAT TO DEVICE REG BBR
6488 ;* MOV #BIT11!BITS,STMDAT
6489 021664 012737 004040 001356 ;* MOV STMDAT,ABSR ;/ PUT DATA FROM STMDAT TO DEVICE REG BSR
6490 ;* BIS #4,STMDAT ;/READ DEVICE REG BSR,PUT DATA IN STMDAT.
6491 021712 052737 000004 001356 ;* MOV INC STMDAT ;/ PUT DATA FROM STMDAT TO DEVICE REG BSR
6492 021730 005237 001356 ;* MOV STMDAT,ABSR ;/ PUT DATA FROM STMDAT TO DEVICE REG BSR
6493 ;* MOV #10.,R0 ;/SET TO GENERATE 10. 1MHZ PULSES
6494 021744 012700 177766 ;* MOV 1\$: ;/GENERATE 1 1MHZ PULSE
6495 ;/HAS THE COUNTER ADVANCED?
6496
6497
6498
6499
6500
6501
6502
6503
6504
6505
6506
6507

MAINDEC-11-DRLPG-A
DRLPG.P11 T143 MACY11 27(654) 15-DEC-77 08:29 PAGE 178
*TEST CLOCK B'S 100KHZ DIVIDER

SEQ 0195

```

6508 021760 052737 004000 001356 ;* MOV @ASR STMDAT      ;/READ DEVICE REG ASR,PUT DATA IN STMDAT.
6509                                BIS #BIT11,STMDAT
6510
6511 ;* MOV STMDAT,@ASR      ;/ PUT DATA FROM STMDAT TO DEVICE REG ASR
6512
6513 ;* MOV @BCR,$BDDAT      ;/READ DEVICE REG BCR,PUT DATA IN $BDDAT.
6514 022006 005737 001126          TST $BDCAT
6515 022012 001002              BNE 10$                ;/EXIT LOOP IF SO.
6516
6517 ;/NOTE: WHEN WE DISABLED THE 1 MHZ.
6518 ;/OSC. THE DIVIDER COULD HAVE
6519 ;/HAD ANY COUNT IN IT.
6520 ;/AFTER THIS LOOP, WE SHOULD BE SUNK.

6521 022014 005200               INC RO             ;/DONE 10. 1MHZ PULSES?
6522 022016 001354               BNE 1$             ;/IF NOT - DO ANOTHER.
6523
6524 022020 012737 000001 001124 10$: MOV #1,$GDDAT    ;/SET FOR ERROR TYPEOUT IF NEEDED.
6525
6526 ;/READ THE COUNTER
6527
6528 ;* MOV @BCR,$BDDAT      ;/READ DEVICE REG BCR,PUT DATA IN $BDDAT.
6529
6530 022036 023737 001126 001124  CMP $BDDAT,$GDDAT   ;/DID THE COUNTER ADVANCE ONCE?
6531 022044 001402              BEQ 2$             ;/IF YES - NEXT CHECK
6532
;;;$$$$$$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$$$$$

6536 022046 104015               ERROR 15           ;/ERROR - CLOCK B - 100KHZ - PULSE
6537 ;/NOT GENERATED WHEN 10 1MHZ PULSE
6538 ;/WERE GENERATED.
6539
;;;$$$$$$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$$$$$

6543 022050 000430               BR 4$             ;/GET THE NUMBER OF "1 MHZ" H PULSES
6544
6545 022052 012700 177767          2$: MOV #-9.,RO      ;/NEED TO GIVE 9 1MHZ PULSES
6546
6547 022056                      3$:              ;/
6548
6549 022066 052737 004000 001356 ;* MOV @ASR STMDAT      ;/READ DEVICE REG ASR,PUT DATA IN STMDAT.
6550                                BIS #BIT11,STMDAT
6551
6552 ;* MOV STMDAT,@ASR      ;/ PUT DATA FROM STMDAT TO DEVICE REG ASR
6553 022104 005200               INC RO             ;/IN ORDER TO CHECK TO SEE THAT
6554 022106 001363               BNE 3$             ;/WE DON'T GENERATE ANOTHER 100KHZ PULSE
6555
6556
6557 ;* MOV @BCR,$BDDAT      ;/READ DEVICE REG BCR,PUT DATA IN $BDDAT.
6558 022120 023737 001126 001124  CMP $BDDAT,$GDDAT   ;/WAS ANOTHER 100KHZ PULSE GENERATED?
6559 022126 001401               BEQ 4$             ;/NO - GO TO NEXT CHECK.
6560
6561

```

MAINDEC-11-DRLPG-A
DRLPG.P11 T143

MACY:1 27(554) 15-DEC-77 08:29 PAGE 179
*TEST CLOCK 8'S 100KHZ DIVIDER

SEQ 0196

MAINDEC-11-DRLPG-A
DRLPG.P11 T144 MACY11 27(654) 15-DEC-77 08:29 PAGE 180
*TEST CLOCK B'S 10KHZ DIVIDER

SEQ 0197

```

6616          ;*      MOV     $TMDAT, $BSR      ;/ PUT DATA FROM $TMDAT TO DEVICE REG BSR
6617 022256 012700 177634      MOV     #100., RO    ;/SET TO GENERATE 100. 1MHZ PULSES
6618          1$:                ;/GENERATE 1 1MHZ PULSE
6619 022262          ;/HAS THE COUNTER ADVANCED?
6620          ;/READ DEVICE REG ASR,PUT DATA IN $TMDAT.
6621          ;/PUT DATA FROM $TMDAT TO DEVICE REG ASR
6622 022272 052737 004000 001356 ;*      MOV     $ASR, $TMDAT      ;/ READ DEVICE REG ASR
6623          ;*      BIS     #BIT11, $TMDAT      ;/PUT DATA FROM $TMDAT TO DEVICE REG ASR
6624          ;*      MOV     $TMDAT, $ASR      ;/ READ DEVICE REG ASR
6625          ;*      MOV     $ASR, $TMDAT      ;/PUT DATA FROM $TMDAT TO DEVICE REG ASR
6626          ;/READ DEVICE REG BCR,PUT DATA IN $BDDAT.
6627 022320 005737 001126      ;*      MOV     $BCR, $BDDAT      ;/ READ DEVICE REG BCR
6628          ;*      TST     $BDDAT           ;/PUT DATA FROM $TMDAT TO DEVICE REG ASR
6629 022324 001002      BNE     10$             ;/EXIT LOOP IF SO
6630          ;/NOTE: WHEN WE DISABLED THE 1 MHZ.
6631          ;/OSC. THE DIVIDER COULD HAVE
6632          ;/HAD ANY COUNT IN IT
6633          ;/AFTER THIS LOOP, WE SHOULD BE SUNK.
6634          ;/DONE 100. 1MHZ PULSES?
6635 022326 005200      INC     RO               ;/IF NOT - DO ANOTHER.
6636 022330 001354      BNE     1$               ;/SET FOR ERROR TIMEOUT IF NEEDED.
6637 022332 012737 000001 001124 10$:      MOV     #1, $GDDAT      ;/READ THE COUNTER
6638          ;*      MOV     $BCR, $BDDAT      ;/READ DEVICE REG BCR,PUT DATA IN $BDDAT.
6639          ;/DID THE COUNTER ADVANCE ONCE?
6640 022356 023737 001126 001124  CMP     $BDDAT, $GDDAT      ;/IF YES - NEXT CHECK
6641          ;/NOT GENERATED WHEN 10 100KHZ PULSE
6642 022356 001402      BEQ     2$               ;/WERE GENERATED.
6643          ;/ERROR - CLOCK B - 10KHZ - PULSE
6644          ;/NOT GENERATED WHEN 10 100KHZ PULSE
6645          ;/WERE GENERATED.
6646          ;/ERROR - CLOCK B - 10KHZ - PULSE
6647          ;/NOT GENERATED WHEN 10 100KHZ PULSE
6648          ;/WERE GENERATED.
6649          ;/ERROR - CLOCK B - 10KHZ - PULSE
6650 022360 104015          ERROR   15               ;/NOT GENERATED WHEN 10 100KHZ PULSE
6651          ;/WERE GENERATED.
6652          ;/ERROR - CLOCK B - 10KHZ - PULSE
6653          ;/NOT GENERATED WHEN 10 100KHZ PULSE
6654          ;/WERE GENERATED.
6655          ;/GET THE NUMBER OF "1 MHZ" H PULSES
6656 022362 000430          BR     4$               ;/NEED TO GIVE 9 100KHZ PULSES
6657 022364 012700 177635      2$:                ;/READ DEVICE REG ASR,PUT DATA IN $TMDAT.
6658          ;/PUT DATA FROM $TMDAT TO DEVICE REG ASR
6659 022370          3$:                ;/IN ORDER TO CHECK TO SEE THAT
6660          ;/WE DON'T GENERATE ANOTHER 10KHZ PULSE
6661          ;/READ DEVICE REG ASR,PUT DATA IN $TMDAT.
6662 022400 052737 004000 001356 ;*      MOV     $ASR, $TMDAT      ;/PUT DATA FROM $TMDAT TO DEVICE REG ASR
6663          ;*      BIS     #BIT11, $TMDAT      ;/IN ORDER TO CHECK TO SEE THAT
6664 022416 005200          ;*      MOV     $TMDAT, $ASR      ;/WE DON'T GENERATE ANOTHER 10KHZ PULSE
6665 022420 001363          INC     RO               ;/PUT DATA FROM $TMDAT TO DEVICE REG ASR
6666          ;/IN ORDER TO CHECK TO SEE THAT
6667          ;/WE DON'T GENERATE ANOTHER 10KHZ PULSE
6668          ;/PUT DATA FROM $TMDAT TO DEVICE REG ASR
6669          ;/IN ORDER TO CHECK TO SEE THAT

```

MAINDEC-11-DRLPG-A
DRLPG.P11 T144 MACY11 27(654) 15-DEC-77 08:29 PAGE 181
*TEST CLOCK B'S 10KHZ DIVIDER

SEQ 0198

```

6670
6671
6672 022432 023737 001126 001124 ;* MOV A8CR,$BDDAT ;/READ DEVICE REG BCR,PUT DATA IN $BDDAT.
6673 022440 001401             CMP $BDDAT,$GDDAT ;/WAS ANOTHER 10KHZ PULSE GENERATED?
6674
6675             BEQ 4S      ;/NO - GO TO NEXT CHECK.

;::SSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSS

6679 022442 104015           ERROR 15          ;/ERROR CLOCK B WE SEEM TO HAVE
6680
6681
6682             ;/GENERATED A SECOND 10KHZ PULSE
             ;/ON ONLY 9 100KHZ PULSES.

;::SSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSS

6686 022444           4S:
6687
6688
6689             ;***** *TEST 145 *TEST CLOCK B'S 1KHZ DIVIDER
6690             *
6691             +IN THIS TEST WE'LL SEE IF THE 100HZ DIVIDER WILL DIVIDE 1KHZ
6692             +BY 10 TO GIVE US A 100HZ CLK L PULSE.
6693             +TO DO THIS WE'LL DISABLE THE REGULAR 1MHZ CLK PULSE AND
6694             *PULSES THAT IN TURN SHOULD DIVIDE BY TEN TO GIVE US ONE 100HZ
6695             *PULSES.
6696             *THEN WE'LL GENERATE 9 MORE 1KHZ PULSES AND MAKE
6697             *SURE THAT WE DON'T GET ANOTHER 100HZ PULSE.
6698             *
6699
6700             * PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF A"
6701             *
6702             ;***** TST145: SCOPE
6703 022444 000004             MOV #20,$TIMES ;;DO 20 ITERATIONS
6704 022446 012737 000020 001166             ;CLEAR CLOCK B.
6705
6706
6707             ;CLEAR CLOCK A.
6708
6709             ;CLEAR B'S BUFFER + COUNT REGS.
6710             ;DISABLE THE 1MHZ OSC.
6711             ;RATE: 1KHZ
6712             ;ENABLE CLOCK B.

6713 022454 005037 001356           CLR $TMDAT
6714
6715             ;* MOV $TMDAT,A8SR ;/ PUT DATA FROM $TMDAT TO DEVICE REG BSR
6716             ;* MOV $TMDAT,A8SR ;/ PUT DATA FROM $TMDAT TO DEVICE REG ASR
6717             ;* MOV $TMDAT,A8BR ;/ PUT DATA FROM $TMDAT TO DEVICE REG BBR
6718             ;* MOV #BIT11!BITS,$TMDAT
6719             ;* MOV $TMDAT,A8SR ;/ PUT DATA FROM $TMDAT TO DEVICE REG BSR
6720 022510 012737 004040 001356
6721
6722             ;* MOV $TMDAT,A8SR ;/ PUT DATA FROM $TMDAT TO DEVICE REG BSR
6723

```

MAINDEC-11-DRLPG-A
DRLPG.P11 T145 MACY11 27(654) 15-DEC-77 08:29 PAGE 182
*TEST CLOCK B'S 1KHZ DIVIDER

SEQ 0199

```

6724 022536 052737 000010 001356 ;* MOV @BSR,$TMDAT      ;/READ DEVICE REG BSR,PUT DATA IN $TMDAT.
6725                                BIS #10,$TMDAT
6726
6727 022554 005237 001356          ;* MOV STMDAT,@BSR      ;/ PUT DATA FROM $TMDAT TO DEVICE REG BSR
6728                                INC STMDAT
6729
6730 022570 012700 176030          ;* MOV STMDAT,@BSR      ;/ PUT DATA FROM $TMDAT TO DEVICE REG BSR
6731                                MOV #1000.,RO      ;/SET TO GENERATE 1000. 1MHZ PULSES
6732
6733 022574                      1$: MOV @ASR,$TMDAT      ;/GENERATE 1 1MHZ PULSE
6734                                ;/HAS THE COUNTER ADVANCED?
6735
6736 022604 052737 004000 001356 ;* MOV @BSR,$TMDAT      ;/READ DEVICE REG ASR,PUT DATA IN $TMDAT.
6737                                BIS #BIT11,$TMDAT
6738
6739                                ;* MOV STMDAT,@ASR      ;/ PUT DATA FROM $TMDAT TO DEVICE REG ASR
6740
6741 022632 005737 001126          ;* MOV @BCR,$BDDAT      ;/READ DEVICE REG BCR,PUT DATA IN $BDDAT.
6742                                TST #800DAT
6743                                BNE 10$           ;/EXIT LOOP IF SO.
6744                                ;/NOTE: WHEN WE DISABLED THE 1 MHZ.
6745                                ;/OSC. THE DIVIDER COULD HAVE
6746                                ;/HAD ANY COUNT IN IT.
6747                                ;/AFTER THIS LOOP, WE SHOULD BE SUNK.
6748
6749 022640 005200
6750 022642 001354          INC    RO      ;/DONE 1000. 1MHZ PULSES?
6751                                BNE 1$           ;/IF NOT - DO ANOTHER.
6752 022644 012737 000001 001124 10$: MOV    #1,$GDDAT      ;/SET FOR ERROR TIMEOUT IF NEEDED.
6753
6754
6755
6756                                ;* MOV @BCR,$BDDAT      ;/READ DEVICE REG BCR,PUT DATA IN $BDDAT.
6757
6758 022662 023737 001126 001124  CMP    $BDDAT,$GDDAT
6759 022670 001402          BEQ    2$      ;/DID THE COUNTER ADVANCE ONCE?
6760                                ;/IF YES - NEXT CHECK
6761
6762 ;:;$$$$$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$$$$$
6763
6764 022672 104015          ERROR   15      ;/ERROR - CLOCK B - 1KHZ - PULSE
6765                                ;/NOT GENERATED WHEN 10 10KHZ PULSES
6766                                ;/WERE GENERATED.
6767
6768 ;:;$$$$$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$$$$$
6769
6770 022674 000430          BR     4$      ;/GET THE NUMBER OF "1 MHZ" H PULSES
6771
6772 022676 012700 176031          2$: MOV    #-999.,RO      ;/NEED TO GIVE 9 10KHZ PULSES
6773
6774 022702                      3$: MOV    @ASR,$TMDAT      ;/READ DEVICE REG ASR,PUT DATA IN $TMDAT.
6775
6776
6777

```

MAINDEC-11-DRLPG-A
DRLPG.P11 T145 MACY11 27(654) 15-DEC-77 08:29 PAGE 183
*TEST CLOCK B'S 1KHZ DIVIDER

SEQ 0200

```

6778 022712 052737 004000 001356     BIS    #BIT11,$TMDAT
6779
6780           ;*      MOV    $TMDAT,$ASR   ;/ PUT DATA FROM $TMDAT TO DEVICE REG ASR
6781 022730 005200     INC    RO          ;/IN ORDER TO CHECK TO SEE THAT
6782 022732 001363     BNE    3$          ;/WE DON'T GENERATE ANOTHER 1KHZ PULSE
6783
6784
6785 022744 023737 001126 001124 ;*      MOV    #BCR,$BDDAT  ;/READ DEVICE REG BCR,PUT DATA IN $BDDAT.
6786           CMP    $BDDAT,$GDDAT  ;/WAS ANOTHER 1KHZ PULSE GENERATED?
6787 022752 001401     BEQ    4$          ;/NO - GO TO NEXT CHECK.
6788
6789           ;;;$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$>
6793 022754 104015           ERROR 15      ;/ERROR CLOCK B WE SEEM TO HAVE
6794                               ;/GENERATED A SECOND 1KHZ PULSE
6795                               ;/ON ONLY 9 10KHZ PULSES.
6796           ;;;$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$>
6800 022756           4$:
6801
6802           ;*****TEST 146 *TEST CLOCK B'S 100HZ DIVIDER*****
6803           ;*TEST 146 *TEST CLOCK B'S 100HZ DIVIDER
6804           ;*
6805           ;+IN THIS TEST WE'LL SEE IF THE 100HZ DIVIDER WILL DIVIDE 1KHZ
6806           ;+BY 10 TO GIVE US A 100HZ CLK L PULSE.
6807           ;+TO DO THIS, WE'LL DISABLE THE REGULAR 1MHZ CLK PULSE AND
6808           ;+PULSES THAT IN TURN SHOULD DIVIDE BY TEN TO GIVE US ONE 100HZ
6809           ;+PULSES.
6810           ;+THEN WE'LL GENERATE 9 MORE 1KHZ PULSES AND MAKE
6811           ;+SURE THAT WE DON'T GET ANOTHER 100HZ PULSE.
6812           ;*
6813           ;*
6814           ;* PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF A"
6815           ;*
6816           ;*****ST146: SCOPE *****
6817 022756 000004           ST146: SCOPE
6818 022760 012737 000020 001166     MOV    #20,$TIMES    ;;DO 20 ITERATIONS
6819                               ;/CLEAR CLOCK B.
6820                               ;/CLEAR CLOCK A.
6821
6822           ;/CLEAR B'S BUFFER + COUNT REGS.
6823           ;/DISABLE THE 1MHZ OSC.
6824           ;/RATE: 100HZ
6825           ;/ENABLE CLOCK B.
6826
6827 022766 005037 001356           CLR    $TMDAT
6828           ;*      MOV    $TMDAT,$BSR   ;/ PUT DATA FROM $TMDAT TO DEVICE REG BSR
6829           ;*      MOV    $TMDAT,$ASR   ;/ PUT DATA FROM $TMDAT TO DEVICE REG ASR
6830
6831

```

```

6832
6833 023022 012737 004040 001356 ;* MOV STMDAT,ABBR // PUT DATA FROM STMDAT TO DEVICE REG BBR
6834           MOV #BIT11!BITS,$STMDAT
6835
6836           MOV STMDAT,ABSR // PUT DATA FROM STMDAT TO DEVICE REG BSR
6837           MOV BIS #BSR,$STMDAT //READ DEVICE REG BSR,PUT DATA IN STMDAT.
6838           MOV INC STMDAT,ABSR // PUT DATA FROM STMDAT TO DEVICE REG BSR
6839 023050 052737 000012 001356 ;* MOV INC $STMDAT
6840           MOV MOV STMDAT,ABSR // PUT DATA FROM STMDAT TO DEVICE REG BSR
6841           MOV INC STMDAT //SET TO GENERATE 10000. 1MHZ PULSES
6842 023066 005237 001356 ;* MOV MOV STMDAT,ABSR // PUT DATA FROM STMDAT TO DEVICE REG BSR
6843           MOV INC STMDAT //HAS THE COUNTER ADVANCED?
6844           MOV MOV STMDAT,ABSR // READ DEVICE REG ASR,PUT DATA IN STMDAT.
6845 023102 012700 154360 ;* MOV BIS #BIT11,$STMDAT
6846           MOV MOV STMDAT,AASR // PUT DATA FROM STMDAT TO DEVICE REG ASR
6847 023106           1$:           MOV TST ABCR,$BDDAT //READ DEVICE REG BCR,PUT DATA IN SBDDAT.
6848           BNE 10$ //EXIT LOOP IF SO.
6849           BNE 10$ //NOTE: WHEN WE DISABLED THE 1 MHZ.
6850           BNE 10$ //OSC. THE DIVIDER COULD HAVE
6851           BNE 10$ //HAD ANY COUNT IN IT.
6852           BNE 10$ //AFTER THIS LOOP, WE SHOULD BE SUNK.
6853           BNE 10$ //DONE 10000. 1MHZ PULSES?
6854           BNE 10$ //IF NOT - DO ANOTHER.
6855           BNE 10$ //SET FOR ERROR TYPEOUT IF NEEDED.
6856           BNE 10$ //READ THE COUNTER
6857 023144 005737 001126 ;* MOV ABCR,$BDDAT //READ DEVICE REG BCR,PUT DATA IN SBDDAT.
6858           BNE 10$ //DID THE COUNTER ADVANCE ONCE?
6859           BNE 10$ //IF YES - NEXT CHECK
6860
6861
6862
6863 023152 005200           INC RO //;DONE 10000. 1MHZ PULSES?
6864 023154 001354           BNE 1$ //;IF NOT - DO ANOTHER.
6865
6866 023156 012737 000001 001124 10$: MOV #1,$GDDAT //SET FOR ERROR TYPEOUT IF NEEDED.
6867
6868
6869
6870           MOV ABCR,$BDDAT //READ DEVICE REG BCR,PUT DATA IN SBDDAT.
6871
6872 023174 023737 001126 001124 CMP $BDDAT,$GDDAT //DID THE COUNTER ADVANCE ONCE?
6873 023202 001402           BEQ 2$ //IF YES - NEXT CHECK
6874
6875           ;:,$$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$
6876
6877
6878 023204 104015           ERROR 15 //ERROR - CLOCK B - 100HZ - PULSE
6879
6880           ERROR 15 //NOT GENERATED WHEN 10 1KHZ PULSE
6881           ERROR 15 //WERE GENERATED.
6882
6883           ;:,$$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$
6884
6885 023206 000430           BR 4$
```

MAINDEC-11-DRLPG-A
DRLPG.P11 T146 MACY11 27(654) 15-DEC-77 08:29 PAGE 185
*TEST CLOCK B'S 100HZ DIVIDER

SEQ 0202

```

6886
6887 023210 012700 154361      2S:    MOV    #-9999.,R0    ;/GET THE NUMBER OF "1 MHZ" H PULSES
6888
6889 023214                  3S:    MOV    #ASR,$TMDAT    ;/NEED TO GIVE 9 1KHZ PULSES
6890
6891 023224 052737 004000 001356 :*    MOV    BIS    #BIT11,$TMDAT    ;/READ DEVICE REG ASR,PUT DATA IN $TMDAT.
6892
6893 023242 005200              :*    MOV    INC    $TMDAT,#ASR    ;/ PUT DATA FROM $TMDAT TO DEVICE REG ASR
6894 023244 001363              :*    INC    R0    ;/IN ORDER TO CHECK TO SEE THAT
6895
6896 023256 023737 001126 001124 :*    MOV    BNE    3S    ;/WE DON'T GENERATE ANOTHER 100HZ PULSE
6897
6898
6899 023264 001401              :*    MOV    CMP    #B000,$BDDAT    ;/READ DEVICE REG BCR,PUT DATA IN $BDDAT.
6900
6901
6902 023266 104015              ERROR   15    ;/WAS ANOTHER 100HZ PULSE GENERATED?
6903
6904
6905
6906
6907
6908
6909
6910
6911
6912
6913
6914 023270                  4S:    ;/NO - GO TO NEXT CHECK.
6915
6916
6917
6918
6919
6920
6921
6922
6923
6924
6925
6926
6927
6928
6929
6930
6931
6932
6933
6934
6935
6936
6937
6938
6939
6940
6941
6942
6943
6944
6945
6946
6947
6948
6949
6950
6951
6952
6953
6954
6955
6956
6957
6958
6959
6960
6961
6962
6963
6964
6965
6966
6967
6968
6969
6970
6971
6972
6973
6974
6975
6976
6977
6978
6979
6980
6981
6982
6983
6984
6985
6986
6987
6988
6989
6990
6991
6992
6993
6994
6995
6996
6997
6998
6999
7000
7001
7002
7003
7004
7005
7006
7007
7008
7009
7010
7011
7012
7013
7014
7015
7016
7017
7018
7019
7020
7021
7022
7023
7024
7025
7026
7027
7028
7029
7030
7031
7032
7033
7034
7035
7036
7037
7038
7039
7040
7041
7042
7043
7044
7045
7046
7047
7048
7049
7050
7051
7052
7053
7054
7055
7056
7057
7058
7059
7060
7061
7062
7063
7064
7065
7066
7067
7068
7069
7070
7071
7072
7073
7074
7075
7076
7077
7078
7079
7080
7081
7082
7083
7084
7085
7086
7087
7088
7089
7090
7091
7092
7093
7094
7095
7096
7097
7098
7099
7100
7101
7102
7103
7104
7105
7106
7107
7108
7109
7110
7111
7112
7113
7114
7115
7116
7117
7118
7119
7120
7121
7122
7123
7124
7125
7126
7127
7128
7129
7130
7131
7132
7133
7134
7135
7136
7137
7138
7139
7140
7141
7142
7143
7144
7145
7146
7147
7148
7149
7150
7151
7152
7153
7154
7155
7156
7157
7158
7159
7160
7161
7162
7163
7164
7165
7166
7167
7168
7169
7170
7171
7172
7173
7174
7175
7176
7177
7178
7179
7180
7181
7182
7183
7184
7185
7186
7187
7188
7189
7190
7191
7192
7193
7194
7195
7196
7197
7198
7199
7200
7201
7202
7203
7204
7205
7206
7207
7208
7209
7210
7211
7212
7213
7214
7215
7216
7217
7218
7219
7220
7221
7222
7223
7224
7225
7226
7227
7228
7229
7230
7231
7232
7233
7234
7235
7236
7237
7238
7239
7240
7241
7242
7243
7244
7245
7246
7247
7248
7249
7250
7251
7252
7253
7254
7255
7256
7257
7258
7259
7260
7261
7262
7263
7264
7265
7266
7267
7268
7269
7270
7271
7272
7273
7274
7275
7276
7277
7278
7279
7280
7281
7282
7283
7284
7285
7286
7287
7288
7289
7290
7291
7292
7293
7294
7295
7296
7297
7298
7299
7300
7301
7302
7303
7304
7305
7306
7307
7308
7309
7310
7311
7312
7313
7314
7315
7316
7317
7318
7319
7320
7321
7322
7323
7324
7325
7326
7327
7328
7329
7330
7331
7332
7333
7334
7335
7336
7337
7338
7339
7340
7341
7342
7343
7344
7345
7346
7347
7348
7349
7350
7351
7352
7353
7354
7355
7356
7357
7358
7359
7360
7361
7362
7363
7364
7365
7366
7367
7368
7369
7370
7371
7372
7373
7374
7375
7376
7377
7378
7379
7380
7381
7382
7383
7384
7385
7386
7387
7388
7389
7390
7391
7392
7393
7394
7395
7396
7397
7398
7399
7400
7401
7402
7403
7404
7405
7406
7407
7408
7409
7410
7411
7412
7413
7414
7415
7416
7417
7418
7419
7420
7421
7422
7423
7424
7425
7426
7427
7428
7429
7430
7431
7432
7433
7434
7435
7436
7437
7438
7439
7440
7441
7442
7443
7444
7445
7446
7447
7448
7449
7450
7451
7452
7453
7454
7455
7456
7457
7458
7459
7460
7461
7462
7463
7464
7465
7466
7467
7468
7469
7470
7471
7472
7473
7474
7475
7476
7477
7478
7479
7480
7481
7482
7483
7484
7485
7486
7487
7488
7489
7490
7491
7492
7493
7494
7495
7496
7497
7498
7499
7500
7501
7502
7503
7504
7505
7506
7507
7508
7509
7510
7511
7512
7513
7514
7515
7516
7517
7518
7519
7520
7521
7522
7523
7524
7525
7526
7527
7528
7529
7530
7531
7532
7533
7534
7535
7536
7537
7538
7539
7540
7541
7542
7543
7544
7545
7546
7547
7548
7549
7550
7551
7552
7553
7554
7555
7556
7557
7558
7559
7560
7561
7562
7563
7564
7565
7566
7567
7568
7569
7570
7571
7572
7573
7574
7575
7576
7577
7578
7579
7580
7581
7582
7583
7584
7585
7586
7587
7588
7589
7590
7591
7592
7593
7594
7595
7596
7597
7598
7599
7600
7601
7602
7603
7604
7605
7606
7607
7608
7609
7610
7611
7612
7613
7614
7615
7616
7617
7618
7619
7620
7621
7622
7623
7624
7625
7626
7627
7628
7629
7630
7631
7632
7633
7634
7635
7636
7637
7638
7639
7640
7641
7642
7643
7644
7645
7646
7647
7648
7649
7650
7651
7652
7653
7654
7655
7656
7657
7658
7659
7660
7661
7662
7663
7664
7665
7666
7667
7668
7669
7670
7671
7672
7673
7674
7675
7676
7677
7678
7679
7680
7681
7682
7683
7684
7685
7686
7687
7688
7689
7690
7691
7692
7693
7694
7695
7696
7697
7698
7699
7700
7701
7702
7703
7704
7705
7706
7707
7708
7709
7710
7711
7712
7713
7714
7715
7716
7717
7718
7719
7720
7721
7722
7723
7724
7725
7726
7727
7728
7729
7730
7731
7732
7733
7734
7735
7736
7737
7738
7739
7740
7741
7742
7743
7744
7745
7746
7747
7748
7749
7750
7751
7752
7753
7754
7755
7756
7757
7758
7759
7760
7761
7762
7763
7764
7765
7766
7767
7768
7769
7770
7771
7772
7773
7774
7775
7776
7777
7778
7779
7780
7781
7782
7783
7784
7785
7786
7787
7788
7789
7790
7791
7792
7793
7794
7795
7796
7797
7798
7799
7800
7801
7802
7803
7804
7805
7806
7807
7808
7809
7810
7811
7812
7813
7814
7815
7816
7817
7818
7819
7820
7821
7822
7823
7824
7825
7826
7827
7828
7829
7830
7831
7832
7833
7834
7835
7836
7837
7838
7839
7840
7841
7842
7843
7844
7845
7846
7847
7848
7849
7850
7851
7852
7853
7854
7855
7856
7857
7858
7859
7860
7861
7862
7863
7864
7865
7866
7867
7868
7869
7870
7871
7872
7873
7874
7875
7876
7877
7878
7879
7880
7881
7882
7883
7884
7885
7886
7887
7888
7889
7890
7891
7892
7893
7894
7895
7896
7897
7898
7899
7900
7901
7902
7903
7904
7905
7906
7907
7908
7909
7910
7911
7912
7913
7914
7915
7916
7917
7918
7919
7920
7921
7922
7923
7924
7925
7926
7927
7928
7929
7930
7931
7932
7933
7934
7935
7936
7937
7938
7939
7940
7941
7942
7943
7944
7945
7946
7947
7948
7949
7950
7951
7952
7953
7954
7955
7956
7957
7958
7959
7960
7961
7962
7963
7964
7965
7966
7967
7968
7969
7970
7971
7972
7973
7974
7975
7976
7977
7978
7979
7980
7981
7982
7983
7984
7985
7986
7987
7988
7989
7990
7991
7992
7993
7994
7995
7996
7997
7998
7999
8000
8001
8002
8003
8004
8005
8006
8007
8008
8009
8010
8011
8012
8013
8014
8015
8016
8017
8018
8019
8020
8021
8022
8023
8024
8025
8026
8027
8028
8029
8030
8031
8032
8033
8034
8035
8036
8037
8038
8039
8040
8041
8042
8043
8044
8045
8046
8047
8048
8049
8050
8051
8052
8053
8054
8055
8056
8057
8058
8059
8060
8061
8062
8063
8064
8065
8066
8067
8068
8069
8070
8071
8072
8073
8074
8075
8076
8077
8078
8079
8080
8081
8082
8083
8084
8085
8086
8087
8088
8089
8090
8091
8092
8093
8094
8095
8096
8097
8098
8099
8100
8101
8102
8103
8104
8105
8106
8107
8108
8109
8110
8111
8112
8113
8114
8115
8116
8117
8118
8119
8120
8121
8122
8123
8124
8125
8126
8127
8128
8129
8130
8131
8132
8133
8134
8135
8136
8137
8138
8139
8140
8141
8142
8143
8144
8145
8146
8147
8148
8149
8150
8151
8152
8153
8154
8155
8156
8157
8158
8159
8160
8161
8162
8163
8164
8165
8166
8167
8168
8169
8170
8171
8172
8173
8174
8175
8176
8177
8178
8179
8180
8181
8182
8183
8184
8185
8186
8187
8188
8189
8190
8191
8192
8193
8194
8195
8196
8197
8198
8199
8200
8201
8202
8203
8204
8205
8206
8207
8208
8209
8210
8211
8212
8213
8214
8215
8216
8217
8218
8219
8220
8221
8222
8223
8224
8225
8226
8227
8228
8229
8230
8231
8232
8233
8234
8235
8236
8237
8238
8239
8240
8241
8242
8243
8244
8245
8246
8247
8248
8249
8250
8251
8252
8253
8254
8255
8256
8257
8258
8259
8260
8261
8262
8263
8264
8265
8266
8267
8268
8269
8270
8271
8272
8273
8274
8275
8276
8277
8278
8279
8280
8281
8282
8283
8284
8285
8286
8287
8288
8289
8290
8291
8292
8293
8294
8295
8296
8297
8298
8299
8300
8301
8302
8303
8304
8305
8306
8307
8308
8309
8310
8311
8312
8313
8314
8315
8316
8317
8318
83
```

```

6940 023326 023316      SEQpCT
6941 023330 104401 023363      TYPE SENDMG   ;; TYPE "END PASS"
6942 023334 013700 000042      SGET42: MOV  @#42, R0    ;; GET MONITOR ADDRESS
6943 023340 001405      BEQ  $DOAGN   ;; BRANCH IF NO MONITOR
6944 023342 000005      RESET
6945 023344 004710      SENDAD: JSR  PC, (R0)  ;; CLEAR THE WORLD
6946 023346 000240      NOP
6947 023350 000240      NOP
6948 023352 000240      NOP
6949 023354
6950 023354 000137      SDOAGN: JMP  @((PC))+ ;; RETURN
6951 023356 002310      SRTNAD: WORD LOOP
6952 023360 377       000      SENULL: BYTE -1,-1,0 ;; NULL CHARACTER STRING
6953 023363 015       042412 042116  SENDMG: ASCIZ <15><12>/END PASS/
6954 023370 050040 051501 000123      .SBTTL *
6955
6956
6957
6958
6959
6960
6961 .SBTTL *      "STP2 OUT" TO "SCHMITT TRIG 1 IN" TESTS
6962
6963      ** THIS IS A SPECIAL SECTION DEVOTED FOR TESTING AND
6964      ** PROVIDING SCOPE LOOP CAPABILITIES FOR "STP2 OUT" L
6965      ** AND "SCHMITT TRIG 1" IN.
6966
6967      ** WHEN YOU LOAD AND START AT LOCATION 210, PROGRAM
6968      ** CONTROL IS TRANSFERRED HERE. "STP2 OUT" L PULSES ARE
6969      ** GENERATED BY "LO STAT A HI" H + "8D10" H (MAIN. STP2).
6970      ** PIN V ("STP2 OUT") IS WIRED TO PIN LL (SCHMITT TRIG1) FOR
6971      ** THIS TEST. "STP2 OUT" PULSES ARE RECEIVED AS "SCHMITT TRIG 1"
6972      ** PULSES WHICH SET CLOCK A'S STATUS REGISTER BIT 15.
6973      ** IF AN ERROR IS DETECTED, NORMAL ERROR REPORTING TECHNIC.
6974      ** AND ERROR SWITCH REGISTER OPTIONS ARE USED.
6975      ** AN "*" IS TYPED AFTER EACH 65,324 LOOPS THROUGH THE
6976      ** TEST. SW13=1 WILL INHIBIT THIS FEATURE.
6977
6978
6979
6980
6981      ** PROBABLE SYNC POINT FOR THIS TEST::: "LD STAT B"
6982
6983      ** YOU MUST WIRE PINS DD AND LL OF J1 TOGETHER.
6984
6985
6986 023376      LS210:
6987
6988 023376 005037 001104 001210  LS: CLR  $ICNT    ;/CLEAR ITERATION COUNT
6989 023402 012737 177704      MOV  #-60.,$PASS  ;/SET PASS COUNT.
6990
6991
6992
6993      ;/NOTE: PASS COUNT USED ONLY
      ;/      TO DETECT 60 PASSES SO
      ;/      IT CAN GENERATE A CRLF.
      ;/      AFTER CRLF IT WILL BE ZEROED.
  
```

MAINDEC-11-DRLPG-A
DRLPG.P11 *MACY11 27(654) 15-DEC-77 08:29 PAGE 187
"STP2 OUT" TO "SCHMITT TRIG 1 IN" TESTS

SEQ 0204

6994
 6995 023410 005037 001356 2\$: CLR \$TMDAT ;/CLEAR CLOCK A.
 6996 023410 005037 001356 :* MOV \$TMDAT,\$ASR ;/CLEAR CLOCK B.
 6997 :* MOV \$TMDAT,\$BSR ;/ PUT DATA FROM \$TMDAT TO DEVICE REG ASR
 6998 ;/ PUT DATA FROM \$TMDAT TO DEVICE REG BSR
 6999
 7000
 7001
 7002
 7003
 7004
 7005
 7006
 7007
 7008
 7009
 7010
 7011
 7012 ;/GENERATE AN "STP2 OUT" PULSE
 7013 ;/AT THIS POINT YOU SHOULD
 7014 ;/SEE AN OUTPUT AT PIN V
 7015 ;/PIN V SHOULD BE WIRED TO
 7016 ;/PIN LL FOR "SCHMITT TRIG 1" IN.
 7017 ;/IS "ST1 FLAG" BIT 15 IN CLOCK
 7018 ;/A'S CSR SET?
 7019
 7020
 7021 023454 052737 002000 001356 ;* MOV \$ASR,\$TMDAT ;/READ DEVICE REG ASR,PUT DATA IN \$TMDAT.
 7022 023472 032737 100000 001356 ;* MOV \$ASR,\$TMDAT ;/READ DEVICE REG ASR,PUT DATA IN \$TMDAT.
 7023 023510 001001 ;* BIS #BIT10,\$TMDAT ;/ PUT DATA FROM \$TMDAT TO DEVICE REG ASR
 ;* MOV \$TMDAT,\$ASR ;/ PUT DATA FROM \$TMDAT TO DEVICE REG ASR
 ;* BNE 3\$;/BR IF YES TO 3\$:
 ;:;\$>> ERROR <<\$

7027
 7028 023512 104000 ERROR ;ERROR "SCHMITT TRIG 1" IN NOT
 7029 ;RECEIVED. HAVE YOU WIRED IT RIGHT?
 7030 ;:;\$>> ERROR <<\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$

7034 023514 3\$:
 7035
 7036 023514 032777 020000 155416 BIT #BIT13,\$ASWR ;/INHIBIT "*" TYPEOUT?
 7037 023522 001332 001332 BNE 2\$;/YES - IGNORE ANY UPDATES.
 7038
 7039 023524 005237 001104 INC \$ICNT ;/UPDATE COUNT
 7040 023530 001327 001327 BNE 2\$;/IF NOT DONE 65,324 TIMES,
 7041 ;/DO IT AGAIN.
 7042
 7043 023532 104401 023540 TYPE 65\$;/TYPE ASCIZ STRING
 7044 023536 000401 000401 BR 64\$;/GET OVER THE ASCIZ
 7045 ;:65\$: .ASCIZ ***
 7046 023542 64\$: ;
 7047

MAINDEC-11-DRLPG-A
DRLPG.P11 * MACY11 27(654) 15-DEC-77 08:29 PAGE 188
"STP2 OUT" TO "SCHMITT TRIG 1 IN" TESTS

SEQ 0205

```

7048 023542 005237 001210           INC    $PASS      ;/DONE 60 PASSES?
7049 023546 100720 023556           BMI    2$       ;/NO - NO NEED FOR CR,LF.
7050 023550 104401                   TYPE   67$      ;;TYPE ASCIZ STRING
7051 023554 000402                   BR     66$      ;;GET OVER THE ASCIZ
7052                           ;:67$: .ASCIZ <15><12>**
7053 023562                   66$:          BR     1$       ;;
7054 023562 000705
7055
7056
7057
7058
7059
7060
7061
7062
7063
7064
7065
7066
7067
7068
7069
7070
7071
7072
7073
7074
7075
7076
7077
7078
7079
7080
7081
7082
7083 023564
7084
7085 023564 005037 001104 001210 1$: CLR    $ICNT      ;/CLEAR ITERATION COUNT
7086 023570 012737 177704           MOV    #-60.,$PASS   ;/SET PASS COUNT.
7087
7088
7089
7090
7091
7092 023576
7093 023576 005037 001356 2$: CLR    $TMDAT      ;/CLEAR CLOCK A:
7094
7095
7096
7097
7098
7099
7100
7101
                           ;*    MOV    $TMDAT,$ASR    ;/ PUT DATA FROM $TMDAT TO DEVICE REG ASR
                           ;*    MOV    $TMDAT,$BSR    ;/ PUT DATA FROM $TMDAT TO DEVICE REG BSR
                           ;;LOAD ALL ONES TO CLK A'S BUFFER + COUNT REG.
                           ;;SELECT MODE 3.
                           ;;GENERATE A "STP1 OUT" PULSE.

```

.SBTTL :* "STP1 OUT" TO "SCHMITT TRIG 2" H TESTS

*: THIS IS A SPECIAL TEST SECTION DEVOTED FOR TESTING AND

*: PROVIDING SCOPE LOOP CAPABILITIES FOR "STP1 OUT" AND

*: "SCHMITT TRIG2" IN.

*: WHEN YOU LOAD AND START AT LOCATION 214, PROGRAM

*: CONTROL IS TRANSFERRED HERE. "STP1 OUT" L PULSES ARE

*: GENERATED BY "LD STAT A HI" + "BD12" H (MAIN ST1).

*: PIN DD ("STP1 OUT") IS WIRED TO PIN BB ("SCHMITT

*: TRIG 2") FOR THIS TEST. "STP1 OUT" PULSES ARE RECEIVED AS

*: "SCHMITT TRIG 2" PULSES WHICH WILL CLEAR CLOCK A'S

*: COUNT REGISTER IF MODE 3 IS SELECTED.

*: IF AN ERROR IS DETECTED, NORMAL ERROR REPORTING TECHNIC.

*: AND ERROR SWITCH REGISTER OPTIONS ARE USED.

: AN "" IS TYPED AFTER EACH 65,324 LOOPS THROUGH

*: THE TEST. SW13=1 WILL INHIBIT THIS FEATURE.

*: PROBABLE SYNC POINT FOR THIS TEST:: "LD STAT B"

*: YOU MUST WIRE PINS DD AND BB OF J1 TOGETHER.

*: LOGIC TESTS (L + S AT 200) SHOULD BE RUN FIRST.

LS214:

```

7102 ;AT THIS POINT WE SHOULD SEE AN
7103 ;OUTPUT AT PIN DD. PIN DD SHOULD
7104 ;BE WIRED TO PIN BB FOR
7105 ;"SCHMITT TRIG 2" IN. THIS SHOULD
7106 ;CAUSE AN "STP2" WHICH WILL CLEAR
7107 ;CLOCK A'S COUNT REGISTER.
7108 023622 012737 177777 001356      MOV    #-1,$TMDAT
7109                                         ;*
7110 023640 005037 001356      MOV    $TMDAT,AABR   ;/ PUT DATA FROM $TMDAT TO DEVICE REG ABR
7111 023644 012737 001400 001356      CLR    $TMDAT
7112                                         MOV    #BIT8!BIT9,$TMDAT
7113                                         ;*
7114                                         MOV    $TMDAT,AASR   ;/ PUT DATA FROM $TMDAT TO DEVICE REG ASR
7115                                         ;*
7116 023672 052737 010000 001356      BIS    #BIT12,$TMDAT ;/READ DEVICE REG ASR,PUT DATA IN $TMDAT.
7117                                         ;*
7118                                         MOV    $TMDAT,AASR   ;/ PUT DATA FROM $TMDAT TO DEVICE REG ASR
7119                                         ;WAS THE COUNT REGISTER CLEARED?
7120                                         ;*
7121 023720 005737 001126      TST    AACR,$BDDAT   ;/READ DEVICE REG ACR,PUT DATA IN $BDDAT.
7122                                         ;*
7123 023724 001401      BEQ    3$          ;IF YES BR 3$.
7124                                         ;;
7125                                         ;;,$$$$$$$$$$$$$$$$$$$$$$$>> ERROR <<$$$$$$$$$$$$$$$$$$$$$$
7126                                         ;;
7127                                         ;;,$$$$$$$$$$$$$$$$$$$$$$$>> ERROR <<$$$$$$$$$$$$$$$$$$$$$$
7128                                         ;;
7129                                         ;;,$$$$$$$$$$$$$$$$$$$$$$$>> ERROR <<$$$$$$$$$$$$$$$$$$$$$$
7130 023726 104000      ERROR           ;ERROR "SCHMITT TRIG 2" IN NOT
7131                                         ;RECEIVED. HAVE YOU WIRED IT RIGHT?
7132                                         ;;
7133                                         ;;,$$$$$$$$$$$$$$$$$$$$$$$>> ERROR <<$$$$$$$$$$$$$$$$$$$$$$
7134                                         ;;
7135 023730      3$:                ;;
7136 023730 032777 020000 155202      BIT    #BIT13,AESWR ;/INHIBIT "*" TYPEOUT?
7137                                         BNE    2$          ;/YES - IGNORE ANY UPDATES.
7138 023736 001317      INC    $ICNT    ;/UPDATE COUNT.
7139                                         BNE    2$          ;/IF NOT DONE 65,324 TIMES,
7140                                         ;DO IT AGAIN.
7141 023740 005237 001104      TYPE   65$        ;;TYPE ASCIZ STRING
7142 023744 001314      BR     64$        ;;GET OVER THE ASCIZ
7143                                         .ASCIZ  ***       ;;
7144                                         ;;
7145 023746 104401 023754      INC    SPASS    ;/DONE 60 PASSES?
7146 023752 000401      BMI    2$          ;/NO - NO NEED FOR CR,LF.
7147                                         TYPE   67$        ;;TYPE ASCIZ STRING
7148 023756      64$:                BR     66$        ;;GET OVER THE ASCIZ
7149                                         .ASCIZ <15><12>**
7150 023756 005237 001210      INC    SPASS    ;;
7151 023762 100705      BMI    2$          ;;
7152 023764 104401 023772      TYPE   67$        ;;
7153 023770 000402      BR     66$        ;;
7154                                         .ASCIZ <15><12>**
7155 023776

```

MAINDEC-11-DRLPG-A
DRLPG.P11 ;*MACY11 27(654) 15-DEC-77 08:29 PAGE 190
"STP1 OUT" TO "SCHMITT TRIG 2" H TESTS

SEQ C207

7156 023776 000672

BR 1\$

7157 .SBTTL * "SCHMITT TRIG 3" IN, "ST3 OUT" TESTS

7158 ;*
7159 ;* THIS IS A SPECIAL SECTION DEVOTED FOR TESTING AND
7160 ;* PROVIDING SCOPE LOOP CAPABILITIES FOR "SCHMITT TRIG 3"
7161 ;* AND "ST3 OUT".
7162 ;*
7163 ;* WHEN YOU LOAD AND START AT LOCATION 220, PROGRAM
7164 ;* CONTROL IS TRANSFERRED HERE. "STP2" PULSES ARE GENERATED
7165 ;* BY "LD STAT A H" + "BD10" H (MAIN STP2). PIN V ("STP2 OUT")
7166 ;* IS WIRED TO PIN T ("SCHMITT TRIG 3"). "SCHMITT TRIG 3" PULSES
7167 ;* GIVE US "ST3 OUT" PULSES. PIN L ("ST3 OUT") IS WIRED
7168 ;* TO PIN LL ("SCHMITT TRIG 1"), AND "SCHMITT TRIG 1" WILL SET
7169 ;* CLOCK A'S STATUS REGISTER BIT 15.
7170 ;* IF AN ERROR IS DETECTED, NORMAL ERROR REPORTING TECHNIC.
7171 ;* AND ERROR SWITCH REGISTER OPTIONS ARE USED.
7172 ;* AN "*" IS TYPED AFTER EACH 65,324 LOOPS THROUGH THE
7173 ;* TEST. SW13=1 WILL INHIBIT THIS FEATURE.
7174 ;*
7175 ;*
7176 ;*
7177 ;*
7178 ;* PROBABLE SYNC POINT FOR THIS TEST:: "LD STAT B"
7179 ;*
7180 ;* YOU MUST WIRE PINS DD TO T OF J1 TOGETHER, AS WELL AS
7181 ;* PINS L TO BB OF J1 TOGETHER.
7182 ;*
7183 ;* TESTS LS210 AND LS214 SHOULD BE RUN FIRST.
7184 ;*
7185
7186 024000
7187
7188 024000 005037 001104 001210 LS220:
7189 024004 012737 177704 001210 1\$: CLR \$ICNT ;//CLEAR ITERATION COUNT
7190 ;//SET PASS COUNT.
7191 ;//NOTE: PASS COUNT USED ONLY
7192 ;// TO DETECT 60 PASSES SO
7193 ;// IT CAN GENERATE A CRLF
7194 ;// AFTER CRLF IT WILL BE ZEROED.
7195 ;//CLEAR CLOCK A.
7196 024012 005037 001356 2\$: CLR \$TMDAT ;//CLEAR CLOCK B.
7197 ;* MOV \$TMDAT,\$ASR ;// PUT DATA FROM \$TMDAT TO DEVICE REG ASR
7198 ;* MOV \$TMDAT,\$BSR ;// PUT DATA FROM \$TMDAT TO DEVICE REG BSR
7199 ;*
7200 ;*
7201 ;*
7202 ;*
7203 024036 005037 001356 CLR \$TMDAT ;//GENERATE A "STP2 OUT" PULSE.
7204 ;*
7205 024052 052737 011000 001356 :* MOV \$ASR,\$TMDAT ;//READ DEVICE REG ASR,PUT DATA IN \$TMDAT.
7206 ;* BIS #BIT12!BIT9,\$TMDAT
7207 ;*
7208 ;* MOV \$TMDAT,\$ASR ;// PUT DATA FROM \$TMDAT TO DEVICE REG ASR
7209 ;* AT THIS POINT YOU SHOULD SEE AN

MAINDEC-11-DRLPG-A
DRLPG F11 *MACY11 27(654) 15-DEC-77 08:29 PAGE 191
"SCHMITT TRIG 3" IN, "ST3 OUT" TESTS

SEQ 0208

7210 :OUTPUT AT PIN V. PIN V SHOULD BE
 7211 WIRED TO PIN T TO GIVE "SCHMITT TRIG3"
 7212 INPUT WHICH IN TURN SHOULD GIVE
 7213 AN OUTPUT AT PIN L ("ST3"). PIN
 7214 L BEING WIRED TO PIN LL ("SCHMITT
 7215 TRIG1 IN") SHOULD GIVE "ST1" WHICH
 7216 SETS CLOCK A'S CSR BIT 15.
 7217 ;DID BIT 15 SET?
 7218
 7219
 7220 024100 105737 001126 :* MOV JASR,\$BDDAT ;READ DEVICE REG ASR,PUT DATA IN \$BDDAT.
 7221 024104 100401 TSTB SBDDAT
 7222 BMI 3\$;IF YES, BR TO 3\$.
 7223 ;;;\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$>> ERROR <<\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$
 7227 024106 104000 ERROR ;ERROR "SCHMITT TRIG 1" NOT RECEIVED
 7228 ;HAVE YOU WIRED IT RIGHT?
 7229 ;;;\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$>> ERROR <<\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$
 7233 024110 3\$:
 7234 024110 032777 020000 155022 BIT #BIT13,0SWR ;INHIBIT "*" TYPEOUT?
 7235 024116 001335 BNE 2\$;YES - IGNORE ANY UPDATES.
 7236 024120 005237 001104 INC SICNT ;UPDATE COUNT.
 7237 024124 001332 BNE 2\$;IF NOT DONE 65,324 TIMES,
 7238 ;DO IT AGAIN.
 7239 024126 104401 024134 TYPE 65\$;TYPE ASCIZ STRING
 7240 024130 000401 BR 64\$;GET OVER THE ASCIZ
 7241 024135 64\$: .ASCIZ ***
 7242 024136 005237 001210 INC SPASS ;DONE 60 PASSES?
 7243 024142 100723 BMI 2\$;NO - NO NEED FOR CR.LF.
 7244 024144 104401 024152 TYPE 67\$;TYPE ASCIZ STRING
 7245 024150 000402 BR 66\$;GET OVER THE ASCIZ
 7246 024156 - 67\$: .ASCIZ <15><12>**
 7247 024156 000710 66\$: BR 1\$
 7248 .SBTTL * "A EVENT OUT" TEST:
 7249 *
 7250 * THIS IS A SPECIAL SECTION DEVOTED FOR TESTING AND
 7251 * PROVIDING SCOPE LOOP CAPABILITIES FOR "A EVENT OUT".
 7252 *
 7253 * WHEN YOU LOAD AND START AT LOCATION 224, PROGRAM
 7254 * CONTROL IS TRANSFERRED HERE. "A EVENT OUT" PULSES ARE
 7255 * GENERATED BY CLOCK A OVERFLOWS. PIN VV

MAINDEC-11-DRLPG-A
DRLPG.P11 *MACY11 27(654) 15-DEC-77 08:29 PAGE 192
"A EVENT OUT" TEST

SEQ 0209

```

7264      ;*("A EVENT OUT") IS WIRED TO PIN LL ("SCHMITT TRIG 1")
7265      ;*"SCHMITT TRIG 1" PULSES WILL SET CLOCK A'S CSR BIT 15.
7266      ;*IF AN ERROR IS DETECTED, NORMAL ERROR REPORTING TECHNIQ.
7267      ;*AND ERROR SWITCH REGISTER OPTIONS ARE USED.
7268      ;*AN "*" IS TYPED AFTER EACH 65,324 LOOPS THROUGH THE TEST.
7269      ;*SW13=1 WILL INHIBIT THIS FEATURE.
7270      ;*
7271      ;* PROBABLE SYNC POINT FOR THIS TEST:: "LD STAT B"
7272      ;*
7273      ;*YOU MUST WIRE PINS VV AND BB OF J1 TOGETHER.
7274      ;*
7275      ;*TEST LS210 SHOULD BE RUN FIRST.
7276      ;*
7277
7278
7279 024160          LS224:
7280
7281 024160 005037 001104      1$:    CLR     $ICNT
7282 024164 012737 177704 001210      MOV     #-60.,$PASS      ;/CLEAR ITERATION COUNT
7283                                     ;/SET PASS COUNT.
7284                                     ;/NOTE: PASS COUNT USED ONLY
7285                                     ;/TO DETECT 60 PASSES SO
7286                                     ;/IT CAN GENERATE A CRLF.
7287                                     ;/AFTER CRLF IT WILL BE ZEROED.
7288 024172          2$:    CLR     $TMDAT      ;/CLEAR CLOCK A.
7289 024172 005037 001356      ;*     MOV     $TMDAT,$ASR      ;/CLEAR CLOCK B.
7290
7291                                     ;/ PUT DATA FROM $TMDAT TO DEVICE REG ASR
7292                                     ;/ PUT DATA FROM $TMDAT TO DEVICE REG BSR
7293                                     ;/PRELOAD CLOCK A'S BUFFER + COUNT REGS.
7294
7295 024216 012737 177777 001356      3$:    MOV     #-1,$TMDAT
7296                                     ;*     MOV     $TMDAT,$ABR      ;/ PUT DATA FROM $TMDAT TO DEVICE REG ABR
7297                                     ;/RATE: 1MHZ, ENABLE COUNTER
7298
7299 024234 012737 001003 001356      ;*     MOV     #1003,$TMDAT      ;/ PUT DATA FROM $TMDAT TO DEVICE REG ASR
7300                                     ;HAS AN OVERFLOW OCCURRED?
7301
7302 024252          3$:
7303                                     ;*     MOV     $TMDAT,$ASR      ;/READ DEVICE REG ASR,PUT DATA IN $TMDAT.
7304
7305 024262 032737 000040 001356      ;*     BIT     #BIT05,$TMDAT
7306                                     ;/ PUT DATA FROM $TMDAT TO DEVICE REG ASR
7307                                     ;NO - THEN WAIT FOR IT.
7308                                     ;OVERFLOW SHOULD GO OUT AS
7309                                     ;"A EVENT OUT". YOU SHOULD SEE
7310                                     ;AN OUTPUT AT PIN VV.
7311 024300 001764          ;*     BEQ     $S
7312                                     ;THIS IN TURN IS BROUGHT
7313                                     ;IN AS "SCHMITT TRIG 1" IN TO
7314                                     ;SET CLOCK A'S CSR BIT 15.
7315
7316
7317

```

MAINDEC-11-DRLPG-A
DRLPG.P11 *MACY11 27(654) 15-DEC-77 08:29 PAGE 193
"A EVENT OUT" TEST

SEQ 0210

```

7318
7319
7320
7321
7322 024312 105737 001126      :*    MOV     A$ASR $BDDAT      ;DID CSR BIT 15 SET?
7323 024316 100401      TSTB   $BDDAT
7324                                BMI    4S          ;READ DEVICE REG ASR,PUT DATA IN $BDDAT.
                                         ;BR IF YES TO 4S

    ;;;$$$$$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$$$$$>

7328 024320 104000      ERROR      ;ERROR "A EVENT OUT" PULSE
7329
7330
7331      ;;;$$$$$$$$$$$$$$$$$$> ERROR <<$$$$$$$$$$$$$$>

7335 024322      4S:
7336
7337 024322 032777 020000 154610      BIT     #BIT13,A$WR      ;/INHIBIT "*" TYPEOUT?
7338 024330 001320      BNE    2S          ;/YES - IGNORE ANY UPDATES.
7339
7340 024332 005237 001104      INC     $ICNT      ;/UPDATE COUNT.
7341 024336 001315      BNE    2S          ;/IF NOT DONE 65,324 TIMES,
7342
7343
7344 024340 104401 024346      TYPE   65$      ;;TYPE ASCIZ STRING
7345 024344 000401      BR     64$      ;;GET OVER THE ASCIZ
7346
7347 024350      64$:
7348
7349 024350 005237 001210      INC     SPASS      ;/DONE 60 PASSES?
7350 024354 100706      BMI    2S          ;/NO - NO NEED FOR CR,LF.
7351 024356 104401 024364      TYPE   67$      ;;TYPE ASCIZ STRING
7352 024362 000402      BR     66$      ;;GET OVER THE ASCIZ
7353
7354 024370      66$:
7355 024370 000673      BR     1S          ;;TYPE ASCIZ <15><12>**
7356
7357
7358      .SBTTL *      "B EVENT OUT" TEST
7359
7360
7361      *THIS IS A SPECIAL SECTION DEVOTED FOR TESTING AND
7362      *PROVIDING SCOPE LOOP CAPABILITIES FOR "B EVENT OUT".
7363
7364      *WHEN YOU LOAD AND START AT LOCATION 230, PROGRAM
7365      *CONTROL IS TRANSFERRED HERE. "B EVENT OUT" PULSES ARE
7366      *GENERATED BY CLOCK B OVERFLOWS. PIN TT
7367      *("B EVENT OUT") IS WIRED TO PIN LL ("SCHMITT TRIG 1")
7368      *"SCHMITT TRIG 1" PULSES WILL SET CLOCK A'S CSR BIT 15.
7369      *IF AN ERROR IS DETECTED, NORMAL ERROR REPORTING TECHNIQ.
7370      *AND ERROR SWITCH REGISTER OPTIONS ARE USED.
7371      *AN "*" IS TYPED AFTER EACH 65,324 LOOPS THROUGH THE TEST.
      *SW13=1 WILL INHIBIT THIS FEATURE.

```

MAINDEC-11-DRLPG-A
DRLPG.P11 *MACY11 27(654) 15-DEC-77 08:29 PAGE 194
"B EVENT OUT" TEST

SEQ 0211

```

7372
7373
7374
7375
7376
7377
7378
7379
7380
7381 024372          LS230:
7382
7383 024372 005037 001104      1$: CLR    $ICNT      ;CLEAR ITERATION COUNT
7384 024376 012737 177704 001210  MOV    #-60.,$PASS   ;SET PASS COUNT.
7385                                         ;NOTE: PASS COUNT USED ONLY
7386                                         ;TO DETECT 60 PASSES SO
7387                                         ;IT CAN GENERATE A CRLF.
7388                                         ;AFTER CRLF IT WILL BE ZEROED.
7389                                         ;CLEAR CLOCK A:
7390 024404          2$: CLR    $TMDAT
7391 024404 005037 001356      ;*    MOV    $TMDAT,$ASR    ;/ PUT DATA FROM $TMDAT TO DEVICE REG ASR
7392                                         ;*    MOV    $TMDAT,$BSR    ;/ PUT DATA FROM $TMDAT TO DEVICE REG BSR
7393                                         ;PRELOAD CLOCK B'S BUFFER + COUNT REGS.
7394
7395
7396
7397 024430 012737 177777 001356  MOV    #-1,$TMDAT
7398                                         ;*    MOV    $TMDAT,$BSR    ;/ PUT DATA FROM $TMDAT TO DEVICE REG BBR
7399                                         ;*    MOV    $1000,$TMDAT
7400                                         ;/ PUT DATA FROM $TMDAT TO DEVICE REG ASR
7401 024446 012737 001000 001356  ;*    MOV    $TMDAT,$ASR    ;/ RATE: 1MHZ, ENABLE COUNTER
7402                                         ;HAS AN OVERFLOW OCCURRED?
7403
7404
7405
7406
7407
7408 024464 012737 000003 001356  MOV    #3,$TMDAT
7409                                         ;*    MOV    $TMDAT,$BSR    ;/ PUT DATA FROM $TMDAT TO DEVICE REG BSR
7410
7411 024502          3$: MOV    $TMDAT,$BSR
7412                                         ;READ DEVICE REG BSR,PUT DATA IN $TMDAT.
7413
7414 024512 032737 000200 001356  ;*    MOV    $BSR,$TMDAT
7415 024520 001770          BIT    #BIT07,$TMDAT
7416                                         ;NO -THEN WAIT FOR IT.
7417                                         ;OVERFLOW SHOULD GO OUT AS
7418                                         ;"B EVENT OUT". YOU SHOULD SEE
7419                                         ;AN OUTPUT AT PIN TT.
7420                                         ;THIS IN TURN IS BROUGHT
7421                                         ;IN AS "SCHMITT TRIG 1" IN TO
7422                                         ;SET CLOCK A'S CSR BIT 15.
7423                                         ;DID CSR BIT 15 SET?
7424
7425                                         ;READ DEVICE REG ASR,PUT DATA IN $BDDAT.

```

F01

MAINDEC-11-DRLPG-A
DRLPG.P11 *

MACY11 27(654) 15-DEC-77 08:29 PAGE 195
"B EVENT OUT" TEST

SEQ 0212

7426 024532 105737 001126 TSTB \$BDAT
 7427 024536 100401 BMI 4\$;BR IF YES TO 4\$
 7428 ;;;\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$> ERROR <<\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$>

 7432 024540 104000 ERROR ;ERROR "B EVENT OUT" PULSE
 7433 ;NOT DETECTED. HAVE YOU
 7434 ;WIRED IT RIGHT?
 7435 ;;;\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$> ERROR <<\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$\$>

 7439 024542 4\$:
 7440
 7441 024542 032777 020000 154370 BIT #BIT13,0SWR ;/INHIBIT "*" TYPEOUT?
 7442 024550 001315 BNE 2\$;/YES - IGNORE ANY UPDATES.
 7443
 7444 024552 005237 001104 INC SICNT ;/UPDATE COUNT.
 7445 024556 001312 BNE 2\$;/IF NOT DONE 65,324 TIMES.
 7446 ;/DO IT AGAIN.
 7447
 7448 024560 104401 024566 TYPE 65\$;;TYPE ASCIZ STRING
 7449 024564 000401 BR 64\$;;GET OVER THE ASCIZ
 7450 ;:65\$: .ASCIZ ***
 7451 024570 ;:64\$: INC SPASS ;/DONE 60 PASSES?
 7452
 7453 024570 005237 001210 BMI 2\$;/NO - NO NEED FOR CR,LF.
 7454 024574 100703 024604 TYPE 67\$;;TYPE ASCIZ STRING
 7455 024576 104401 024604 BR 66\$;;GET OVER THE ASCIZ
 7456 024602 000402 ;:67\$: .ASCIZ <15><12>**
 7457
 7458 024610 000670 ;:66\$: BR 1\$
 7459
 7460
 7461
 7462 ;*ROUTINE TO HANDLE TRAPS TO 10C 4, 10 AND .
 7463 ;*INTERRUPTS TO WRONG VECTORS.
 7464 ;*.+2, IOTT(TRAPS) WERE PUT IN LOCATIONS 4-1000
 7465
 7466
 7467 024612 IOTRD:
 7468 024612 011637 024762 MOV (R6) 2\$;GET WHERE WE TRAPPED TO.
 7469 024616 162737 000004 SUB #4 2\$;=WHERE R6 RETURN 10-4
 7470 024624 104401 024632 TYPE 65\$;;TYPE ASCIZ STRING
 7471 024630 000412 BR 64\$;;GET OVER THE ASCIZ
 7472 ;:65\$: .ASCIZ <15><12>*ILLEGAL TRAP TO: *
 7473 024656 ;:64\$: MOV 2\$,-(SP) ;;SAVE 2\$ FOR TYPEOUT
 7474 024656 013746 024762 TYPOC ;;GO TYPE--OCTAL ASCII(ALL DIGITS)
 7475 024662 104402
 7476 024664 104401 024672 TYPE 67\$;;TYPE ASCIZ STRING
 7477 024666 000407 BR 66\$;;GET OVER THE ASCIZ

GO1

MAINDEC-11-DRLPG-A
DRLPG.P11 *MACY11 27(654) 15-DEC-77 08:29 PAGE 196
"B EVENT OUT" TEST

SEQ 0213

```

7480          ;67$: .ASCIZ * FROM LOC.: *
7481 024710
7482
7483 024710 062706 000004          ADD    #4,R6      ;POINT TO WHERE WE TRAPPED FROM.
7484
7485 024714 011637 024764          MOV    (P6) 3$      ;PICK UP LOC
7486 024720 162737 000002 024764  SUB    #2,3$      ;FROM REAL ADDR.
7487 024726 013746 024764          MOV    3$,-(SP)   ;SAVE 3$ FOR TYPEOUT
7488 024732 104402               TYPOC
7489
7490 024734 023727 024762 000004  CMP    2$,#4      ;DID WE TRAP TO LOC 4?
7491 024742 001405               BEQ    1$          ;IF SO - DON'T RETURN!
7492 024744 023727 024762 000010  CMP    2$,#10     ;DID WE TRAP TO LOC. 10?
7493 024752 001401               BEQ    1$          ;ID SO - DON'T RETURN!
7494 024754 000002               RTI
7495
7496          ;;;SSSSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSS

7500 024756 000000          1$: HALT
7501 024760 000776          BR    1$      ;WE STOPPED HERE BECAUSE WE TRAPPED
7502                               ;TO LOC 4 OR LOC 10. THIS IS A
7503                               ;FATAL CONDITION THAT WE CAN NOT
7504                               ;RECOVER FROM.
7505
7506          ;;;SSSSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSS

7509 024762 000000          2$: .WORD 0      ;USED BY IOTRP TO STORE WHERE WE TRAPPED TO.
7510 024764 000000          3$: .WORD 0      ;USED BY IOTRP TO STORE WHERE WE TRAPPED FROM.
7511
7512
7513
7514
7515          .SBTTL BINARY TO OCTAL (ASCII) AND TYPE
7516
7517          ****
7518          *THIS ROUTINE IS USED TO CHANGE A 16-BIT BINARY NUMBER TO A 6-DIGIT
7519          *OCTAL (ASCII) NUMBER AND TYPE IT.
7520          *$TYPOS---ENTER HERE TO SETUP SUPPRESS ZEROS AND NUMBER OF DIGITS TO TYPE
7521          *CALL:
7522          *    MOV    NUM,-(SP)      ;NUMBER TO BE TYPED
7523          *    TYPOS           ;CALL FOR TYPEOUT
7524          *    .BYTE   N          ;N=1 TO 6 FOR NUMBER OF DIGITS TO TYPE
7525          *    .BYTE   M          ;M=1 OR 0
7526          *                                ;1=TYPE LEADING ZEROS
7527          *                                ;0=SUPPRESS LEADING ZEROS
7528
7529          *$TYPON---ENTER HERE TO TYPE OUT WITH THE SAME PARAMETERS AS THE LAST
7530          *$TYPOS OR $TYPOC
7531          *CALL:
7532          *    MOV    NUM,-(SP)      ;NUMBER TO BE TYPED
7533          *    TYPON           ;CALL FOR TYPEOUT

```

7534
 7535 ~~/*\$TYPOC---ENTER HERE FOR TYPEOUT OF A 16 BIT NUMBER~~
 7536 ~~/*CALL:~~
 7537 ~~/* MOV NUM,-(SP) ;NUMBER TO BE TYPED~~
 7538 ~~/* TYPLOC ;CALL FOR TYPEOUT~~
 7539
 7540 024766 017646 000000 025211 STYPOS: MOV 0(SF),-(SP) ;PICKUP THE MODE
 7541 024772 116637 000001 025211 MOVB 1(SP),\$0FILL ;LOAD ZERO FILL SWITCH
 7542 025000 112637 025213 025211 MOVB (SP)+\$0MODE+1 ;NUMBER OF DIGITS TO TYPE
 7543 025004 062716 000002 ADD #2,(SP) ;ADJUST RETURN ADDRESS
 7544 025010 000406 BR STYPON
 7545 025012 112737 000001 025211 STYPOC: MOVB #1,\$0FILL ;SET THE ZERO FILL SWITCH
 7546 025020 112737 000006 025213 MOVB #6,\$0MODE+1 ;SET FOR SIX(6) DIGITS
 7547 025026 112737 000005 025210 STYPON: MOVB #5,\$0CNT ;SET THE ITERATION COUNT
 7548 025034 010346 MOV R3,-(SP) ;SAVE R3
 7549 025036 010446 MOV R4,-(SP) ;SAVE R4
 7550 025040 010546 MOV R5,-(SP) ;SAVE RS
 7551 025042 113704 025213 MOVB \$0MODE+1,R4 ;GET THE NUMBER OF DIGITS TO TYPE
 7552 025046 005404 NEG R4
 7553 025050 062704 000006 ADD #6,R4 ;SUBTRACT IT FOR MAX. ALLOWED
 7554 025054 110437 025212 MOVB R4,\$0MODE ;SAVE IT FOR USE
 7555 025060 113704 025211 MOVB \$0FILL,R4 ;GET THE ZERO FILL SWITCH
 7556 025064 015605 000012 MOV 12(SP),R5 ;PICKUP THE INPUT NUMBER
 7557 025070 005003 CLR R3 ;CLEAR THE OUTPUT WORD
 7558 025072 006105 ROL R5 ;ROTATE MSB INTO "C"
 7559 025074 000404 BR 3\$;GO DO MSB
 7560 025076 006105 ROL R5 ;FORM THIS DIGIT
 7561 025100 006105 ROL R5
 7562 025102 006105 ROL R5
 7563 025104 010503 MOV R5,R3 ;GET LSB OF THIS DIGIT
 7564 025106 006103 ROL R3 ;TYPE THIS DIGIT?
 7565 025110 105337 025212 DECB \$0MODE ;BR IF NO
 7566 025114 100016 BPL 7\$;GET RID OF JUNK
 7567 025116 042703 177770 BIC #177770,R3 ;TEST FOR 0
 7568 025122 001002 BNE 4\$;SUPPRESS THIS 0?
 7569 025124 005704 TST R4 ;BR IF YES
 7570 025126 001403 BEQ 5\$;DON'T SUPPRESS ANYMORE 0'S
 7571 025130 005204 INC R4 ;MAKE THIS DIGIT ASCII
 7572 025132 052703 000060 BIS #',0,R3 ;MAKE ASCII IF NOT ALREADY
 7573 025136 052703 000040 BIS #',R3 ;SAVE FOR TYPING
 7574 025142 110337 025206 MOVB R3,8\$;GO TYPE THIS DIGIT
 7575 025146 104401 025206 TYPE 8\$;COUNT BY 1
 7576 025152 105337 025210 7\$: DECB \$0CNT ;BR IF MORE TO DO
 7577 025156 003347 BGT 2\$;BR IF DONE
 7578 025160 002402 BLT 6\$;INSURE LAST DIGIT ISN'T A BLANK
 7579 025162 005204 INC R4 ;GO DO THE LAST DIGIT
 7580 025164 000744 BR 2\$;RESTORE R5
 7581 025166 012605 MOV (SP)+,R5 ;RESTORE R4
 7582 025170 012604 MOV (SP)+,R4 ;RESTORE R3
 7583 025172 012603 MOV (SP)+,R3 ;SET THE STACK FOR RETURNING
 7584 025174 016666 000002 000004 MOV 2(SP),4(SP) ;RETURN
 7585 025202 012616 MOV (SP)+,(SP) ;STORAGE FOR ASCII DIGIT
 7586 025204 000002 RTI
 7587 025206 000

7588 025207 000 .BYTE 0 ; TERMINATOR FOR TYPE ROUTINE
 7589 025210 000 .SOCNT: .BYTE 0 ; OCTAL DIGIT COUNTER
 7590 025211 000 .SOFILL: .BYTE 0 ; ZERO FILL SWITCH
 7591 025212 000000 .SOMODE: .WORD 0 ; NUMBER OF DIGITS TO TYPE
 7592 .SBTTL ERROR HANDLER ROUTINE
 7593
 7594 ;*****
 7595 ;THIS ROUTINE WILL INCREMENT THE ERROR FLAG AND THE ERROR COUNT,
 7596 ;SAVE THE ERROR ITEM NUMBER AND THE ADDRESS OF THE ERROR CALL
 7597 ;AND GO TO SERRTYP ON ERROR
 7598 ;THE SWITCH OPTIONS PROVIDED BY THIS ROUTINE ARE:
 7599 ;*SW15=1 HALT ON ERROR
 7600 ;*SW13=1 INHIBIT ERROR TYPEOUTS
 7601 ;*SW10=1 BELL ON ERROR
 7602 ;*SW09=1 LOOP ON ERROR
 7603 ;CALL
 7604 ;* ERROR N ;;ERROR=EMT AND N=ERROR ITEM NUMBER
 7605
 7606 025214
 7607 025214 104407 SERrOR:
 7608 025216 105237 001103 CKSWR ; TEST FOR CHANGE IN SOFT-SWR
 7609 025222 001775 INC8 ; SET THE ERROR FLAG
 7610 025224 013777 001102 153710 BEQ ; DON'T LET THE FLAG GO TO ZERO
 7611 025232 032777 002000 153700 MOV ; DISPLAY TEST NUMBER AND ERROR FLAG
 7612 025240 001402 BIT #BIT10, JSWR ; BELL ON ERROR?
 7613 025242 104401 001172 BEQ 1\$; NO - SKIP
 7614 025246 005237 001112 TYPE ; RING BELL
 7615 025252 011637 001116 INC \$ERTTL ; COUNT THE NUMBER OF ERRORS
 7616 025256 162737 000002 001116 MOV (SP), SERRPC ; GET ADDRESS OF ERROR INSTRUCTION
 7617 025264 117737 153626 001114 SUB #2 SERRPC ; STRIP AND SAVE THE ERROR ITEM CODE
 7618 025272 032777 020000 153640 BIT #BIT13, JSWR ; SKIP TYPEOUT IF SET
 7619 025300 001004 BNE 20\$; SKIP TYPEOUTS
 7620 025302 004737 JSR PC, SERRTYP ; GO TO USER ERROR ROUTINE
 7621 025306 104401 001177 TYPE , SCRFL
 7622 025312 20\$
 7623 025312 122737 000001 001222 CMPB #APTENV, SENV ; RUNNING IN APT MODE
 7624 025320 001007 BNE 2\$; NO SKIP APT ERROR REPORT
 7625 025322 113737 001114 025334 MOVB SITEMB, 21\$; SET ITEM NUMBER AS ERROR NUMBER
 7626 025330 004737 027420 JSR PC, SATY4 ; REPORT FATAL ERROR TO APT
 7627 025334 000 21\$: .BYTE 0 ; APT ERROR LOOP
 7628 025335 000 .BYTE 0 ; HALT ON ERROR
 7629 025336 000777 22\$: BR ; SKIP IF CONTINUE
 7630 025340 005777 153574 2\$: TST JSWR ; HALT ON ERROR!
 7631 025344 100002 BPL ; TEST FOR CHANGE IN SOFT-SWR
 7632 025346 000300 HALT ; LOOP ON ERROR SWITCH SET?
 7633 025350 104407 CKSWR ; BR IF NO
 7634 025352 032777 001000 153560 3\$: BIT #BIT09, JSWR ; FUDGE RETURN FOR LOOPING
 7635 025360 001402 BEQ 4\$; CHECK FOR AN ESCAPE ADDRESS
 7636 025362 013716 001110 MOV \$LPERR, (SP)
 7637 025366 005737 001170 4\$: TST \$ESCAPE ; BR IF NONE
 7638 025372 001402 BEQ 5\$; FUDGE RETURN ADDRESS FOR ESCAPE
 7639 025374 013716 001170 MOV \$ESCAPE, (SP)
 7640 025400 000002 5\$: RTI ; RETURN

```

7642          .SBTTL  ERROR MESSAGE TYPEOUT ROUTINE
7643
7644          ;*****
7645          ;*THIS ROUTINE USES THE "ITEM CONTROL BYTE" ($ITEMB) TO DETERMINE WHICH
7646          ;*ERROR IS TO BE REPORTED. IT THEN OBTAINS FROM THE "ERROR TABLE" ($ERRTB),
7647          ;*AND REPORTS THE APPROPRIATE INFORMATION CONCERNING THE ERROR.
7648
7649          SERRTYP:
7650 025402 025402 104401 001177      TYPE    SCRLF      ;"CARRIAGE RETURN" & "LINE FEED"
7651 025406 010046      MOV     R0,-(SP)   ;SAVE R0
7652 025410 005000      CLR     R0           ;PICKUP THE ITEM INDEX
7653 025412 153700 001114      BISB    $ITEMB,R0
7654 025416 001004      BNE     1$           ;IF ITEM NUMBER IS ZERO JUST
7655                               ;TYPE THE PC OF THE ERROR
7656 025420 013746 001116      MOV     SERRPC,-(SP)  ;SAVE SERRPC FOR TYPEOUT
7657                               ;ERROR ADDRESS
7658 025424 104402      TYPLOC   6$           ;GO TYPE--OCTAL ASCII(ALL DIGITS)
7659 025426 000426      BR      R0           ;GET OUT
7660 025430 005300      DEC     R0           ;ADJUST THE INDEX SO THAT IT WILL
7661 025432 006300      ASL     R0           ;WORK FOR THE ERROR TABLE
7662 025434 006300      ASL     R0
7663 025436 006300      ASL     R0
7664 025440 062700 001360      ADD     *$ERRTB,R0   ;FORM TABLE POINTER
7665 025444 012037 025454      MOV     (R0)+,2$   ;PICKUP "ERROR MESSAGE" POINTER
7666 025450 001404      BEQ     3$           ;SKIP TYPEOUT IF NO POINTER
7667 025452 104401      TYPE    0             ;TYPE THE "ERROR MESSAGE"
7668 025454 000000      WORD    SCRLF      ;"ERROR MESSAGE" POINTER GOES HERE
7669 025456 104401 001177      TYPE    0             ;"CARRIAGE RETURN" & "LINE FEED"
7670 025462 012037 025472      MOV     (R0)+,4$   ;PICKUP "DATA HEADER" POINTER
7671 025466 001404      BEQ     5$           ;SKIP TYPEOUT IF 0
7672 025470 104401      TYPE    0             ;TYPE THE "DATA HEADER"
7673 025472 000000      WORD    SCRLF      ;"DATA HEADER" POINTER GOES HERE
7674 025474 104401 001177      TYPE    0             ;"CARRIAGE RETURN" & "LINE FEED"
7675 025500 011000      5$:    MOV     (R0),R0   ;PICKUP "DATA TABLE" POINTER
7676 025502 001004      BNE     7$           ;GO TYPE THE DATA
7677 025504 012600      6$:    MOV     (SP)+,R0   ;RESTORE R0
7678 025506 104401      TYPE    SCRLF      ;"CARRIAGE RETURN" & "LINE FEED"
7679 025512 000207      RTS    PC           ;RETURN
7680 025514          7$:    MOV     2(R0)+,-(SP) ;SAVE 2(R0)+ FOR TYPEOUT
7681 025514 013046      TYPLOC   2(R0)+,-(SP) ;GO TYPE--OCTAL ASCII(ALL DIGITS)
7682 025516 104402      TST     (R0)         ;IS THERE ANOTHER NUMBER?
7683 025520 005710      BEQ     6$           ;BR IF NO
7684 025522 001770      TYPE    8$           ;TYPE TWO(2) SPACES
7685 025524 104401 025532      BR     7$           ;LOOP
7686 025530 000771      8$:    .ASCIZ  / /
7687 025532 020040 000          EVEN
7688 025536          .SBTTL  CONVERT BINARY TO DECIMAL AND TYPE ROUTINE
7689
7690          ;*****
7691          ;*THIS ROUTINE IS USED TO CHANGE A 16-BIT BINARY NUMBER TO A 5-DIGIT
7692          ;*SIGNED DECIMAL (ASCII) NUMBER AND TYPE IT. DEPENDING ON WHETHER THE
7693          ;*NUMBER IS POSITIVE OR NEGATIVE A SPACE OR A MINUS SIGN WILL BE TYPED
7694          ;*BEFORE THE FIRST DIGIT OF THE NUMBER. LEADING ZEROS WILL ALWAYS BE
7695

```

7696 *REPLACED WITH SPACES.
 7697 *CALL:
 7698 ;* MOV NUM,-(SP) ;PUT THE BINARY NUMBER ON THE STACK
 7699 ;* TYPDS ;GO TO THE ROUTINE
 7700
 7701 025536 010046
 7702 025536 010146
 7703 025540 010246
 7704 025542 010346
 7705 025544 010446
 7706 025546 010546
 7707 025550 012746 020200
 7708 025554 016605 000020
 7709 025560 100004
 7710 025562 005405
 7711 025564 112766 000055 000001
 7712 025572 005000 1\$: CLR
 7713 025574 012703 025752
 7714 025600 112723 000040
 7715 025604 005002
 7716 025606 016001 025742
 7717 025612 160105
 7718 025614 002402
 7719 025616 005202
 7720 025620 000774
 7721 025622 060105
 7722 025624 005702
 7723 025626 001002
 7724 025630 105716
 7725 025632 100407
 7726 025634 106316
 7727 025636 103003
 7728 025640 116663 000001 177777
 7729 025646 052702 000060
 7730 025652 052702 000040
 7731 025656 110223
 7732 025660 005720
 7733 025662 020027
 7734 025666 002746
 7735 025670 003002
 7736 025672 010502
 7737 025674 000764
 7738 025676 105726
 7739 025700 100003
 7740 025702 116663 177777 177776
 7741 025710 105013
 7742 025712 012605
 7743 025714 012603
 7744 025716 012602
 7745 025720 012601
 7746 025722 012600
 7747 025724 104401 025752 000002
 7748 025730 016666 000004
 7749 025736 012616

STYPOS:
 MOV R0,-(SP) ;PUSH R0 ON STACK
 MOV R1,-(SP) ;PUSH R1 ON STACK
 MOV R2,-(SP) ;PUSH R2 ON STACK
 MOV R3,-(SP) ;PUSH R3 ON STACK
 MOV R5,-(SP) ;PUSH R5 ON STACK
 MOV #20200,-(SP) ;SET BLANK SWITCH AND SIGN
 MOV 20(SP),RS ;GET THE INPUT NUMBER
 BPL 1\$;BR IF INPUT IS POS.
 NEG R5 ;MAKE THE BINARY NUMBER POS.
 MOVB #'-,1(SP) ;MAKE THE ASCII NUMBER NEG.
 CLR R0 ;ZERO THE CONSTANTS INDEX
 MOV #SDBLK,R3 ;SETUP THE OUTPUT POINTER
 MOVB #' ,(R3)+ ;SET THE FIRST CHARACTER TO A BLANK
 CLR R2 ;CLEAR THE BCD NUMBER
 MOV SDTBL(R0),R1 ;GET THE CONSTANT
 SUB R1,R5 ;FORM THIS BCD DIGIT
 BLT 4\$;BR IF DONE
 INC R2 ;INCREASE THE BCD DIGIT BY 1
 BR 3\$;
 ADD R1,RS ;ADD BACK THE CONSTANT
 TST R2 ;CHECK IF BCD DIGIT=0
 BNE 5\$;FALL THROUGH IF 0
 TSTB (SP) ;STILL DOING LEADING 0'S?
 BMI 7\$;BR IF YES
 ASLB (SP) ;MSD?
 BCC 6\$;BR IF NO
 MOVB 1(SP),-1(R3) ;YES--SET THE SIGN
 BIS #'0,R2 ;MAKE THE BCD DIGIT ASCII
 BIS #' ,R2 ;MAKE IT A SPACE IF NOT ALREADY A DIGIT
 MOVB R2,(R3)+ ;PUT THIS CHARACTER IN THE OUTPUT BUFFER
 TST (R0)+ ;JUST INCREMENTING
 CMP RC,#10 ;CHECK THE TABLE INDEX
 BLT 2\$;GO DO THE NEXT DIGIT
 BGT 8\$;GO TO EXIT
 MOV R5,R2 ;GET THE LSD
 BR 6\$;GO CHANGE TO ASCII
 TSTB (SP)+ ;WAS THE LSD THE FIRST NON-ZERO?
 BPL 9\$;BR IF NO
 MOVB -1(SP),-2(R3) ;YES--SET THE SIGN FOR TYPING
 CLRB (R3) ;SET THE TERMINATOR
 MOV (SP)+,R5 ;POP STACK INTO R5
 MOV (SP)+,R3 ;POP STACK INTO R3
 MOV (SP)+,R2 ;POP STACK INTO R2
 MOV (SP)+,R1 ;POP STACK INTO R1
 MOV (SP)+,R0 ;POP STACK INTO R0
 TYPE SDBLK ;NOW TYPE THE NUMBER
 MOV 2(SP),4(SP) ;ADJUST THE STACK
 MOV (SP)+,(SP)

L01

MAINDEC-11-DRLPG-A MACY11 27(654) 15-DEC-77 08:29 PAGE 201
DRLPG.P11 CONVERT BINARY TO DECIMAL AND TYPE ROUTINE

SEQ 0218

```

7750 025740 000002 RTI ;;RETURN TO USER
7751 025742 023420 $DTBL: 10000.
7752 025744 001750 1000.
7753 025746 000144 100.
7754 025750 000012 10.
7755 025752 000004 .BLKW 4
    .S8TTL SCOPE HANDLER ROUTINE

7758 ;*****THIS ROUTINE CONTROLS THE LOOPING OF SUBTESTS. IT WILL INCREMENT
7759 ;AND LOAD THE TEST NUMBER($ST$NM) INTO THE DISPLAY REG.(DISPLAY<7:0>)
7760 ;AND LOAD THE ERROR FLAG ($SERFLG) INTO DISPLAY<15:08>
7761 ;THE SWITCH OPTIONS PROVIDED BY THIS ROUTINE ARE:
7762 ;*SW14=1      LOOP ON TEST
7763 ;*SW11=1      INHIBIT ITERATIONS
7764 ;*SW09=1      LOOP ON ERROR
7765 ;*SW08=1      LOOP ON TEST IN SWR<7:0>
7766 ;*CALL
7767 ;*SCOPE        ;;SCOPE=IOT
7768
7769
7770 025762
7771 025762 104407 $SCOPE:
7772 025764 032777 040000 i53146 1$: CKSWR ;TEST FOR CHANGE IN SOFT-SWR
7773 025772 001114 BNE #BIT14,0$WR ;LOOP ON PRESENT TEST?
7774 ;*****START OF CODE FOR THE XOR TESTER#####
7775 025774 000416 $XTSTR: BR 6$: YES IF SW14=1
7776 ;IF RUNNING ON THE "XOR" TESTER CHANGE
7777 ;THIS INSTRUCTION TO A "NOP" (NOP=240)
7778 ;SAVE THE CONTENTS OF THE ERROR VECTOR
7779 ;SET FOR TIMEOUT
7780 ;TIME OUT ON XOR?
7781 ;RESTORE THE ERROR VECTOR
7782 ;GO TO THE NEXT TEST
7783 ;CLEAR THE STACK AFTER A TIME OUT
7784 ;RESTORE THE ERROR VECTOR
7785 ;LOOP ON THE PRESENT TEST
7786 026032 032777 000400 153100 6$: ;*****END OF CODE FOR THE XOR TESTER#####
7787 ;LOOP ON SPEC. TEST?
7788 ;BR IF NO
7789 ;ON THE RIGHT TEST? SWR<7:0>
7790 ;BR IF YES
7791 ;HAS AN ERROR OCCURRED?
7792 ;BR IF NO
7793 ;MAX. ERRORS FOR THIS TEST OCCURRED?
7794 ;BR IF NO
7795 ;LOOP ON ERROR?
7796 ;BR IF NO
7797 ;SET LOOP ADDRESS TO LAST SCOPE
7798 ;ZERO THE ERROR FLAG
7799 ;CLEAR THE NUMBER OF ITERATIONS TO MAKE
7800 ;ESCAPE TO THE NEXT TEST
7801 ;INHIBIT ITERATIONS?
7802 ;BR IF YES
7803 ;IF FIRST PASS OF PROGRAM

```

7804	026136	001406			BEQ	\$		INHIBIT ITERATIONS
7805	026140	005237	001104		INC	SICNT		INCREMENT ITERATION COUNT
7806	026144	023737	001166	001104	CMP	STIMES, SICNT		CHECK THE NUMBER OF ITERATIONS MADE
7807	026152	002024			BGE	\$OVER		OR IF MORE ITERATION REQUIRED
7808	026154	012737	000001	001104	1\$:	MOV	#1, SICNT	REINITIALIZE THE ITERATION COUNTER
7809	026162	013737	026240	001166	SSVLAD:	INC B	STSTNM	SET NUMBER OF ITERATIONS TO DO
7810	026170	105237	001102	001206	MOV	STSTNM, STESTN		COUNT TEST NUMBERS
7811	026174	113737	001102		MOV	(SP), \$LPADR		SET TEST NUMBER IN APT MAILBOX
7812	026202	011637	001106		MOV	(SP), \$LPERR		SAVE SCOPE LOOP ADDRESS
7813	026206	011637	001110		CLR	SESCAPE		SAVE ERROR LOOP ADDRESS
7814	026212	005037	001170		MOV B	#1, \$ERMAX		CLEAR THE ESCAPE FROM ERROR ADDRESS
7815	026216	112737	000001	001115	SOVER:	MOV	STSTNM, ADISPLAY	ONLY ALLOW ONE(1) ERROR ON NEXT TEST
7816	026224	013777	001102	152710	MOV	SLPADR, (SP)		DISPLAY TEST NUMBER
7817	026232	013716	001106		RTI			FUDGE RETURN ADDRESS
7818	026236	000002			SMXCNT:	10.		FIXES PS
7819	026240	000012			.SBTTL	READ AN OCTAL NUMBER FROM THE TTY		MAX. NUMBER OF ITERATIONS
7820								
7821								
7822								
7823								
7824								
7825								
7826								
7827								
7828								
7829								
7830	026242	011646			SRDOCT:	MOV	(SP), -(SP)	
7831	026244	016666	000004	000002		MOV	4(SP), 2(SP)	PROVIDE SPACE FOR THE
7832	026252	010046				MOV	R0, -(SP)	INPUT NUMBER
7833	026254	010146				MOV	R1, -(SP)	PUSH R0 ON STACK
7834	026256	010246				MOV	R2, -(SP)	PUSH R1 ON STACK
7835	026260	104411			1\$:	RDLIN		PUSH R2 ON STACK
7836	026262	012600				MOV	(SP)+, RO	READ AN ASCIZ LINE
7837	026264	005001				CLR	R1	GET ADDRESS OF 1ST CHARACTER
7838	026266	005002				CLR	R2	CLEAR DATA WORD
7839	026270	112046			2\$:	MOV B	(RO)+, -(SP)	
7840	026272	001412				BEQ	3\$	PICKUP THIS CHARACTER
7841	026274	006301				ASL	R1	IF ZERO GET OUT
7842	026276	006102				ROL	R2	; ;*2
7843	026300	006301				ASL	R1	; ;*4
7844	026302	006102				ROL	R2	
7845	026304	006301				ASL	R1	; ;*8
7846	026306	006102				ROL	R2	
7847	026310	042716	177770			BIC	#1C7, (SP)	
7848	026314	062601				ADD	(SP)+, R1	STRIP THE ASCII JUNK
7849	026316	000764				BR	2\$	ADD IN THIS DIGIT
7850	026320	005726			3\$:	TST	(SP)+	LOOP
7851	026322	010166	000012			MOV	R1, 12(SP)	CLEAN TERMINATOR FROM STACK
7852	026326	010237	026342			MOV	R2, SHIOCT	SAVE THE RESULT
7853	026332	012602				MOV	(SP)+, R2	
7854	026334	012601				MOV	(SP)+, R1	POP STACK INTO R1
7855	026336	012600				MOV	(SP)+, RO	POP STACK INTO R0
7856	026340	000002				RTI		RETURN
7857	026342	000000			SHIOCT:	.WORD	0	HIGH ORDER BITS GO HERE

```

7858          .SBTTL TTY INPUT ROUTINE
7859
7860
7861          ;ENABL LSB
7862
7863
7864          ;*****SOFTWARE SWITCH REGISTER CHANGE ROUTINE.
7865          ;ROUTINE IS ENTERED FROM THE TRAP HANDLER, AND WILL
7866          ;SERVICE THE TEST FOR CHANGE IN SOFTWARE SWITCH REGISTER TRAP CALL
7867          ;WHEN OPERATING IN TTY FLAG MODE.
7868 026344 022737 000176 001140 $CKSWR: CMP    #SWREG,SWR   ;IS THE SOFT-SWR SELECTED?
7869 026352 001074          BNE    15$      ;BRANCH IF NO
7870 026354 105777 152564          TSTB   @STKS
7871 026360 100071          BPL    15$      ;CHAR THERE?
7872 026362 117746 152560          MOVB   @STKB,-(SP)
7873 026366 042716 177600          BIC    #1C177,(SP) ;IF NO, DON'T WAIT AROUND
7874 026372 022726 000007          CMP    #7,(SP)+ ;SAVE THE CHAR
7875 026376 001062          BNE    15$      ;STRIP-OFF THE ASCII
7876 026400 123727 001134 000001          CMPB   $AUTOB,#1 ;IS IT A CONTROL-G?
7877 026406 001456          BEQ    15$      ;NO RETURN TO USER
7878
7879 026410 104401 027071          SGTWR: TYPE   ,SCNTLG ;ARE WE RUNNING IN AUTO-MODE?
7880 026414 104401 027076          TYPE   ,SMSWR
7881 026420 013746 000176          MOV    SWREG,-(SP) ;SAVE SWREG FOR TYPEOUT
7882 026424 104402          TPOC
7883 026426 104401 027107          TYPE   ,SMN&W ;GO TYPE--OCTAL ASCII(ALL DIGITS)
7884 026432 005046          19$: CLR    -(SP) ;PROMPT FOR NEW SWR
7885 026434 005046          CLR    -(SP) ;CLEAR COUNTER
7886 026436 105777 152502          7S:   TSTB   @STKS ;THE NEW SWR
7887 026442 100375          BPL    7S      ;CHAR THERE?
7888
7889 026444 117746 152476          MOVB   @STKB,-(SP) ;IF NOT TRY AGAIN
7890 026450 042716 177600          BIC    #1C177,(SP) ;PICK UP CHAR
7891
7892
7893
7894 026454 021627 000025          9$:   CMP    (SP),#25 ;MAKE IT 7-BIT ASCII
7895 026460 001005          BNE    10$      ;IS IT A CONTROL-U?
7896 026462 104401 027064          TYPE   SCNTLU ;BRANCH IF NOT
7897 026466 062706 000006          20$: ADD    #6,SP ;YES ECHO CONTROL-U (^U)
7898 026472 000757          BR     19$      ;IGNORE PREVIOUS INPUT
7899
7900
7901 026474 021627 000015          10$: CMP    (SP),#15 ;LET'S TRY IT AGAIN
7902 026500 001022          BNE    16$      ;IS IT A <CR>?
7903 026502 005766 000004          TST    4(SP) ;BRANCH IF NO
7904 026506 001403          BEQ    11$      ;YES IS IT THE FIRST CHAR?
7905 026510 016677 000002 152422          MOV    2(SP),@SWR ;BRANCH IF YES
7906 026516 062706 000006          11$: ADD    #6,SP ;SAVE NEW SWR
7907 026522 104401 001177          14$: TYPE   $CRLF ;CLEAR UP STACK
7908 026526 123727 001135 000001          CMPB   $INTAG,#1 ;ECHO <CR> AND <LF>
7909 026534 001003          BNE    15$      ;RE-ENABLE TTY KBD INTERRUPTS?
7910 026536 012777 000100 152400          MOV    #100,@STKS ;BRANCH IF NOT
7911 026544 000002          15$: RTI      ;RE-ENABLE TTY KBD INTERRUPTS
7912
7913
7914
7915
7916
7917
7918
7919
7920
7921
7922
7923
7924
7925
7926
7927
7928
7929
7930
7931
7932
7933
7934
7935
7936
7937
7938
7939
7940
7941
7942
7943
7944
7945
7946
7947
7948
7949
7950
7951
7952
7953
7954
7955
7956
7957
7958
7959
7960
7961
7962
7963
7964
7965
7966
7967
7968
7969
7970
7971
7972
7973
7974
7975
7976
7977
7978
7979
7980
7981
7982
7983
7984
7985
7986
7987
7988
7989
7990
7991
7992
7993
7994
7995
7996
7997
7998
7999
8000
8001
8002
8003
8004
8005
8006
8007
8008
8009
8010
8011
8012
8013
8014
8015
8016
8017
8018
8019
8020
8021
8022
8023
8024
8025
8026
8027
8028
8029
8030
8031
8032
8033
8034
8035
8036
8037
8038
8039
8040
8041
8042
8043
8044
8045
8046
8047
8048
8049
8050
8051
8052
8053
8054
8055
8056
8057
8058
8059
8060
8061
8062
8063
8064
8065
8066
8067
8068
8069
8070
8071
8072
8073
8074
8075
8076
8077
8078
8079
8080
8081
8082
8083
8084
8085
8086
8087
8088
8089
8090
8091
8092
8093
8094
8095
8096
8097
8098
8099
8100
8101
8102
8103
8104
8105
8106
8107
8108
8109
8110
8111
8112
8113
8114
8115
8116
8117
8118
8119
8120
8121
8122
8123
8124
8125
8126
8127
8128
8129
8130
8131
8132
8133
8134
8135
8136
8137
8138
8139
8140
8141
8142
8143
8144
8145
8146
8147
8148
8149
8150
8151
8152
8153
8154
8155
8156
8157
8158
8159
8160
8161
8162
8163
8164
8165
8166
8167
8168
8169
8170
8171
8172
8173
8174
8175
8176
8177
8178
8179
8180
8181
8182
8183
8184
8185
8186
8187
8188
8189
8190
8191
8192
8193
8194
8195
8196
8197
8198
8199
8200
8201
8202
8203
8204
8205
8206
8207
8208
8209
8210
8211
8212
8213
8214
8215
8216
8217
8218
8219
8220
8221
8222
8223
8224
8225
8226
8227
8228
8229
8230
8231
8232
8233
8234
8235
8236
8237
8238
8239
8240
8241
8242
8243
8244
8245
8246
8247
8248
8249
8250
8251
8252
8253
8254
8255
8256
8257
8258
8259
8260
8261
8262
8263
8264
8265
8266
8267
8268
8269
8270
8271
8272
8273
8274
8275
8276
8277
8278
8279
8280
8281
8282
8283
8284
8285
8286
8287
8288
8289
8290
8291
8292
8293
8294
8295
8296
8297
8298
8299
8300
8301
8302
8303
8304
8305
8306
8307
8308
8309
8310
8311
8312
8313
8314
8315
8316
8317
8318
8319
8320
8321
8322
8323
8324
8325
8326
8327
8328
8329
8330
8331
8332
8333
8334
8335
8336
8337
8338
8339
8340
8341
8342
8343
8344
8345
8346
8347
8348
8349
8350
8351
8352
8353
8354
8355
8356
8357
8358
8359
8360
8361
8362
8363
8364
8365
8366
8367
8368
8369
8370
8371
8372
8373
8374
8375
8376
8377
8378
8379
8380
8381
8382
8383
8384
8385
8386
8387
8388
8389
8390
8391
8392
8393
8394
8395
8396
8397
8398
8399
8400
8401
8402
8403
8404
8405
8406
8407
8408
8409
8410
8411
8412
8413
8414
8415
8416
8417
8418
8419
8420
8421
8422
8423
8424
8425
8426
8427
8428
8429
8430
8431
8432
8433
8434
8435
8436
8437
8438
8439
8440
8441
8442
8443
8444
8445
8446
8447
8448
8449
8450
8451
8452
8453
8454
8455
8456
8457
8458
8459
8460
8461
8462
8463
8464
8465
8466
8467
8468
8469
8470
8471
8472
8473
8474
8475
8476
8477
8478
8479
8480
8481
8482
8483
8484
8485
8486
8487
8488
8489
8490
8491
8492
8493
8494
8495
8496
8497
8498
8499
8500
8501
8502
8503
8504
8505
8506
8507
8508
8509
8510
8511
8512
8513
8514
8515
8516
8517
8518
8519
8520
8521
8522
8523
8524
8525
8526
8527
8528
8529
8530
8531
8532
8533
8534
8535
8536
8537
8538
8539
8540
8541
8542
8543
8544
8545
8546
8547
8548
8549
8550
8551
8552
8553
8554
8555
8556
8557
8558
8559
8560
8561
8562
8563
8564
8565
8566
8567
8568
8569
8570
8571
8572
8573
8574
8575
8576
8577
8578
8579
8580
8581
8582
8583
8584
8585
8586
8587
8588
8589
8590
8591
8592
8593
8594
8595
8596
8597
8598
8599
8600
8601
8602
8603
8604
8605
8606
8607
8608
8609
8610
8611
8612
8613
8614
8615
8616
8617
8618
8619
8620
8621
8622
8623
8624
8625
8626
8627
8628
8629
8630
8631
8632
8633
8634
8635
8636
8637
8638
8639
8640
8641
8642
8643
8644
8645
8646
8647
8648
8649
8650
8651
8652
8653
8654
8655
8656
8657
8658
8659
8660
8661
8662
8663
8664
8665
8666
8667
8668
8669
8670
8671
8672
8673
8674
8675
8676
8677
8678
8679
8680
8681
8682
8683
8684
8685
8686
8687
8688
8689
8690
8691
8692
8693
8694
8695
8696
8697
8698
8699
8700
8701
8702
8703
8704
8705
8706
8707
8708
8709
8710
8711
8712
8713
8714
8715
8716
8717
8718
8719
8720
8721
8722
8723
8724
8725
8726
8727
8728
8729
8730
8731
8732
8733
8734
8735
8736
8737
8738
8739
8740
8741
8742
8743
8744
8745
8746
8747
8748
8749
8750
8751
8752
8753
8754
8755
8756
8757
8758
8759
8760
8761
8762
8763
8764
8765
8766
8767
8768
8769
8770
8771
8772
8773
8774
8775
8776
8777
8778
8779
8780
8781
8782
8783
8784
8785
8786
8787
8788
8789
8790
8791
8792
8793
8794
8795
8796
8797
8798
8799
8800
8801
8802
8803
8804
8805
8806
8807
8808
8809
8810
8811
8812
8813
8814
8815
8816
8817
8818
8819
8820
8821
8822
8823
8824
8825
8826
8827
8828
8829
8830
8831
8832
8833
8834
8835
8836
8837
8838
8839
8840
8841
8842
8843
8844
8845
8846
8847
8848
8849
8850
8851
8852
8853
8854
8855
8856
8857
8858
8859
8860
8861
8862
8863
8864
8865
8866
8867
8868
8869
8870
8871
8872
8873
8874
8875
8876
8877
8878
8879
8880
8881
8882
8883
8884
8885
8886
8887
8888
8889
8890
8891
8892
8893
8894
8895
8896
8897
8898
8899
8900
8901
8902
8903
8904
8905
8906
8907
8908
8909
8910
8911
8912
8913
8914
8915
8916
8917
8918
8919
8920
8921
8922
8923
8924
8925
8926
8927
8928
8929
8930
8931
8932
8933
8934
8935
8936
8937
8938
8939
8940
8941
8942
8943
8944
8945
8946
8947
8948
8949
8950
8951
8952
8953
8954
8955
8956
8957
8958
8959
8960
8961
8962
8963
8964
8965
8966
8967
8968
8969
8970
8971
8972
8973
8974
8975
8976
8977
8978
8979
8980
8981
8982
8983
8984
8985
8986
8987
8988
8989
8990
8991
8992
8993
8994
8995
8996
8997
8998
8999
9000
9001
9002
9003
9004
9005
9006
9007
9008
9009
9010
9011
9012
9013
9014
9015
9016
9017
9018
9019
9020
9021
9022
9023
9024
9025
9026
9027
9028
9029
9030
9031
9032
9033
9034
9035
9036
9037
9038
9039
9040
9041
9042
9043
9044
9045
9046
9047
9048
9049
9050
9051
9052
9053
9054
9055
9056
9057
9058
9059
9060
9061
9062
9063
9064
9065
9066
9067
9068
9069
9070
9071
9072
9073
9074
9075
9076
9077
9078
9079
9080
9081
9082
9083
9084
9085
9086
9087
9088
9089
9090
9091
9092
9093
9094
9095
9096
9097
9098
9099
9100
9101

```

```

7912 026546 004737 027332      16$: JSR    PC $TYPEC      ;ECHO CHAR
7913 026552 021627 000060      CMP    ($P),#60      ;CHAR < 0?
7914 026556 002420             BLT    18$       ;BRANCH IF YES
7915 026560 021627 000067      CMP    ($P),#67      ;CHAR > ?
7916 026564 003015             BGT    18$       ;BRANCH IF YES
7917 026566 042726 000060      BIC    #60,($P)+   ;STRIP-OFF ASCII
7918 026572 005766 000002      TST    2(SF)     ;IS THIS THE FIRST CHAR
7919 026576 001403             BEQ    17$       ;BRANCH IF YES
7920 026600 006316             ASL    ($P)      ;NO, SHIFT PRESENT
7921 026602 006316             ASL    ($P)      ;CHAR OVER TO MAKE
7922 026604 006316             ASL    ($P)      ;ROOM FOR NEW ONE.
7923 026606 005266 000002      INC    2(SP)     ;KEEP COUNT OF CHAR
7924 026612 056616 177776      BIS    -2(SP),(SP) ;SET IN NEW CHAR
7925 026616 000707             BR     7$        ;GET THE NEXT ONE
7926 026620 104401 001176      TYPE   $QUES      ;TYPE ?<CR><LF>
7927 026624 000720             BR     20$       ;SIMULATE CONTROL-U
7928
7929
7930
7931 ;*****THIS ROUTINE WILL INPUT A SINGLE CHARACTER FROM THE TTY
7932 ;*CALL:
7933 ;* RDCHR
7934 ;* RETURN HERE
7935 ;* ;INPUT A SINGLE CHARACTER FROM THE TTY
7936 ;* ;CHARACTER IS ON THE STACK
7937 ;* ;WITH PARITY BIT STRIPPED OFF
7938
7939 026626 011646             SRDCHR: MOV   ($P),-(SP) ;PUSH DOWN THE PC
7940 026630 016666 000004 000002      MOV   4($P),2(SP) ;SAVE THE PS
7941 026636 105777 152302      1$: TSTB 2$TKS    ;WAIT FOR
7942 026642 100375             BPL   1$        ;A CHARACTER
7943 026644 117766 152276 000004      MOVR 2$TKB,4(SP) ;READ THE TTY
7944 026652 042766 177600 000004      BIC   #1C<177>,4(SP) ;GET RID OF JUNK IF ANY
7945 026660 026627 000004 000023      CMP   4($P),#23  ;IS IT A CONTROL-S?
7946 026666 001013             BNE   3$        ;BRANCH IF NO
7947 026670 105777 152250      2$: TSTB 2$TKS    ;WAIT FOR A CHARACTER
7948 026674 100375             BPL   2$        ;LOOP UNTIL ITS THERE
7949 026676 117746 152244             MOVB 2$TKB,-(SP) ;GET CHARACTER
7950 026702 042716 177600             BIC   #1C<177>,($P) ;MAKE IT 7-BIT ASCII
7951 026706 022627 000021             CMP   ($P)+,#21  ;IS IT A CONTROL-Q?
7952 026712 001366             BNE   2$        ;IF NOT DISCARD IT
7953 026714 000750             BR    1$        ;YES, RESUME
7954 026716 026627 001004 000140  3$: CMP   4($P),#140 ;IS IT UPPER CASE?
7955 026724 002407             BLT   4$        ;BRANCH IF YES
7956 026726 026627 000004 000175      CMP   4($P),#175 ;IS IT A SPECIAL CHAR?
7957 026734 003003             BGT   4$        ;BRANCH IF YES
7958 026736 042766 000040 000004      BIC   #40,4($P) ;MAKE IT UPPER CASE
7959 026744 000002             4$: RTI    ;GO BACK TO USER
7960 ;*****THIS ROUTINE WILL INPUT A STRING FROM THE TTY
7961 ;*CALL:
7962 ;* RDIN
7963 ;* RETURN HERE
7964 ;* ;INPUT A STRING FROM THE TTY
7965 ;* ;ADDRESS OF FIRST CHARACTER WILL BE ON THE STACK
    ;* ;TERMINATOR WILL BE A BYTE OF ALL 0'S
  
```

```

7966
7967 026746 010346      SRDLIN: MOV    R3,-(SP)   ; SAVE R3
7968 026750 012703 027054 1$: MOV    #$TTYIN,R3   ; GET ADDRESS
7969 026754 022703 027064 2$: CMP    #$TTYIN+8.,R3 ; BUFFER FULL?
7970 026760 101405      BLOS   R0CHR
7971 026762 104410      MOVB   (SP,+,(R3)
7972 026764 112613      CMPB   #177,{R3}   ; GO READ ONE CHARACTER FROM THE TTY
7973 026766 122713 000177 10$: CMPB   #177,{R3}   ; GET CHARACTER
7974 026772 001003      BNE    3$     ; IS IT A RUBOUT
7975 026774 104401 001176 4$: TYPE   $QUES
7976 027000 000763      BR    1$     ; SKIP IF NOT
7977 027002 111337 027052 3$: MOVB   (R3),9$   ; TYPE A '?'
7978 027006 104401 027052 4$: TYPE   9$     ; CLEAR THE BUFFER AND LOOP
7979 027012 122723 000015 5$: CMPB   #15,(R3)+ ; ECHO THE CHARACTER
7980 027016 001356      BNE    2$     ; CHECK FOR RETURN
7981 027020 105063 177777 6$: CLR8   -1(R3)   ; LOOP IF NOT RETURN
7982 027024 104401 001200 7$: TYPE   $LF
7983 027030 012603      MOV    (SP)+,R3   ; CLEAR RETURN (THE 15)
7984 027032 011646      MOV    (SP)-,(SP)  ; TYPE A LINE FEED
7985 027034 016666 000004 8$: MOV    4(SP),2(SP) ; RESTORE R3
7986 027042 012766 027054 000004 9$: MOV    #$TTYIN,4(SP) ; ADJUST THE STACK AND PUT ADDRESS OF THE
7987 027050 000002      RTI    ; FIRST ASCII CHARACTER ON IT
7988 027052 000          9$: .BYTE  0       ; RETURN
7989 027053 000          9$: .BYTE  0       ; STORAGE FOR ASCII CHAR. TO TYPE
7990 027054 000010      STTYIN: .BLKB  8.     ; TERMINATOR
7991 027064 052536 005015 000          SCNTLU: .ASCIZ  /'U/<15><12> ; RESERVE 8 BYTES FOR TTY INPUT
7992 027071 136 006507 000012 000          SCNTLG: .ASCIZ  /'G/<15><12> ; CONTROL "U"
7993 027076 005015 053523 020122 000          SMSWR: .ASCIZ  <15><12>/SWR = / ; CONTROL "G"
7994 027104 020075 000          SMNEW: .ASCIZ  / NEW = /
7995 027107 040 047040 053505          .SBTTL TYPE ROUTINE
7996 027114 036440 000040
7997
7998
7999 ****
8000 *ROUTINE TO TYPE ASCIZ MESSAGE. MESSAGE MUST TERMINATE WITH A 0 BYTE.
8001 *THE ROUTINE WILL INSERT A NUMBER OF NULL CHARACTERS AFTER A LINE FEED.
8002 *NOTE1: $NULL CONTAINS THE CHARACTER TO BE USED AS THE FILLER CHARACTER.
8003 *NOTE2: $FILLS CONTAINS THE NUMBER OF FILLER CHARACTERS REQUIRED.
8004 *NOTE3: $FILLC CONTAINS THE CHARACTER TO FILL AFTER.
8005 *
8006 *
8007 *CALL:
8008 *1) USING A TRAP INSTRUCTION
8009 *   TYPE ,MESADR ; ;MESADR IS FIRST ADDRESS OF AN ASCIZ STRING
8010 *OR
8011 *   TYPE
8012 *   MESADR
8013 *
8014 027120 105737 001157  STYPE: TSTB   STPF_G ; IS THERE A TERMINAL?
8015 027124 100002      BPL    1$     ; BR IF YES
8016 027126 000000      HALT   ; HALT HERE IF NO TERMINAL
8017 027130 000430      BR    3$     ; LEAVE
8018 027132 010046      MOV    R0,-(SP) ; SAVE R0
8019 027134 017600 000002 1$: MOV    @2{SP},R0 ; GET ADDRESS OF ASCIZ STRING

```



```

8074 027400 000207          STYPEX: RTS      PC
8075
8076          .SBTTL APT COMMUNICATIONS ROUTINE
8077
8078          ****
8079 027402 112737 000001 027646 $ATY1: MOVB #1,$FFLG ; TO REPORT FATAL ERROR
8080 027410 112737 000001 027644 $ATY3: MOVB #1,$MFLG ; TO TYPE A MESSAGE
8081 027416 000403           BR   $ATYC
8082 027420 112737 000001 027646 $ATY4: MOVB #1,$FFLG ; TO ONLY REPORT FATAL ERROR
8083 027426           $ATYC:
8084 027426 010046           MOV  R0,-(SP)    ; PUSH R0 ON STACK
8085 027430 010146           MOV  R1,-(SP)    ; PUSH R1 ON STACK
8086 027432 105737 027644   TSTB $MFLG    ; SHOULD TYPE A MESSAGE?
8087 027436 001450           BEQ  SS        ; IF NOT: BR
8088 027440 122737 000001 001222  CMPB $APTENV,$ENV  ; OPERATING UNDER APT?
8089 027446 001031           BNE  3S        ; IF NOT: BR
8090 027450 132737 000100 001223  BITB $APTSPPOOL,$ENVM ; SHOULD SPOOL MESSAGES?
8091 027456 001425           BEQ  3S        ; IF NOT: BR
8092 027460 017600 000004           MOV  @4(SP) 77 ; GET MESSAGE ADDR.
8093 027464 062766 000002 000004  ADD   #2,4(SP) ; BUMP RETURN ADDR.
8094 027472 005737 001202   1$:   TST   $MSGTYPE ; SEE IF DONE W/ LAST XMISSION?
8095 027476 001375           BNE  1$        ; IF NOT: WAIT
8096 027500 010037 001216   2$:   MOV   R0,$MSGAD ; PUT ADDR IN MAILBOX
8097 027504 105720           TSTB (R0)+ ; FIND END OF MESSAGE
8098 027506 001376           BNE  2$        ;
8099 027510 163700 001216   SUB   $MSGAD,R0 ; SUB START OF MESSAGE
8100 027514 006200           ASR   R0        ; GET MESSAGE LENGTH IN WORDS
8101 027516 010037 001220   MOV   R0,$MSGLGT ; PUT LENGTH IN MAILBOX
8102 027522 012737 000004 001202  MOV   #4,$MSGTYPE ; TELL APT TO TAKE MSG.
8103 027530 000413           BR   SS        ;
8104 027532 017637 000004 027556 3$:   MOV   @4(SP) 4S ; PUT MSG ADDR IN JSR LINKAGE
8105 027540 062766 000002 000004           ADD   #2,4(SP) ; BUMP RETURN ADDRESS
8106 027546 013746 177776           MOV   177776,-(SP) ; PUSH 177776 ON STACK
8107 027552 004737 027120   JSR   PC,$TYPE ; CALL TYPE MACRO
8108 027556 000000           .WORD 0
8109 027560           4$:   .WORD
8110 027560 105737 027646 10$:   TSTB $FFLG    ; SHOULD REPORT FATAL ERROR?
8111 027564 001416           BEQ  12$        ; IF NOT: BR
8112 027566 005737 001222   TST   $ENV      ; RUNNING UNDER APT?
8113 027572 001413           BEQ  12$        ; IF NOT: BR
8114 027574 005737 001202   11$:  TST   $MSGTYPE ; FINISHED LAST MESSAGE?
8115 027600 001375           BNE  11$        ; IF NOT: WAIT
8116 027602 017637 000004 001204  MOV   @4(SP),$FATAL ; GET ERROR #
8117 027610 062766 000002 000004           ADD   #2,4(SP) ; BUMP RETURN ADDR.
8118 027616 005237 001202   INC   $MSGTYPE ; TELL APT TO TAKE ERROR
8119 027622 105037 027646   CLR8  $FFLG    ; CLEAR FATAL FLAG
8120 027626 105037 027645   CLR8  $LFLG    ; CLEAR LOG FLAG
8121 027632 105037 027644   CLR8  $MFLG    ; CLEAR MESSAGE FLAG
8122 027636 012601           MOV   (SP)+,R1 ; POP STACK INTO R1
8123 027640 012600           MOV   (SP)+,R0 ; POP STACK INTO R0
8124 027642 000207           RTS   PC        ; RETURN
8125 027644 000           $MFLG: .BYTE 0 ; MSG. FLAG
8126 027645 000           $LFLG: .BYTE 0 ; LOG FLAG
8127 027646 000           $FFLG: .BYTE 0 ; FATAL FLAG

```

```

8128      027650      .EVEN
8129      00C200      APTSIZE=200
8130      000001      APTENV=001
8131      000100      APTSPPOOL=100
8132      000040      APTCSUP=040
8133      .SBTTL POWER DOWr AND UP ROUTINES
8134
8135      :*****POWER DOWN ROUTINE*****
8136      $PWRDN: MOV    #$ILLUP,2#PWRVEC ;SET FOR FAST UP
8137      027650 012737 030010 000024 MOV    #340,2#PWRVEC+2 ;PRIO:7
8138      027656 012737 000340 000026 MOV    R0,-(SP)   ;PUSH R0 ON STACK
8139      027664 010046           MOV    R1,-(SP)   ;PUSH R1 ON STACK
8140      027666 010146           MOV    R2,-(SP)   ;PUSH R2 ON STACK
8141      027670 010246           MOV    R3,-(SP)   ;PUSH R3 ON STACK
8142      027672 010346           MOV    R4,-(SP)   ;PUSH R4 ON STACK
8143      027674 010446           MOV    R5,-(SP)   ;PUSH R5 ON STACK
8144      027676 010546           MOV    @SWR,-(SP) ;PUSH @SWR ON STACK
8145      027700 017746 151234           MOV    SP,$SAVR6 ;SAVE SP
8146      027704 010637 030014           MOV    #$PWRUP,2#PWRVEC ;SET UP VECTOR
8147      027710 012737 027722 000024 MOV    HALT
8148      027716 000000           BR    .-2       ;;HANG UP
8149      027720 000776
8150
8151      :*****POWER UP FOUTINE*****
8152      $PWRUP: MOV    #$ILLUP,2#PWRVEC ;SET FOR FAST DOWN
8153      027722 012737 030010 000024 MOV    $SAVR6,SP ;GET SP
8154      027730 013706 030014           CLR    $SAVR6   ;WAIT LOOP FOR THE TTY
8155      027734 005037 030014           INC    $SAVR6   ;WAIT FOR THE INC
8156      027740 005237 030014           1$:    INC    $SAVR6
8157      027744 001375           BNE    1$      OF WORD
8158      027746 012677 151166           MCV    (SP)+,@SWR ;POP STACK INTO @SWR
8159      027752 012605           MCV    (SP)+,R5  ;POP STACK INTO R5
8160      027754 012604           MCV    (SP)+,R4  ;POP STACK INTO R4
8161      027756 012603           MCV    (SP)+,R3  ;POP STACK INTO R3
8162      027760 012602           MOV    (SP)+,R2  ;POP STACK INTO R2
8163      027762 012601           MOV    (SP)+,R1  ;POP STACK INTO R1
8164      027764 012600           MOV    (SP)+,R0  ;POP STACK INTO R0
8165      027766 012737 027650 000024 MOV    #$PWRDN,2#PWRVEC ;SET UP THE POWER DOWN VECTOR
8166      027774 012737 000340 000026 MOV    #340,2#PWRVEC+2 ;PRIO:7
8167      030002 104401           TYPE   SPOWER  ;REPORT THE POWER FAILURE
8168      030004 030016           .WORD  RTI     ;POWER FAIL MESSAGE POINTER
8169      030006 000002           SPWRMG: .WORD
8170      030010 000000           $ILLUP: HALT   ;THE POWER UP SEQUENCE WAS STARTED
8171      030012 000726           BR    .-2       ;BEFORE THE POWER DOWN WAS COMPLETE
8172      030014 000000           $SAVR6: 0      ;PUT THE SP HERE
8173      030016 005015 047520 042527 $POWER: .ASCIZ <15><12>"POWER"
8174      030024 000122           .SBTTL TRAP DECODER
8175      .EVEN
8176
8177
8178      :*****THIS ROUTINE WILL PICKUP THE LOWER BYTE OF THE "TRAP" INSTRUCTION*****
8179      :*AND USE IT TO INDEX THROUGH THE TRAP TABLE FOR THE STARTING ADDRESS
8180      :*OF THE DESIRED ROUTINE. THEN USING THE ADDRESS OBTAINED IT WILL
8181

```

```

8182
8183 ;*GO TO THAT ROUTINE.
8184 030026 010046      STRAP: MOV    R0,-(SP)   ;SAVE R0
8185 030030 016600      MOV    2(SP),R0   ;GET TRAP ADDRESS
8186 030034 005740      TST    -(R0)     ;BACKUP BY 2
8187 030036 111000      MOVB   (PO),R0   ;GET RIGHT BYTE OF TRAP
8188 030040 006300      ASL    R0       ;POSITION FOR INDEXING
8189 030042 016000      MOV    STRPAD(R0),R0 ;INDEX TO TABLE
8190 030046 000200      RTS    R0       ;;GO TO ROUTINE
8191
8192
8193 ;;THIS IS USE TO HANDLE THE "GETPRI" MACRO
8194
8195 030050 011646      STRAP2: MOV   (SP)-,(SP)  ;MOVE THE PC DOWN
8196 030052 016666      MOV   4(SP),2(SP) ;MOVE THE PSW DOWN
8197 030060 000002      RTI    R0       ;;RESTORE THE PSW
8198
8199 .SBTTL TRAP TABLE
8200
8201 ;*THIS TABLE CONTAINS THE STARTING ADDRESSES OF THE ROUTINES CALLED
8202 ;*BY THE "TRAP" INSTRUCTION.
8203
8204 ; ROUTINE
8205 -----
8206 030062 030050      STRPAD: WORD  STRAP2
8207 030064 027120      STYPE   ;CALL=TYPE    TRAP+1(104401)  TTY TYPEOUT ROUTINE
8208 030066 025012      STYPOC  ;CALL=TYPOC   TRAP+2(104402)  TYPE OCTAL NUMBER (WITH LEADING ZEROS)
8209 030070 024766      STYPOS   ;CALL=TYPOS   TRAP+3(104403)  TYPE OCTAL NUMBER (NO LEADING ZEROS)
8210 030072 025026      STYPON   ;CALL=TYPON   TRAP+4(104404)  TYPE OCTAL NUMBER (AS PER LAST CALL)
8211 030074 025536      STYPDS   ;CALL=TYFDS   TRAP+5(104405)  TYPE DECIMAL NUMBER (WITH SIGN)
8212
8213 030076 026414      SGTSWR  ;CALL=GTSWR   TRAP+6(104406)  GET SOFT-SWR SETTING
8214
8215 030100 026344      SCKSWR  ;CALL=CKSWR   TRAP+7(104407)  TEST FOR CHANGE IN SOFT-SWR
8216 030102 026626      SRDCHR  ;CALL=RDCHR   TRAP+8(104408)  TTY TYPEIN CHARACTER ROUTINE
8217 030104 026746      SRDLIN  ;CALL=RDLIN   TRAP+9(104409)  TTY TYPEIN STRING ROUTINE
8218 030106 026242      SRDOCT  ;CALL=RDOCT   TRAP+10(104410) REFCD AN OCTAL NUMBER FROM TTY
8219 030110 024612      IOTRD   ;CALL=IOTT    TRAP+11(104411)
8220 030112 005015      046103 041517      EM1:   .ASCIZ  <15><12>/CLOCKA SR FUNCTION ERROR/
8221 030120 040513      051440 020122
8222 030126 052506      041516 044524
8223 030134 047117      042440 051122
8224 030142 051117      000
8225 030145 015         041412 041514      EM2:   .ASCIZ  <15><12>/CLOCKA SR DATA ERROR/
8226 030152 045503      020101 051123
8227 030160 042040      052101 020101
8228 030166 051105      047522 000122
8229 030174 005015      046103 041517      EM3:   .ASCIZ  <15><12>/CLOCKA BR DATA ERROR/
8230 030202 040513      041040 020122
8231 030210 040504      040524 042440
8232 030216 051122      051117 000
8233 030223 015         041412 047514      EM4:   .ASCIZ  <15><12>/CLOCKA CR DATA ERROR/
8234 030230 045503      020101 051103
8235 030236 042040      052101 020101

```

MAINDEC-11-DRLPG-A MAC 11 27(654) 15-DEC-77 08:29 PAGE 210
 DRLPG.P11 TRAP TABLE

SEQ 0227

8236	030244	051105	047522	000122	
8237	030252	005015	046103	041517	EMS: .ASCIZ <15><12>/CLOCKB SR DATA ERROR/
8238	030260	041113	051440	020122	
8239	030266	040504	040524	042440	
8240	030274	051122	051117	000	
8241	030301	015	041412	047514	EM6: .ASCIZ <15><12>/CLOCKB BR DATA ERROR/
8242	030306	045503	020102	051102	
8243	030314	042040	052101	020101	
8244	030322	051105	047522	000122	
8245	030330	005015	046103	041517	EM7: .ASCIZ <15><12>/CLOCKB CR DATA ERROR/
8246	030336	041113	041440	020122	
8247	030344	040504	040524	042440	
8248	030352	051122	051117	000	
8249	030357	015	042012	040525	EM10: .ASCIZ <15><12>/DUAL ADDRESS ERROR/
8250	030354	020114	042101	051104	
8251	030372	051505	020123	051105	
8252	030400	047522	000122		
8253	030404	005015	046103	041517	EM11: .ASCIZ <15><12>#CLOCK A COUNT ERROR #
8254	030412	020113	020101	047503	
8255	030420	047125	020124	051105	
8256	030426	047522	020122	000	
8257	030433	015	041412	047514	EM12: .ASCIZ <15><12>#CLOCK A COUNT FUNCTION ERROR #
8258	030440	045503	040440	041440	
8259	030446	052517	052116	043040	
8260	030454	047125	052103	047511	
8261	030462	020116	051105	047522	
8262	030470	020122	000		
8263	030473	015	041412	047514	EM14: .ASCIZ <15><12>#CLOCK B COUNT FUNCTION ERROR #
8264	030500	045503	041040	041440	
8265	030506	052517	052116	043040	
8266	030514	047125	052103	047511	
8267	030522	020116	051105	047522	
8268	030530	020122	000		
8269	030533	015	041412	047514	EM15: .ASCIZ <15><12>#CLOCK B COUNT ERROR #
8270	030540	045503	041040	041440	
8271	030546	052517	052116	042440	
8272	030554	051122	051117	000040	
8273	030562	005015	046103	041517	EM16: .ASCIZ <15><12>#CLOCK A INTERRUPT ERROR #
8274	030570	020113	020101	047111	
8275	030576	042524	051122	050125	
8276	030604	020124	051105	047522	
8277	030612	020122	000		
8278	030615	015	041412	047514	EM17: .ASCIZ <15><12>#CLOCK B INTERRUPT ERROR #
8279	030622	045503	041040	044440	
8280	030630	052116	051105	052522	
8281	030636	052120	042440	051122	
8282	030644	051117	000040		
8283	030650	005015	046103	041517	EM20: .ASCIZ <15><12>#CLOCK A REPEATABILITY ERROR #
8284	030656	020113	020101	042522	
8285	030664	042520	052101	041101	
8286	030672	046111	052111	020131	
8287	030700	051105	047522	020122	
8288	030706	000			
8289	030707	015	041412	047514	EM23: .ASCIZ <15><12>#CLOCK B REPEATABILITY ERROR #

8290	030714	045503	041040	051040					
8291	030722	050105	040505	040524					
8292	030730	044502	044514	054524					
8293	030736	042440	051122	051117					
8294	030744	000040							
8295	030746	005015	046103	041517	EM26:	.ASCIIZ <15><12>#CLOCK ADDRESSING ERROR*			
8296	030754	020113	042101	051104					
8297	030762	051505	044523	043516					
8298	030770	042440	051122	051117					
8299	030776	000							
8300									
8301	030777	015	042412	051122	DH1:	.ASCIIZ <15><12>#ERRPC	ASR	WAS	S/B*
8302	031004	041520	020040	040440					
8303	031012	051123	020040	020040					
8304	031020	053440	051501	020040					
8305	031026	020040	051440	041057					
8306	031034	000							
8307	031035	015	042412	051122	DH3:	.ASCIIZ <15><12>#ERRPC	ABR	WAS	S/B*
8308	031042	041520	020040	040440					
8309	031050	051102	020040	020040					
8310	031056	053440	051501	020040					
8311	031064	020040	051440	041057					
8312	031072	000							
8313	031073	015	042412	051122	DH4:	.ASCIIZ <15><12>#ERRPC	ACR	WAS	S/B*
8314	031100	041520	020040	040440					
8315	031106	051103	020040	020040					
8316	031114	053440	051501	020040					
8317	031122	020040	051440	041057					
8318	031130	000							
8319	031131	015	042412	051122	DH5:	.ASCIIZ <15><12>#ERRPC	BSR	WAS	S/B*
8320	031136	041520	020040	041040					
8321	031144	051123	020040	020040					
8322	031152	053440	051501	020040					
8323	031160	020040	051440	041057					
8324	031166	000							
8325	031167	015	042412	051122	DH6:	.ASCIIZ <15><12>#ERRPC	BRB	WAS	S/B*
8326	031174	041520	020040	041040					
8327	031202	051102	020040	020040					
8328	031210	053440	051501	020040					
8329	031216	020040	051440	041057					
8330	031224	000							
8331	031225	015	042412	051122	DH7:	.ASCIIZ <15><12>#ERRPC	BCR	WAS	S/B*
8332	031232	041520	020040	041040					
8333	031240	051103	020040	020040					
8334	031246	053440	051501	020040					
8335	031254	020040	051440	041057					
8336	031262	000							
8337	031263	015	042412	051122	DH10:	.ASCII <15><12>/ERROR	GOOD	BAD	GOOD
8338	031270	051117	020040	043440					
8339	031276	047517	020104	020040					
8340	031304	041040	042101	020040					
8341	031312	020040	043440	047517					
8342	031320	020104	020040	042040					
8343	031326	052101	020101	042522					

DATA READ FROM/

J02

MAINDEC-11-DRLPG A MACY11 27(654) 15-DEC-77 08:29 PAGE 212
DRLPG.P11 TRAP TABLE

SEQ 0229

8344	031334	042101	043040	047522						
8345	031342	115								
8346	031343	015	020012	050040	.ASCIZ <15><12>/	PC	ADDR	ADDR	DATA	DUAL ADDRESS/
8347	031350	020103	020040	040440						
8348	031356	042104	020122	020040						
8349	031364	040440	042104	020122						
8350	031372	020040	042040	052101						
8351	031400	020101	020040	042040						
8352	031406	040525	020114	042101						
8353	031414	051104	051505	000123						
8354	031422	005015	051105	050122	DH12:	.ASCIZ <15><12>#ERRPC	ASR *			
8355	031430	020103	020040	051501						
8356	031436	020122	000							
8357	031441	015	042412	051122	DH14:	.ASCIZ <15><12>#ERRPC	BSR*			
8358	031446	041520	020040	041040						
8359	031454	051123	000							
8360	031457	015	042412	051122	DH20:	.ASCIZ <15><12>#ERRPC	ASR	2NDCNT	1STCNT *	
8361	031464	041520	020040	040440						
8362	031472	051123	020040	020040						
8363	031500	031040	042116	047103						
8364	031506	020124	030440	052123						
8365	031514	047103	020124	000						
8366	031521	015	042412	051122	DH23:	.ASCIZ <15><12>#ERRPC	BSR	2NDCNT	1STCNT *	
8367	031526	041520	020040	041040						
8368	031534	051123	020040	020040						
8369	031542	031040	042116	047103						
8370	031550	020124	030440	052123						
8371	031556	047103	020124	000						
8372	031563	015	042412	051122	DH26:	.ASCIZ <15><12>#ERRPC	CLOCK ADDR.*			
8373	031570	041520	020040	041440						
8374	031576	047514	045503	040440						
8375	031604	042104	027122	000						
8376										
8377		031612			.EVEN					
8378										
8379	031612	001116	001326	001126	DT1:	.WORD	SERRPC, ASR, \$BDDAT, \$GDDAT, 0			
8380	031620	001124	000000							
8381	031624	001116	001330	001126	D*3:	.WORD	SERRPC, ABR, \$BDDAT, \$GDDAT, 0			
8382	031632	001124	000000							
8383	031636	001116	001332	001126	D*4:	.WORD	SERRPC, ACR, \$BDDAT, \$GDDAT, 0			
8384	031644	001124	000000							
8385	031650	001116	001334	001126	DT5:	.WORD	SERRPC, BSR, \$BDDAT, \$GDDAT, 0			
8386	031656	001124	000000							
8387	031662	001116	001336	001126	DT6:	.WORD	SERRPC, BBR, \$BDDAT, \$GDDAT, 0			
8388	031670	001124	000000							
8389	031674	001116	001340	001126	DT7:	.WORD	SERRPC, BCR, \$BDDAT, \$GDDAT, 0			
8390	031702	001124	000000							
8391	031706	001116	001120	001122	DT10:	.WORD	SERRPC, SGDAOR, \$BDADR, \$GDDAT, \$BDDAT, 0			
8392	031714	001124	001126	000000						
8393	031722	001116	001326	000000	DT12:	.WORD	SERRPC, ASR, 0			
8394	031730	001116	001334	000000	DT14:	.WORD	SERRPC, BSR, 0			
8395	031736	001116	001332	001124	DT21:	.WORD	SERRPC, ACR, \$GDDAT, \$TMPO, 0			
8396	031744	001164	000000							
8397	031750	001116	001332	001126	DT22:	.WORD	SERRPC, ACR, \$BDDAT, \$TMPO, 0			

```

8398 031756 001164 000000
8399 031762 001116 001340 001124 DT24: .WORD $ERRPC,BCR,$GDDAT,$TMO,0
8400 031770 001164 000000
8401 031774 001116 001340 001126 DT25: .WORD $ERRPC,BCR,$BDDAT,$TMO,0
8402 032002 001164 000000
8403 032006 001116 001164 000000 DT26: .WORD $ERRPC,$TMO,0
8404
8405 032014 000000 000000 DFO: .WORD 0,0
8406
8407
8408
8409
8410 *THIS SUB CODE IS USED TO INITIALIZE THE LPA-11
8411 *FIRST WE WILL LOAD MICROCODE INTO KMC-11
8412 *NEXT WE WILL INIT BOTH UPROCESSORS
8413 *THEN WE WILL LOAD DEVICE TABLE IN SLAVE UP.
8414 *THE ORDER OF LOAD IS DETERMINED BY THE USER.
8415 *
8416 * CALL= JSR RS,$LPAI
8417 * WORD 0 ;ADDR. OF DEVICE ADDRESS.
8418 * ROUTINES REQUIRED: LOADLP
8419 * PROGRAMS REQUIRED: DRLPX2
8420
8421
8422 *RETURNS WITH $AERR=1 IF SLAVE
8423 *MICRO SAYS AN ADDR. DOES NOT EXSIST. IN THE LIST.
8424
8425 032020
8426 032020 013746 000004
8427
8428 032024 000413
8429
8430
8431
8432
8433
8434
8435
8436
8437
8438
8439
8440
8441 032026 012737 032052 000004
8442 032034 005237 170000
8443 032040 104401 032046
8444 032044 000401
8445
8446
8447
8448
8449
8450
8451
     SLPAI: MOV 4,-(SP)
             BR 31$ :FIELD DOES NOT HAVE A BUS SWITCH TO
             :WORRY ABOUT SO WE WILL UNCONDITIONALLY
             :BRANCH AROUND THE NEXT CODE THAT
             :WORKS BASED ON A BUS SWITCH.
             :CODE LEFT IN HERE FOR IN HOUSE
             :PERSONAL WHO MAY PATCH THIS BRANCH
             :INSTRUCTION TO A <NOP> OCTAL <240>
             :IN ORDER TO RUN PROGRAM WITH A SWITCH.
             :NOTE THIS "SWITCH" IS A PIECE OF INHOUSE
             :TEST EQUIPMENT ONLY IT CONNECTS
             :THE UNIBUS TO THE I/O BUS FOR
             :CERTAIN TESTING.
             MOV #30$,4
             INC 170000
             TYPE 65$ ;TYPE ASCIZ STRING
             BR 64$ ;GET OVER THE ASCIZ
             .ASCIZ <?>##
             65$: BR 31$ ;ALL THIS JUNK MUST BE REMOVED!!
             64$: 30$: CMP (SP)+,(SP)+ ;LOAD MICRO-CODE.
             31$: MOV (SP)+,4
             CLR $AERR
             JSR RS,$LOAD

```

```

8452 032070 000000G .WORD DRLPX2 ;FILE "DRLPX2.OBJ"
8453
8454 032072 052777 040000 147540 BIS #BIT14,&KMA00 ;ISSUE KMC+DMC INIT.
8455
8456 032100 1$:
8457
8458 032100 010146 MOV R1,-(SP)
8459 032102 005001 CLR R1
8460 032104 005201 INC R1
8461 032106 001376 BNE 2$ ;STALL FOR DMC-UP
8462 032110 012777 104000 147522 MOV #BIT15!BIT11,&KMA00 ;SET RUN, AND ENABLE ARBITRATION.
8463 032116 105201 INCB R1
8464 032120 001376 BNE 25$ ;SLAVE READY? (READING IPBM SR)
8465
8466 032122 032777 000040 147510 BIT BEQ 3$ ;FATAL LPA-11 ERROR SLAVE NOT READY.
8467 032130 001401 ERROR
8468
8469 032132 104000 3$: MOV #4,&KMA02 ;READ FAST PATH
8470
8471 032134 012777 000004 147502 4$: JSR R5, STOUT ;-TOUT-CHECK FOR TIMEOUT
8472 032142 004537 033610
8473
8474 032146 104000 ERROR ;TIME-OUT ERROR
8475 ;WE FAILED TO COMPLETE
8476 ;CURRENT OPERATION.
8477 ;CONTINUES IN THIS LOOP
8478 ;WOULD MAKE US "HANG" HERE
8479
8480
8481 032150 000774 BR 4$ ;RETURNS HERE-FROM-TIMED OUT.
8482
8483
8484 032152 122777 000377 147464 CMPB #377,&KMA02 ;WAIT TILL KMC DONE COMMAND.
8485 032160 001370 BNE 4$ ;IF FAST PATH=377 THEN ERROR.
8486 032162 122777 000377 147460 CMPB #377,&KMA04
8487 032170 001001 BNE 35$ ;IPBM ERROR (SLAVE SIDE)
8488 032172 104000 ERROR ;YOU MUST RUN IPBM DIAGNOSTIC.
8489
8490
8491 032174 122777 000004 147446 35$: CMPB #4,&KMA04 ;IS THIS THE CORRECT VERSION OF MICRO-CODE?
8492 032202 001543 BEQ 5$ ;YES-CONTINUE.
8493 032204 005227 177777 INC #-1
8494 032210 001140 BNE 5$ ;TYPE ASCIZ STRING
8495 032212 005227 177777 INC #-1 ;GET OVER THE ASCIZ
8496 032216 001135 BNE 5$ ;TYPE ASCIZ STRING
8497 032220 104401 032226 TYPE ,67$ ;GET OVER THE ASCIZ
8498 032224 000440 BR ,66$ ;<200>"W A R N I N G THIS PROGRAM WAS DESIGNED TO RUN WITH VERSION 4"
8499 ;67$:
8500 032326 TYPE ,69$ ;TYPE ASCIZ STRING
8501 032326 104401 032334 BR ,68$ ;GET OVER THE ASCIZ
8502 032332 000430 ;69$:
8503 032414 .ASCIZ <200>"MICRO-CODE. ANOTHER VERSION CODE WAS DETECTED."
8504
8505 032414 104401 032422 TYPE ,71$ ;TYPE ASCIZ STRING

```

8506 032420 000434 :;71\$: BR 70\$;GET OVER THE ASCIZ
 8507 032512 000434 :;70\$: .ASCIZ <200>"THIS MAY OR MAYNOT CAUSE FALSE ERROR TO BE REPORTED."<200><200>
 8508 032512 000434 :;70\$: .ASCIZ <200>"THIS MAY OR MAYNOT CAUSE FALSE ERROR TO BE REPORTED."<200><200>
 8509 032512 112737 177777 032644 5\$: MOV #0-1,11\$;DAC CODE FOR SLAVE.
 8510 032520 012501 000000 032644 6\$: MOV (5)+,R1 ;GET NEXT DEVICE ADDR.
 8511 032522 021127 000000 032644 6\$: CMP (R1),#0 ;TERM REACHED?
 8512 032522 001444 000000 032644 10\$: BEQ 10\$
 8513 032526 105237 032644 147106 INCB 11\$
 8514 032530 112177 032644 147106 MOV 11\$,@KMA04 ;FIFO DATA
 8515 032534 004737 032646 JSR PC,20\$;ISSUE SEND
 8516 032542 004737 032646 MOV (R1)+,@KMA04 ;SEND LOW BYTE OF DEVICE ADDR TO SLAVE.
 8517 032546 112177 147066 JSR PC,20\$;ISSUE SEND
 8518 032552 004737 032646 MOV (R1)+,@KMA04 ;SEND HIGH BYTE OF DEVICE ADDR. TO SLAVE.
 8519 032556 112177 147066 JSR PC,20\$
 8520 032562 004737 032646
 8521 032566 032777 000002 147044 7\$: BIT #BIT1,@KMA00 ;WAIT FOR FIFO DATA
 8522 032574 001374 000002 147040 7\$: BNE 7\$;=1 NO DATA. =0 DATA.
 8523 032576 112777 000002 147040 MOV #2,@KMA02 ;READ FIFO.
 8524 032604 004537 033610 8\$: JSR R5, \$TOUT ;-TOUT-CHECK FOR TIMEOUT
 8525 032610 104000 8\$: ERROR ;/TIME-OUT ERROR
 8526 032604 004537 033610 ;WE FAILED TO COMPLETE
 8527 032610 104000 ;CURRENT OPERATION.
 8528 032610 104000 ;CONTINUES IN THIS LOOP
 8529 032610 104000 ;WOULD MAKE US "HANG" HERE
 8530 032612 000774 BR 8\$
 8531 032614 122777 000377 147022 CMPB #377,@KMA02 ;/RETURNS HERE-FROM-TIMED OUT.
 8532 032622 001370 000377 147022 BNE 8\$;WAIT FOR READ.
 8533 032624 105777 147020 TSTB @KMA04
 8534 032630 001734 147020 BEQ 6\$;WAS A ZERO RETURNED?
 8535 032632 005237 032676 INC \$AERR ;YES GET NEXT ADDR.
 8536 032632 005237 032676 ;SLAVE WILL RETURN CODE 0 IF
 8537 032636 005041 CLR -(1) ;DEV PRESENT. ELSE
 8538 032640 012601 MOV (SP)+,R1 ;EXIT \$AERR=1 IF SLAVE GIVES ERROR.
 8539 032642 000205 RTS R5 ;GET RID OF REFERENCE TO BAD ADDR.
 8540 032644 000000 11\$: .WORD 0 ;RETURN ALL ADDR. CHECKED.
 8541 032646 112777 000003 146770 20\$: MOV #3,@KMA02 ;HOLDS DAC CODE PLUS OFFSET
 8542 032654 004537 033610 21\$: JSR R5, \$TOUT ;TO SLAVES ADDR. TABLE.
 8543 032654 004537 033610 ;ISSUE FIFO WRITE
 8544 032654 004537 033610 ;-TOUT-CHECK FOR TIMEOUT
 8545 032660 104000 ;/TIME-OUT ERROR
 8546 032660 104000 ;WE FAILED TO COMPLETE
 8547 032660 104000 ;CURRENT OPERATION.
 8548 032660 104000 ;CONTINUES IN THIS LOOP

8560 ;/WOULD MAKE US "HANG" HERE
 8561
 8562 032662 000774 BR 21\$
 8563
 8564
 8565 032664 122777 000377 146752 CMPB #377, @KMA02 ;/RETURNS HERE-FROM-TIMED OUT.
 8566 032672 001370 21\$;KMC CODE WILL RETURN A "377"
 8567 032674 000207 PC ;WHEN DONE COMMAND.
 8568
 8569 032676 000000 SAERR: .WORD 0 ;=0 IF ADDR. LIST OK, =1 IF BAD.
 8570
 8571
 8572 ;*THIS SUB CODE USED TO LOAD MICRO-CODE INTO LPA-11.
 8573 CALL = JSR R5,\$LOAD
 8574 .WORD XX ;ADDR. OF MICRO CODE.
 8575 ;*RETURNS HERE
 8576 ;*NOTE: MICRO CODE FILE MUST END IN -1 DATA.
 8577 ;*
 8578
 8579 032700 010446 \$LOAD: MOV R4,-(SP) ;SAVE R4.
 8580 032702 010046 MOV RO,-(SP) ;SAVE RO.
 8581 032704 012500 1S: MOV (5)+,RO ;GET PROG. ADDR.
 8582 032706 005077 146726 CLR @KMA00 ;CLEAR CSR
 8583 032712 005077 146732 CLR @KMA04 ;CLEAR CRAM ADDR.
 8584 032716 052777 002000 146714 2S: BIS #2000,@KMA00 ;SELECT CRAM.
 8585 032724 012077 146724 MOV (0)+,@KMA06 ;WRITE DATA.
 8586 032730 052777 020000 146702 BIS #20000,@KMA00 ;SET CRAM WRITE
 8587 032736 005077 146676 CLR @KMA00 ;DISABLE CRAM.
 8588 032742 005277 146702 INC @KMA04 ;UPDATE CRAM ADDR.
 8589 032746 021027 177777 CMP (0), #-1 ;ALL DONE?
 8590 032752 001361 BNE 2S ;NO LOOP.
 8591 032754 005077 146670 CLR @KMA04 ;CLEAR CRAM ADDR.
 8592 032760 016500 177776 MOV -2(5),RO ;GET MICRO CODE ADDR.
 8593
 8594 032764 052777 002000 146646 3S: BIS #2000,@KMA00 ;SELECT CRAM
 8595 032772 022077 146656 CMP (RO)+,@KMA06 ;DATA OK?
 8596 032776 001013 BNE 5S ;NO - REPORT AN ERROR.
 8597 033000 021027 177777 CMP (0), #-1 ;ALL DONE?
 8598 033004 001405 BEQ 4S ;YES - EXIT
 8599 033006 005077 146626 CLR @KMA00 ;NO - DESELECT CRAM.
 8600 033012 005277 146632 INC @KMA04 ;UPDATE CRAM ADDR.
 8601 033016 000762 BR 3S
 8602
 8603 033020 012600 4S: MOV (SP)+,RO ;RESTORE RO
 8604 033022 012604 MOV (SP)+,R4 ;RESTORE R4
 8605 033024 000205 RTS R5 ;EXIT
 8606
 8607 033026 5S: TST -(5) ;COME HERE ON LOAD ERROR
 8608 033026 005745 INC B R4 ;UPDATE ERROR COUNTER.
 8609 033030 105204 BPL 1S ;IF NOT TOO MANY, TRY AGAIN.
 8610 033032 100324 HALT ;MICRO CODE LOAD ERROR.
 8611 033034 000000 BR 1S ;KMC-11 FAULT. YOU COULD TRY
 8612 ;TO PRESS CONTINUE TO GIVE IT
 8613 033036 000722

8614
 8615
 8616
 8617
 8618
 8619
 8620
 8621
 8622
 8623
 8624
 8625
 8626
 8627 033040 010046
 8628 033042 012500
 8629 033044 052700 000340
 8630 033050 004737 033322
 8631 033054 010037 033146
 8632 033060 010077 146564
 8633 033064 112777 000005 146552
 8634 033072 004737 033322
 8635 033076 011537 033150
 8636 033102 112577 146542
 8637
 8638 033106 112777 000005 146530
 8639 033114 004737 033322
 8640 033120 111537 033152
 8641 033124 112577 146520
 8642 033130 112777 000005 146506
 8643 033136 004737 033322
 8644 033142 012600
 8645 033144 000205
 8646 033146 000000
 8647 033150 000000
 8648 033152 000000
 8649
 8650
 8651
 8652
 8653
 8654
 8655
 8656
 8657
 8658
 8659 033154 010046
 8660 033156 012500
 8661 033160 052700 000300
 8662 033164 004737 033322
 8663 033170 110077 146454
 8664 033174 112777 000005 146442
 8665 033202 004737 033322
 8666 033206 010037 033316
 8667 033212

```

;THIS ROUTINE ISSUES A WRITE COMMAND TO THE LPA-11
;CALL = JSR R5,$STLKw
;          .WORD 0 ;OFFSET OF DEVICE ADDR.
;          .WORD 0 ;DATA TO BE WRITTEN

$STLKw: MOV   R0,-(SP)      ;SAVE RO
        MOV   (5)+,RO      ;GET DEVICE OFFSET
        BIS   #340,RO      ;ADD WRITE CODE.
        JSR   PC,SLPW      ;WAIT FOR FAST PATH READY
        MOV   R0,W1
        MOV   R0,@KMA04
        MOVB #5,@KMA02
        JSR   PC,SLPW      ;ISSUE FAST PATH WRITE
        MOV   (5),W2
        MOVB (5)+,@KMA04
        MOVB #5,@KMA02
        JSR   PC,SLPW      ;WAIT FOR RDY
        MOVB (5)+,RO      ;WRITE LOW BYTE DATA.
        RTS   R5
        RTS   R5            ;FP WRITE
        RTS   R5            ;WRITE HIGH BYTE
        RTS   R5            ;EXIT DONE.

W1:   O
W2:   O
W3:   O

;THIS ROUTINE ISSUES A READ COMMAND TO THE LPA-11
;CALL = JSR R5,$STLKr
;          .WORD 0 ;OFFSET OF DEVICE
;          .WORD 0 ;RETURNS HERE
;          .WORD 0 ;DATA IN WORD $DA0TR

$STLKr: MOV   R0,-(SP)      ;SAVE RO
        MOV   (5)+,RO      ;GET OFFSET
        BIS   #300,RO      ;ADD READ CODE
        JSR   PC,SLPW      ;WAIT TILL RE RDY
        MOVB R0,@KMA04
        MOVB #5,@KMA02
        JSR   PC,SLPW      ;ISSUE WRITE FP
        MOV   R0,R01
  
```

MAINDEC-11-DRLPG-A MACY11 27(654) 15-DEC-77 08:29 PAGE 218
DRLPG.P11 TRAP TABLE

SEQ 0235

```

8668 033212 004537 033610          JSR    RS, $TOUT      ;-TOUT-CHECK FOR TIMEOUT
8669
8670 033216 104000          ERROR
8671
8672
8673
8674
8675
8676 033220 000774          BR     1$                   ;TIME-OUT ERROR
8677
8678
8679 033222 032777 000040 146410      BIT    #BITS, @KMA00 ;WE FAILED TO COMPLETE
8680 033230 001370          BNE    1$                   ;CURRENT OPERATION.
8681 033232 112777 000004 146404      MOVB   #4, @KMA02 ;CONTINUES IN THIS LOOP
8682 033240 004737 033322          JSR    PC, $LPW      ;WOULD MAKE US "HANG" HERE
8683 033244 117737 146400 033320      MOV8   @KMA04, $DATR
8684 033252 004537 033610          2$:    JSR    RS, $TOUT      ;RETURNS HERE-FROM-TIMED OUT.
8685
8686 033256 104000          ERROR
8687
8688
8689
8690
8691
8692
8693 033260 000774          BR     2$                   ;TIME-OUT ERROR
8694
8695
8696 033262 032777 000040 146350      BIT    #BITS, @KMA00 ;WE FAILED TO COMPLETE
8697 033270 001370          BNE    2$                   ;CURRENT OPERATION.
8698 033272 112777 000004 146344      MOVB   #4, @KMA02 ;CONTINUES IN THIS LOOP
8699 033300 004737 033322          JSR    PC, $LPW      ;WOULD MAKE US "HANG" HERE
8700 033304 117737 146340 033321      MOV8   @KMA04, $DATR+1 ;SAVE HIGH BYTE
8701 033312 012600          MOV    (SP)+, R0
8702 033314 000205          RTS    RS
8703 033316 000000          RD1:  $DATR: WORD   0
8704 033320 000000          0
8705
8706
8707
8708
8709
8710
8711
8712
8713
8714
8715 033322 010146          $LPW:  MOV    R1, -(SP)   ;SAVE R1
8716 033324 005001          CLR    R1
8717 033326 122777 000377 146310 1$:  CMPB   #377, @KMA02 ;FINISHED INSTRUCTION?
8718 033334 001403          BEQ    2$                   ;TIME OUT?
8719 033336 005201          INC    R1
8720 033340 001372          BNE    1$                   ;TIME OUT?
8721 033342 000411          BR     10$
```

```

8722
8723 033344 032777 000020 146266 2$: BIT    #8BIT4,0KMADO ;FAST PATH READ?
8724 033352 001403 BEQ    3$                ;NO - TIME OUT?
8725 033354 005201 INC    R1
8726 033356 001372 BNE    2$                ;YES - REPORT AN ERROR
8727 033360 000402 BR     10$               ;RESTORE R1
8728
8729 033362 012601 3$: MOV    (SP)+,R1 ;EXIT
8730 033364 000207 RTS    PC
8731
8732 033366 104401 033374 10$: TYPE   65$ ;TYPE ASCIZ STRING
8733 033366 000407 BR     64$ ;GET OVER THE ASCIZ
8734 033372 000407 .ASCIZ <200>MLPA-11 FAULT#
8735 64$: .ASCIZ
8736 033412
8737
8738 033412 000000 11$: HALT   11$ ;LPA-11 FAULT RUN LPA-11
8739 033414 000776 BR     11$ ;DIAGNOSTICS.

8740
8741
8742
8743
8744 :* THIS ROUTINE PROVIDES THE LINKAGE FROM USER CODE TO
8745 :* A DEVICE ADDRESS ON THE I/O BUSS FOR WRITE ONLY.
8746 :*
8747 :* FIRST WE WILL DETERMINE IF THE ADDRESS HAS BEEN USED
8748 :* BEFORE. IF NOT WE HAVE TO INITIALIZE THE LPA WITH
8749 :* THAT ADDRESS.
8750 :* WHEN THE ADDR. IS KNOWN BY THE LPA, DO THE OUTPUT BY
8751 :* STLKW
8752 :*
8753
8754 033416 010046 $OUTLP: MOV    R0,-(SP) ;SAVE R0
8755 033420 010146 MOV    R1,-(SP) ;SAVE R1
8756
8757 033422 012700 001666 1$: MOV    #.DVLS,R0 ;PROGRAM DEFINED LIST.
8758 033426 005001 CLR    R1
8759 033430 005710 TST    (0)
8760 033432 001421 BEQ    10$ ;TERMINATOR REACHED?
8761 033434 027520 000000 CMP    @(5),(0)+ ;YES NEXT STEP.
8762 033440 001402 BEQ    2$ ;MATCH WITH ADDR IN LIST?
8763 033442 005201 INC    R1
8764 033444 000771 BR     1$ ;*
8765
8766 033446 010137 033464 2$: MOV    R1,3$ ;SAVE OFFSET, DEVICE KNOWN.
8767 033452 005725 TST    (5)+ ;GET DATA TO BE WRITTEN
8768 033454 013537 033466 MOV    @(5)+,4$ ;DO WRITE
8769 033460 004537 033040 JSR    RS,STLKW ;DEVICE OFFSET
8770 033464 000000 .WORD   0 ;DATA TO BE WRITTEN.
8771 033466 000000 4$: .WORD   0
8772 033470 012601 MOV    (SP)+,R1
8773 033472 012600 MOV    (SP)+,R0
8774 033474 000205 RTS    R5
8775 033476 017520 000000 10$: MOV    @(5),(0)+ ;SAVE ADDR.

```

```

8776 033502 005010           CLR    (0)
8777 033504 004537           JSR    R5,$LPAI
8778 033510 001666           .WORD   .DVLS
8779 033512 000755           BR     2$  

8780
8781
8782      *THIS ROUTINE PROVIDES THE LINKAGE FROM USER CODE
8783      *TO A DEVICE ADDR. ON THE I/O B SS FOR READ ONLY.
8784      *
8785      *FIRST WE WILL DETERMINE IF THE ADDRESS HAS BEEN
8786      *USED BEFORE. IF NOT, WE HAVE TO INITIALIZE THE LPA
8787      *WITH THE NEW ADDR.
8788      *WHEN THE ADDR IS KNOWN WE CAN DO OUTPUT THROUGH
8789      *STLKR
8790      *      CALL THROUGH MOVEI DATA,ADDR.
8791      *      WHICH EQUALS:
8792      *      JSR    R5,$INLP
8793      *      .WORD  XX,ADDR OF DEVICE
8794      *      .WORD  YY,ADDR TO STORE READ DATA.  

8795
8796 033514 010046           $INLP: MOV    R0,-(SP)    ;SAVE R0
8797 033516 010146           MOV    R1,-(SP)    ;SAVE R1
8798
8799 033520 012700 001666       1$:    MOV    #.DVLS,R0    ;PROG DEFINED ADDR. LIST.
8800 033524 005001           CLR    R1
8801 033526 005710           TST    (0)
8802 033530 001420           BEQ    10$    ;EOL REACHED?
8803
8804 033532 027520 000000       CMP    @(5),(0)+    ;ADDR. MATCH?
8805 033536 001402           BEQ    2$  

8806 033540 005201           INC    R1
8807 033542 000771           BR     1$  

8808
8809 033544 010137 033556       2$:    MOV    R1,3$    ;SAVE LIST OFFSET
8810 033550 005725           TST    (5)+  

8811 033552 004537 033154       JSR    R5,$STLKR    ;GO READ DEVICE
8812 033556 033556           $OFS=.
8813 033556 000000           3$:    .WORD   0        ;OFFSET OF DEVICE
8814
8815 033560 013735 033320       MOV    $DATR,@(5)+    ;STORE DATA.
8816 033564 012601           MOV    (SP)+,R1    ;RESTORE R1
8817 033566 012600           MOV    (SP)+,R0    ;RESTORE R2
8818 033570 000205           RTS    RS      ;EXIT
8819
8820 033572 017520 000000       10$:   MOV    @(5),(0)+  

8821 033576 005010           CLR    (0)  

8822 033600 004537 032020       JSR    R5,$LPAI
8823 033604 001666           .WORD   .DVLS
8824 033606 000756           BR     2$  

8825
8826      *$STOUT ROUTINE USED TO WATCH IF
8827      *WE'RE IN A LOOP TOO-LONG
8828      *CALL= JSR R5,$STOUT
8829      *          ERROR X ;RETURNS HERE ON TIMEOUT

```

```

8830
8831
8832
8833
8834 033610 020537 033644      ;*
8835 033614 001405      ;*
8836 033616 010537 033644      ;*
8837 033622 005037 033646      ;*
8838 033626 000403      ;*
8839 033630 005237 033646      ;*
8840 033634 100402      ;*
8841 033636 062705 000004      ;*
8842 033642 000205      ;*
8843
8844 033644 000000      ;*
8845 033646 000000      ;*
8846
8847
8848
8849
8850
8851
8852
8853
8854
8855
8856 033650 000005      ;*
8857
8858
8859 033662 005737 032676      ;*
8860 033666 001004      ;*
8861 033670 062737 000002 033704      ;*
8862
8863
8864
8865
8866 033676 000764      ;*
8867 033700 000207      ;*
8868 033700 000207      ;*
8869 033702 000000      ;*
8870 033704 150000      ;*
8871
8872
8873
8874
8875
8876
8877
8878
8879
8880
8881
8882
8883

```

;* ;RETURNS HERE NO ERROR

;SAME ADDR?

;NO-SAVE THIS ADDR.

;CLR CNT AT ADDR.

;OVERFLOW?

;YES-ERROR RETURN

;NO-NON ERROR RETURN

;RETURN.

;CONTAINS LOOP ADDR.

;# OF TIMES AT ADDR.

;* THIS ROUTINE REPLACES WHAT THE USER WOULD ORDINARILY
;* USE FOR A RESET. FIRST WE DO A RESET INSTRUCTION.
;* THEN WE CLR ".DVLST" WHICH FORCES US TO rESET BOTH THE
;* KMC AND DMC AS SOON AS A DEVICE IS REFERENCED.

;* CALL=JSR PC, \$RESET ;REPLACES "RESET INSTRUCTION"
;* ;RETURNS HERE.

;RESET THE WORLD.

;*/READ DEVICE REG 2\$, PUT DATA IN 1\$.
;IF NO ERROR, LOOP
;THERE WAS AN ERROR.
;UPDATE DEVICE ADDR.
;YOU SEE, WE HAVE TO PROTECT OUR SELF!
;IF 2\$ CONTAINED A VALID ADDR, WE
;MUST KEEP TRYING UNTIL WE GENERATE
;AN INVALID ADDR.

;* \$RESET

;RTS PC
;WORD 0
;WORD 160000 ;JUNK LOC.
;DLMB ADDR. FORCES INIT OF DMC/KMC.

;SDELAY- ROUTINE TO GIVE A MINOR DELAY.
;IS NOT TIME DEPENDENT CODE SENCE
;NOT USED TO GET SPECIFIC TIME BUT
;JUST A LITTLE DELAY.

;THAT IS UNLESS A REAL TIME CLOCK IS PRESENT!
;THEN WE'LL GENERATE A TIME BETWEEN 16MS TO 32 MS

;CALL= JSR PC. SDELAY

```

8884
8885 033706 005737 033770 SDELAY: :
8886 033706 100016 033770 TST RTCCSR ;CLOCK PRESENT?
8887 033712 012737 000002 033760 BPL 10$ 
8888 033714 052777 000115 000040 MOV #2 TIME
8889 033722 005037 177776 BIS #115,&RTCCSR ;START CLOCK
8890 033730 005037 033760 CLR PS
8891 033734 005737 033760 TST TIME
8892 033740 001375 BNE 1$ 
8893 033742 005077 000022 CLR &RTCCSR ;STOP CLOCK
8894
8895 033746 000207 RTS PC
8896 033750 105237 033760 10$: INCB TIME
8897 033754 001375 BNE 10$ 
8898 033756 000207 RTS PC
8899
8900 033760 000000 TIME: .WORD 0
8901
8902 033762 005337 033760 CLKINT: DEC TIME
8903 033766 000002 RTI
8904 033770 000000 RTCCSR: .WORD 0 ;CLOCK CSR IF USED.
8905
8906
8907 *THIS MACRO ALLOWS THE OPERATOR TO TALK TO
8908 ANY DEVICE ON THE I/O BUS
8909 *USER MUST START AT THIS ADDR.
8910 *HE MUST SAY EITHER "E" FOR EXAMINE, OR "D" FOR DEPOSIT.
8911 *"E" IS DEFAULT.
8912 *NEXT, HE MUST SUPPLY AN ADDR.
8913 *NOTE IF ADDR. IS NOT FOUND ON I/O BUS, A HALT
8914 ;WILL OCCUR.
8915
8916 033772 005037 001666 SUTK:
8917 033772 104401 034004 21$: CLR .DVLS
8918 033776 000405 - 65$: TYPE 65$ ;TYPE ASCIZ STRING
8919 033776 104401 034004 BR 64$ ;GET OVER THE ASCIZ
8920
8921 034016 105777 145122 64$: .ASCIZ <200>#E OR D?*
8922 034016 100375 145122 1$: TSTB 25TKS
8923 034022 100375 034146 BPL 15
8924 034024 117737 034146 MOVB $STKB,20$ ;GET INPUT
8925 034032 104401 034146 TYPE, 20$ ;ECHO NEXT MESSAGE.
8926 034036 142737 000240 034146 BICB #240,20$ ;STRIP PARITY, LC
8927 034044 104412 RDOCT ;GET ADDR.
8928 034046 012637 034144 MOV (SP)+,14$ ;DEPOSIT?
8929 034052 123727 034146 CMPB 20$,#0
8930 034060 001411 BEQ 10$ ;DEPOSIT?
8931
8932
8933 034062 004537 033514 2$: JSR RS,$INLP ;GET DATA
8934 034066 034144 .WORD 14$ ;SAVE 5$ FOR TYPEOUT
8935 034070 034102 .WORD 5$ ;SAVE 5$ FOR TYPEOUT
8936
8937 034072 013746 034102 MOV 5$,-(SP) ;SAVE 5$ FOR TYPEOUT

```

```

8938 034076 104402          TYPLOC      ; GO TYPE--OCTAL ASCII(ALL DIGITS)
8939 034100 000736          BR          .WORD    21$    ;LOOP.
8940 034102 000000          5$:        .WORD    0
8941
8942 034104 104401 034112          10$:       TYPE      ,67$    ;TYPE ASCIZ STRING
8943 034104 000404          BR          ,66$    ;GET OVER THE ASCIZ
8944 034110
8945 034122 104412          ;67$:     .ASCIZ   <200>#DATA= #
8946 034122 012637 034142          66$:     RDOCT    MOV      (SP)+,13$  ;OUTPUT ROUTINE.
8947 034124 034144          11$:     JSR      R5,$OUTLP ;DEVICE ADDR.
8948 034130 004537 033416          12$:     .WORD    14$    ;DATA
8949 034134 034144          .WORD    13$    ;
8950 034136 034142          BR      21$    ;
8951 034140 000716
8952
8953 034142 000000          13$:     .WORD    0
8954 034144 000000          14$:     .WORD    0
8955 034146 100001 042504 044526          20$:     .ASCIZ   <1><200>#DEVICE ADDR= #
8956 034154 042503 040440 042104
8957 034162 036522 000040
8958
8959
8960
8961
8962
8963
8964
8965 034166 012537 034176          SPUTS:    MOV      (5)+,1$    ;GET ADDR OF ADDR. OF A'D
8966 034172 004537 033514          JSR      R5,$INLP
8967 034176 000000          1$:      .WORD    0
8968 034200 034274          .WORD    10$    ;
8969 034202 113777 033556 145444          MOVB    $0FS, @KMA06
8970 034210 113777 033556 145440          MOVB    $0FS, @KMA07
8971 034216 013737 034176 034236          MOV     1$,2$    ;
8972 034224 062737 000002 034236          ADD     #2,2$    ;
8973
8974
8975
8976
8977
8978
8979
8980
8981
8982
8983
8984
8985
8986
8987
8988
8989
8990
8991

```

THIS ROUTINE LOOKS THROUGH CURENT .DVLS FOR A/D ADDR.
IF UNFOUND GENERATES IT. THIS ROUTINE'S WHOLE PURPOSE IS
TO SET UP THE USER PROGRAM TO LINK TO FILE "DRLPX2" FOR
SAMPLE TAKEING PURPOSES.
TO TAKE SAMPLES, THE USER PROGRAM MUST SET UP
A/D CSR IN BSEL 4 AND 5.
(2) HE MUST CALL THIS ROUTINE:
JSR R5,\$PUTS ;CALL SET UP ROUTINE.
:WORD ADCSR ;ADDR. OF A/D CSR.
;RETURNS HERE ;KMC BSEL 3,6,7 PERMINENTLY SET UP
;(UNTILL ONE DOES A RESET)

(3)THE USER MUST PUT CODE 006 INTO KMC REG 2 TO
START CONVERSION CAUTION*DO WITH MOVB INSTR.!
(4)MONITOR KMC REG 2 FOR CODE 377 (DRLPX2 IS DONE)
(5)READ KMC REG 4,5 FOR A/D RESULT.
(6) TO TAKE MORE SAMPLES SIMPLY PUT A/D CSR INTO
BSEL 4,5 AND CODE 6 INTO BSEL 2.

MAINDEC-11-DRLPG-A MACY11 27(654) 15-DEC-77 08:29 PAGE 224
dRLPG.P11 TRAP TABLE

SEQ 0241

8992 034232 004537 033514 JSR R5,\$INLP
8993 034236 000000 .WORD 0
8994 034240 034274 .WORD 10\$
8995 034242 113777 033556 145376 MOVB \$OFS, @KMA03
8996 034250 152777 000340 145376 BISB \$340, @KMA06
8997 034256 152777 000300 145372 BISB \$300, @KMA07
8998 034264 152777 000300 145354 BISB \$300, @KMA03
8999 034272 000205 RTS R5
9000 034274 000000 .WORD 0
9001
9002
9003 000001 .END

J03

MAINDEC-11-DRLPG-A MACY11 27(654) 15-DEC-77 08:29 PAGE 225
DRLPG.P11 CROSS REFERENCE TABLE

SEQ 0242

L03

M03

MAINDEC-11-DRLPG-A MACY11 27(654)
DRLPG.P11 CROSS REFERENCE TABLE

15-DEC-77 08:29 PAGE 228

SEQ 0245

LPADL	001650	611*												
LPCI	001640	602*												
LPCO	001644	607*												
LPMR	001642	605*												
LPMS1	001654	615*												
LPMS2	001656	617*												
LPS0	001646	609*												
LS210	023376	103	6986*											
LS214	023564	104	7083*											
LS220	024000	105	7186*											
LS224	024160	106	7279*											
LS230	024372	107	7381*											
P	= 000012	1644*	1699*	1754*	1809*	1864*	1919*	1974*	2029*	2084*	2139*	2194*	2249*	2304*
		2359*	2414*	2469*	2524*	3029*	3084*	3139*	3194*	3249*	3304*	3359*	3414*	3469*
PC	=%000007	4811*	4880*	5458*	6935*	6938*	6945*	6950	7620*	7626*	7679*	7912*	8025*	8044*
		8058*	8072*	8074*	8107*	8124*	8516*	8518*	8520*	8567*	8630*	8634*	8639*	8643*
PIRQ	= 177772	124*												
PIRQVE	= 000240	218*												
PRO	= 000000	141*												
PR1	= 000040	142*												
PR2	= 000100	143*												
PR3	= 000140	144*												
PR4	= 000200	145*												
PR5	= 000240	146*												
PR6	= 000300	147*												
PR7	= 000340	148*												
PS	= 177776	121*	122	8890*										
PSW	= 177776	122*												
PWRVEC	= 000024	213*	645*	646*	8137*	8138*	8147*	8153*	8165*	8166*				
RDCHR	= 104410	7971	8216*											
RDLIN	= 104411	7835	8217*											
RDOCT	= 104412	8218*	8928	8947										
RD1	033316	8666*	8703*											
RESVEC	= 000010	208*												
RSTART	002434	102	727*											
RTCCSR	033770	8886	8889*	8893*	8904*									
RO	=%000000	129*	689	691*	694*	695	700*	703*	704*	706*	707*	708	709*	710
		711*	712	713*	714	715*	716	718*	719*	720	721*	722	723*	724
		4169*	4170*	4222*	4223*	4275*	4276*	4282*	4329*	4381*	4382*	4434*	4435*	4489*
		4490*	5169*	5170*	5499*	5500*	5553*	5554*	5610*	5611*	5667*	5668*	5724*	5725*
		5781*	5782*	5838*	5839*	6056*	6073*	6095*	6103*	6167*	6184*	6206*	6214*	6278*
		6295*	6317*	6325*	6389*	6406*	6428*	6436*	6503*	6521*	6545*	6553*	6617*	6635*
		6659*	6667*	6731*	6749*	6773*	6781*	6845*	6863*	6887*	6895*	6942*	6945	7651
		7652*	7653*	7660*	7661*	7662*	7663*	7664*	7665	7670	7675*	7677*	7681	7683
		7702	7712*	7716	7732	7733	7746*	7832	7836*	7839	7855*	8018	8019*	8024
		8029	8032*	8084	8092*	8096	8097	8099*	8100*	8101	8123*	8139	8164*	8184
		8185*	8186	8187*	8188*	8189*	8190*	8580	8581*	8592*	8595	8603*	8627	8628*
		8629*	8631	8632	8644*	8659	8660*	8661*	8663	8666	8701*	8754	8757*	8773*
		8796	8799*	8817*										
		130*	690	692*	696	699*	7703	7716*	7717	7721	7745*	7833	7837*	7841*
		7843*	7845*	7848*	7851	7854*	8085	8122*	8140	8163*	8458	8459*	8460*	8463*
		8511*	8512	8517	8519	8546*	8715	8716*	8719*	8725*	8729*	8755	8758*	8763*

R2	=%000002	8766	8772*	8797	8800*	8806*	8809	8816*	7731	7736*	7744*	7834	7838*	7842*	
		131*	7704	7715*	7719*	7722	7729*	7730*	7731	7736*	7744*	7834	7838*	7842*	
R3	=%000003	7844*	7846*	7852	7853*	8141	8162*	7728*	7731*	7740*	7741*	7743*	7967	7968*	7969*
		132*	7548	7557*	7563*	7564*	7567*	7572*	7573*	7574	7583*	7705	7713*	7714*	
R4	=%000004	7983*	8142	8161*											
		133*	7549	7551*	7552*	7553*	7554	7555*	7569	7571*	7579*	7582*	8143	8160*	
R5	=%000005	8579	8604*	8609*											
		134*	759*	761*	763*	765*	767*	769*							
		908*	928*	930*	965*	967*	1004*	1006*	1024*	1026*	1059*	1061*	1079*	1081*	
		1114*	1116*	1134*	1136*	1169*	1171*	1189*	1191*	1224*	1226*	1244*	1246*	1279*	
		1281*	1299*	1301*	1334*	1336*	1354*	1356*	1389*	1391*	1409*	1411*	1444*	1446*	
		1464*	1466*	1499*	1501*	1519*	1521*	1554*	1556*	1574*	1576*	1609*	1611*	1629*	
		1631*	1664*	1666*	1684*	1686*	1719*	1721*	1739*	1741*	1774*	1776*	1794*	1796*	
		1829*	1831*	1849*	1851*	1884*	1886*	1904*	1906*	1939*	1941*	1959*	1961*	1994*	
		1996*	2014*	2016*	2049*	2051*	2069*	2071*	2104*	2106*	2124*	2126*	2159*	2161*	
		2179*	2181*	2214*	2216*	2234*	2236*	2269*	2271*	2289*	2291*	2324*	2326*	2344*	
		2346*	2379*	2381*	2399*	2401*	2434*	2436*	2454*	2456*	2489*	2491*	2509*	2511*	
		2546*	2548*	2566*	2568*	2602*	2604*	2622*	2624*	2658*	2660*	2678*	2680*	2714*	
		2716*	2734*	2736*	2770*	2772*	2790*	2792*	2826*	2828*	2846*	2848*	2882*	2884*	
		2902*	2904*	2938*	2940*	2958*	2960*	2994*	2996*	3014*	3016*	3049*	3051*	3069*	
		3071*	3104*	3106*	3124*	3126*	3159*	3161*	3179*	3181*	3214*	3216*	3234*	3236*	
		3269*	3271*	3289*	3291*	3324*	3326*	3344*	3346*	3379*	3381*	3399*	3401*	3434*	
		3436*	3454*	3456*	3496*	3498*	3503*	3542*	3548*	3550*	3588*	3598*	3600*	3642*	
		3644*	3649*	3685*	3693*	3697*	3735*	3743*	3747*	3781*	3783*	3788*	3792*	3827*	
		3829*	3832*	3834*	3853*	3676*	3878*	3885*	3887*	3890*	3894*	3944*	3946*	3954*	
		3959*	3962*	3968*	4017*	4020*	4025*	4027*	4030*	4034*	4051*	4085*	4094*	4097*	
		4099*	4102*	4106*	4123*	4164*	4166*	4169*	4175*	4181*	4217*	4219*	4222*	4228*	
		4234*	4270*	4272*	4275*	4281*	4287*	4323*	4325*	4328*	4334*	4340*	4376*	4378*	
		4381*	4387*	4393*	4429*	4431*	4434*	4440*	4446*	4483*	4485*	4488*	4495*	4500*	
		4540*	4544*	4546*	4547*	4554*	4559*	4598*	4601*	4604*	4606*	4609*	4611*	4653*	
		4656*	4659*	4661*	4664*	4666*	4709*	4714*	4722*	4724*	4727*	4730*	4768*	4777*	
		4780*	4783*	4786*	4788*	4791*	4796*	4837*	4846*	4849*	4852*	4855*	4857*	4860*	
		4865*	4904*	4907*	4910*	4912*	4915*	4917*	4952*	4955*	4958*	4960*	4963*	4965*	
		5005*	5008*	5010*	5013*	5015*	5072*	5074*	5077*	5080*	5083*	5085*	5088*	5095*	
		5116*	5137*	5160*	5163*	5166*	5169*	5175*	5179*	5195*	5224*	5229*	5234*	5237*	
		5239*	5242*	5244*	5295*	5299*	5306*	5312*	5315*	5321*	5324*	5329*	5383*	5385*	
		5388*	5391*	5394*	5396*	5399*	5401*	5417*	5452*	5454*	5457*	5464*	5492*	5494*	
		5496*	5499*	5507*	5545*	5547*	5549*	5552*	5560*	5565*	5602*	5604*	5606*	5609*	
		5617*	5622*	5659*	5661*	5663*	5666*	5674*	5679*	5716*	5718*	5720*	5723*	5731*	
		5736*	5773*	5775*	5777*	5780*	5788*	5793*	5830*	5832*	5834*	5837*	5845*	5850*	
		5898*	5900*	5902*	5905*	5908*	5911*	5914*	5916*	5919*	5921*	5980*	5983*	5985*	
		5988*	5993*	6042*	6044*	6046*	6049*	6051*	6054*	6062*	6065*	6067*	6081*	6100*	
		6103*	6109*	6153*	6155*	6157*	6160*	6162*	6165*	6173*	6176*	6178*	6192*	6211*	
		6214*	6220*	6264*	6266*	6268*	6271*	6273*	6276*	6284*	6287*	6289*	6303*	6322*	
		6325*	6331*	6375*	6377*	6379*	6382*	6384*	6387*	6395*	6398*	6400*	6414*	6433*	
		6436*	6442*	6488*	6490*	6492*	6495*	6497*	6500*	6503*	6509*	6512*	6514*	6529*	
		6550*	6553*	6558*	6602*	6604*	6606*	6609*	6611*	6614*	6617*	6623*	6626*	6628*	
		6643*	6664*	6667*	6672*	6716*	6718*	6720*	6723*	6725*	6728*	6731*	6737*	6740*	
		6742*	6757*	6778*	6781*	6786*	6830*	6832*	6834*	6837*	6839*	6842*	6845*	6851*	
		6854*	6856*	6871*	6892*	6895*	6900*	6999*	7001*	7013*	7015*	7018*	7021*	7096*	
		7098*	7111*	7115*	7117*	7120*	7123*	7199*	7201*	7206*	7209*	7221*	7292*	7294*	
		7299*	7304*	7308*	7311*	7322*	7394*	7396*	7401*	7404*	7411*	7414*	7426*	7550	
		7556*	7558*	7560*	7561*	7562*	7563	7581*	7706	7708*	7710*	7717*	7721*	7736	

c04

MAINDEC-11-DRLPG-A
DRLPG.P11 CRO

MACY11 27(65)
S REFERENCE TABLE

15-DEC-77 08:29 PAGE 231

SEQ 0248

MAINDEC-11-DRLPG-A MACY11 27(654) 15-DEC-77 08:29 PAGE 232
 DRLPG.P11 CROSS REFERENCE TABLE

SEQ 0249

TIME	033760	8888*	8891	8896*	8900*	8902*
TKVEC	= 000060	216*				
TPVEC	= 000064	217*				
TRAPVEC	= 000034	215*	643*	644*		
TRTVEC	= 000014	210*				
TST1	002452	750*				
TST10	003202	1050*				
TST100	012702	4155*				
TST101	013022	4208*				
TST102	013142	4261*				
TST103	013262	4314*				
TST104	013402	4367*				
TST105	013522	4420*				
TST106	013642	4474*				
TST107	013760	4531*				
TST11	003310	1105*				
TST110	014074	4586*				
TST111	014216	4640*				
TST112	014336	4704*				
TST113	014456	4763*				
TST114	014636	4832*				
TST115	015016	4894*				
TST116	015136	4942*				
TST117	015256	4994*				
TST12	003416	1160*				
TST120	015362	5052*				
TST121	015600	5150*				
TST122	015754	5218*				
TST123	016104	5285*				
TST124	016320	5369*				
TST125	016510	5443*				
TST126	016612	5481*				
TST127	016720	5535*				
TST13	003524	1215*				
TST130	017046	5592*				
TST131	017174	5649*				
TST132	017322	5706*				
TST133	017450	5763*				
TST134	017576	5820*				
TST135	017724	5878*				
TST136	020116	5968*				
TST137	020230	6030*				
TST14	003632	1270*				
TST140	020526	6141*				
TST141	021024	6252*				
TST142	021322	6363*				
TST143	021620	6475*				
TST144	022132	6589*				
TST145	022444	6703*				
TST146	022756	6817*				
TST15	003740	1325*				
TST16	004046	1380*				
TST17	004154	1435*				
TST2	002564	796*				

TST20	004262	1490*
TST21	004370	1545*
TST22	004476	1600*
TST23	004604	1655*
TST24	004712	1710*
TST25	005020	1765*
TST26	005126	1820*
TST27	005234	1875*
TST3	002632	836*
TST30	005342	1930*
TST31	005450	1985*
TST32	005556	2040*
TST33	005664	2095*
TST34	005772	2150*
TST35	006100	2205*
TST36	006206	2260*
TST37	006314	2315*
TST4	002676	881*
TST40	006422	2370*
TST41	006530	2425*
TST42	006636	2480*
TST43	006744	2537*
TST44	007052	2593*
TST45	007160	2649*
TST46	007266	2705*
TST47	007374	2761*
TST5	002760	920*
TST50	007502	2817*
TST51	007610	2873*
TST52	007716	2929*
TST53	010024	2985*
TST54	010132	3040*
TST55	010240	3095*
TST56	010346	3150*
TST57	010454	3205*
TST6	003026	957*
TST60	010562	3260*
TST61	010670	3315*
TST62	010776	3370*
TST63	011104	3425*
TST64	011212	3486*
TST65	011272	3531*
TST66	011356	3581*
TST67	011442	3632*
TST7	003074	995*
TST70	011522	3670*
TST71	011606	3728*
TST72	011672	3776*
TST73	011756	3819*
TST74	012062	3869*
TST75	012204	3933*
TST76	012366	4011*
TST77	012534	4079*
TYPDS =	104405	8211*

MAINDEC-11-DRLPG-A MACY11 27(65L) 15-DEC-77 08:29 PAGE 234
DRLPG.P11 CROSS REFERENCE TABLE

SEQ 0251

MAINDEC-11-DRLPG-A MACY11 27(654)
DRLPG.P11 CROSS REFERENCE TABLE

15-DEC-77 08:29 PAGE 235

SEQ 0252

SEQ 0253

MAINDEC-11-DRLPG-A
DRLPG.P11 CROSS REFERENCE TABLE

MACY11 27(654) 15-DEC-77 08:29 PAGE 237

SEQ 0254

	5464	5507	5560	5565	5617	5622	5674	5679	5731	5736	5788	5793	5845
	5850	5916	5921	5985	5993	6051	6062	6067	6081	6100	6109	6162	6173
	6178	6192	6211	6220	6273	6284	6289	6303	6322	6331	6384	6395	6400
	6414	6433	6442	6497	6509	6514	6529	6550	6558	6611	6623	6628	6643
	6664	6672	6725	6737	6742	6757	6778	6786	6839	6851	6856	6871	6892
	6900	7013	7015	7117	7123	7206	7221	7308	7322	7414	7426	8796*	8859
	8933	8985	8992										
\$INTAG	001135	291*	7908	7997									
\$ITEMB	001114	281*	7617*	7625	7642	7653							
\$LF	001200	312*	7642	7982	7991	8076							
\$LFLG	027645	8120*	8126*										
\$LOAD	032700	8451	8579*										
\$LPADR	001106	278*	650*	752*	7796*	7812*	7817	7819					
\$LPAI	032020	8425*	8777	8822									
\$LPERR	001110	279*	651*	7636	7796	7813*	7819						
\$LPW	033322	8630	8634	8639	8643	8662	8665	8682	8699	8715*			
\$MADR1	001234	345*											
\$MADR2	001240	349*											
\$MADR3	001244	352*											
\$MADR4	001250	355*											
\$MAIL	001202	260	264	318*	668	7623	7811	8020					
\$MAMS1	001232	339*											
\$MAMS2	001236	347*											
\$MAMS3	001242	350*											
\$MAMS4	001246	353*											
\$MBADR	001002	260*											
\$MFGLG	027644	8080*	8086	8121*	8125*								
\$MNW	027107	7883	7995*										
\$MSGAO	001216	325*	8096*	8099									
\$MSGLG	001220	326*	8101*										
\$MSGTY	001202	319*	8094	8102*	8114	8118*							
\$SMSWR	027076	7880	7993*										
\$MTYP1	001233	340*											
\$MTYP2	001237	348*											
\$MTYP3	001243	351*											
\$MTYP4	001247	354*											
\$MXCNT	026240	7809	7819*										
\$NULL	001154	299*	8047	8076									
\$NWTST=	000001	738*	740	771*	773	823*	825	862*	864	910*	912	948*	950
	987	1040*	1042	1095*	1097	1150*	1152	1205*	1207	1260*	1262	1315*	1317*
	1370*	1372	1425*	1427	1480*	1482	1535*	1537	1590*	1592	1645*	1647	1700*
	1702	1755*	1757	1810*	1812	1865*	1867	1920*	1922	1975*	1977	2030*	2032*
	2085*	2087	2140*	2142	2195*	2197	2250*	2252	2305*	2307	2360*	2362	2415*
	2417	2470*	2472	2527*	2529	2583*	2585	2639*	2641	2695*	2697	2751*	2753
	2807*	2809	2863*	2865	2919*	2921	2975*	2977	3030*	3032	3085*	3087	3140*
	3142	3195*	3197	3250*	3252	3305*	3307	3360*	3362	3415*	3417	3474*	3476
	3519*	3521	3569*	3571	3620*	3622	3666*	3668	3716*	3718	3767*	3769	3809*
	3811	3855*	3857	3914*	3916	3999*	4001	4067*	4069	4145*	4147	4198*	4200
	4251*	4253	4304*	4306	4357*	4359	4410*	4412	4463*	4465	4519*	4521	4575*
	4577	4626*	4628	4690*	4692	4744*	4746	4813*	4815	4884*	4886	4932*	4934
	4981*	4983	5030*	5032	5138*	5140	5200*	5202	5269*	5271	5356*	5358	5433*
	5435	5478*	5525*	5527	5582*	5584	5639*	5641	5696*	5698	5753*	5755	5810*
	5812	5867*	5869	5949*	5951	6015*	6017	6126*	6128	6237*	6239	6348*	6350
	6460*	6462	6574*	6576	6688*	6690	6802*	6804					

MAINDEC-11-DRLPG-A
DRLPG.P11 CROSS REFERENCE TABLE

MACY11 27(654) 15-DEC-77 08:29 PAGE 239

SEQ 0256

\$SETUP= 000117	629*	638	639	641	643	645	647	648	650	6931	7607	7633	7641
\$STUP = 177777	7771	7863	7997										
\$SVLAD = 026170	629*		7810*										
\$SVPC = 000234	236*	241											
\$SWR = 167400	30*	78	83	84	85	96	87	88	89	307	308	309	647
	648	650	651	751	757	837	882	921	958	996	1051	1106	1161
	1216	1271	1326	1381	1436	1491	1546	1601	1656	1711	1766	1821	1876
	1931	1986	2041	2096	2151	2206	2261	2316	2371	2426	2481	2538	2594
	2650	2706	2762	2818	2874	2930	2986	3041	3096	3151	3206	3261	3316
	3371	3426	3487	3532	3582	3633	3679	3729	3777	3820	3870	3934	4012
	4080	4156	4209	4262	4315	4368	4421	4475	4532	4587	4641	4705	4764
	4833	4895	4943	4995	5053	5151	5219	5286	5370	5444	5482	5536	5593
	5650	5707	5764	5821	5879	5969	6031	6142	6253	6364	6476	6590	6704
	6818	6924	6932	6944	6950	6952	7598	7599	7600	7601	7602	7611	7618
	7630	7634	7642	7762	7763	7764	7765	7766	7772	7784	7786	7787	7790
	7791	7792	7799	7800	7801	7813	7816	7819	8169				
\$SWREG = 001224	330*	671											
\$SSWRMK = 000000	89	90	7766	7767	7788								
\$TESTN = 001206	321*	754*	7811*										
\$TIMES = 001166	307*	647*	751*	797*	837*	882*	921*	958*	996*	1051*	1106*	1161*	1216*
	1271*	1326*	1381*	1436*	1491*	1546*	1601*	1656*	1711*	1766*	1821*	1876*	1931*
	1986*	2041*	2096*	2151*	2206*	2261*	2316*	2371*	2426*	2481*	2538*	2594*	2650*
	2706*	2762*	2818*	2874*	2930*	2986*	3041*	3096*	3151*	3206*	3261*	3316*	3371*
	3426*	3487*	3532*	3582*	3633*	3679*	3729*	3934*	4156*	4209*	4262*	4315*	4368*
	4421*	4475*	5151*	5286*	5444*	5482*	5536*	5593*	5650*	5707*	5764*	5821*	6031*
\$TKb = 001146	6142*	6253*	6364*	6476*	6590*	6704*	6818*	6932*	7799*	7806	7809*	7819	
\$TKS = 001144	296*	7861	7872	7889	7943	7949	8925						
\$STLKR = 033154	295*	7861	7870	7886	7910*	7941	7947	8923					
\$STLKW = 033040	8659*	8811											
\$STMDAT = 001356	8627*	8769											
	399*	3941*	3944	3951*	3954	3959*	3962	4106	4606*	4609	5292*	5295	5296*
	5299	5309*	5312*	5315	5321*	5324	5977*	5980	6039*	6042	6044	6046*	6049
	6051*	6054	6062*	6065	6100*	6103	6150*	6153	6155	6157*	6160	6162*	6165
	6173*	6176	6211*	6214	6261*	6264	6266	6268*	6271	6273*	6276	6284*	6287
	6322*	6325	6372*	6375	6377	6379*	6382	6384*	6387	6395*	6398	6433*	6436
	6485*	6488	6490	6492*	6495	6497*	6500*	6503	6509*	6512	6550*	6553	6599*
	6602	6604	6606*	6609	6611*	6614*	6617	6623*	6626	6664*	6667	6713*	6716
	6718	6720*	6723	6725*	6728*	6731	6737*	6740	6778*	6781	6827*	6830	6832
	6834*	6837	6839*	6842*	6845	6851*	6854	6892*	6895	6996*	6999	7001	7013
	7015*	7018	7021	7093*	7096	7098	7108*	7111*	7112*	7115	7117*	7120	7196*
	7199	7201	7203*	7206*	7209	7289*	7292	7294	7296*	7299	7301*	7304	7308
	7311	7391*	7394	7396	7398*	7401*	7404	7408*	7411	7414			
\$TMPO = 001164	306*	8395	8397	8399	8401	8403							
\$TN = 000147	78*	738	751*	771	797*	823	837*	862	882*	910	921*	948	958*
	985	996*	1040	1051*	1095	1106*	1150	1161*	1205	1216*	1260	1271*	1315
	1326*	1370	1381*	1425	1436*	1480	1491*	1535	1546*	1590	1601*	1645	1656*
	1700	1711*	1755	1766*	1810	1821*	1865	1876*	1920	1931*	1975	1986*	2030
	2041*	2085	2096*	2140	2151*	2195	2206*	2250	2261*	2305	2316*	2360	2371*
	2415	2426*	2470	2481*	2527	2538*	2583	2594*	2639	2650*	2695	2706*	2751
	2762*	2807	2818*	2863	2874*	2919	2930*	2975	2986*	3030	3041*	3085	3096*
	3140	3151*	3195	3206*	3250	3261*	3305	3316*	3360	3371*	3415	3426*	3474
	3487*	3519	3532*	3569	3582*	3620	3633*	3666	3679*	3716	3729*	3767	3777*
	3809	3820*	3855	3870*	3914	3934*	3999	4012*	4067	4080*	4145	4156*	4198

L04

MAINDEC-11-DRLPG-A MACY11 27(654
DRLPG.P11 CROSS REFERENCE TABLE

15-DEC-77 08:29 PAGE 240

SEQ 0257

	5181	5187	5246	5262	5332	5339	5403	5409	5420	5426	5467	5473	5509	5516	5569
ENDCOM	5575	5626	5632	5683	5689	5740	5746	5797	5803	5854	5860	5924	5938	5996	6005
	6084	6090	6112	6119	6195	6201	6223	6230	6306	6312	6334	6341	6417	6423	6445
	6452	6532	6539	6561	6568	6646	6653	6675	6682	6760	6767	6789	6796	6874	6881
	6903	6910	7023	7030	7126	7132	7223	7229	7324	7331	7428	7435	7496	7505	7555
	219*	815	821	853	859	897	904	937	944	974	981	1012	1018	1032	1038
	1067	1073	1087	1093	1122	1128	1142	1148	1177	1183	1197	1203	1232	1238	1252
	1258	1287	1293	1307	1313	1342	1348	1362	1368	1397	1403	1417	1423	1452	1458
	1472	1478	1507	1513	1527	1533	1562	1568	1582	1588	1617	1623	1637	1643	1672
	1678	1692	1698	1727	1733	1747	1753	1758	1788	1802	1808	1837	1843	1857	1863
	1892	1898	1912	1918	1947	1953	1967	1973	2002	2008	2022	2028	2057	2063	2077
	2083	2112	2118	2132	2138	2167	2173	2187	2193	2222	2228	2242	2248	2277	2283
	2297	2303	2332	2338	2352	2358	2387	2393	2407	2413	2442	2462	2468	2497	2499
	2503	2517	2523	2554	2560	2574	2580	2610	2616	2630	2636	2666	2672	2686	2692
	2722	2728	2742	2748	2778	2784	2798	2804	2834	2840	2854	2860	2890	2910	2918
	2916	2946	2952	2966	2972	3002	3008	3022	3028	3057	3063	3077	3083	3112	3118
	3132	3138	3167	3173	3187	3193	3222	3228	3242	3248	3277	3283	3297	3303	3332
	3338	3352	3358	3387	3393	3407	3413	3442	3448	3462	3468	3510	3559	3567	3587
	3609	3617	3656	3663	3706	3714	3756	3764	3799	3806	3841	3849	3901	3911	3976
	3983	4040	4046	4058	4066	4112	4118	4130	4141	4189	4195	4242	4248	4295	4301
	4348	4354	4401	4407	4454	4460	4508	4516	4565	4572	4617	4623	4672	4687	4736
	4741	4802	4810	4871	4879	4923	4930	4971	4978	5021	5027	5101	5111	5124	5133
	5185	5191	5250	5266	5336	5343	5407	5413	5424	5430	5471	5513	5520	5573	5609
	5579	5630	5636	5687	5693	5744	5750	5801	5807	5858	5864	5928	5942	6000	6449
	6088	6094	6116	6123	6199	6205	6227	6234	6310	6316	6338	6421	6427	6449	6485
	6456	6536	6543	6565	6572	6650	6657	6679	6686	6764	6771	6793	6800	6878	6885
	6907	6914	7027	7034	7130	7136	7227	7233	7328	7335	7432	7449	7500	7509	7559
ERROR	113*	815	853	897	937	974	1012	1032	1067	1087	1122	1142	1177	1232	1238
	1252	1287	1307	1342	1362	1397	1417	1452	1472	1507	1527	1562	1582	1617	1637
	1672	1692	1727	1747	1782	1802	1837	1857	1892	1912	1947	1967	2002	2022	2057
	2077	2112	2132	2167	2187	2222	2242	2277	2297	2332	2352	2387	2407	2442	2462
	2497	2517	2554	2574	2610	2630	2666	2686	2722	2742	2778	2798	2834	2890	2897
	2910	2946	2966	3002	3022	3057	3077	3112	3132	3167	3187	3222	3242	3277	3297
	3332	3352	3387	3407	3442	3462	3510	3559	3609	3656	3706	3756	3799	3841	3901
	3976	4040	4058	4112	4130	4189	4242	4295	4348	4401	4454	4508	4565	4617	4672
	4736	4802	4871	4923	4971	5021	5101	5124	5185	5250	5336	5407	5424	5471	5513
	5573	5630	5687	5744	5801	5858	5928	6001	6088	6116	6199	6227	6310	6421	6485
	6449	6536	6565	6650	6679	6764	6793	6878	6907	7028	7130	7227	7328	7432	8469
ESCAPE	219*	219*	219*	219*	219*	219*	219*	219*	219*	219*	219*	219*	219*	219*	219*
GETPRI	20*	757	759	761	763	765	767	805	844	889	928	965	1004	1024	1059
GETSWR	1079	1114	1134	1169	1189	1224	1244	1279	1299	1334	1354	1389	1409	1444	1464
MOVEI	1499	1519	1554	1574	1609	1629	1664	1684	1719	1739	1774	1794	1829	1849	1884
	1904	1939	1959	1994	2014	2049	2069	2104	2124	2159	2179	2214	2234	2269	2289
	2324	2344	2379	2399	2826	2846	2882	2902	2938	2958	2994	3014	3049	3069	3124
	2734	2770	2790	2826	3269	3289	3324	3344	3379	3399	3434	3454	3501	3548	3598
	3159	3179	3214	3234	3781	3790	3827	3832	3885	3892	3956	3966	4025	4049	4097
	3647	3695	3745	3781	4179	4226	4232	4279	4285	4332	4338	4385	4391	4438	4444
	4104	4120	4173	4179	4604	4609	4659	4664	4707	4722	4728	4766	4786	4794	4835
	4498	4538	4557	4958	4963	5008	5013	5083	5093	5563	5615	5723	5777	5832	5845
	4863	4910	4915	5398	5415	5462	5505	5558	5563	5615	5620	5672	5729	5774	5849
	5319	5327	5394	5399	5415	5462	5505	5558	5563	5615	5620	5672	5729	5774	5849

MOVEM	5786	5791	5843	5848	5914	5919	5983	5991	6049	6060	6065	6079	6098	6107	6160
	6171	6176	6190	6209	6218	6271	6282	6287	6301	6320	6329	6382	6393	6398	6412
	6431	6440	6495	6507	6512	6527	6547	6556	6609	6621	6626	6641	6661	6670	6723
	6735	6740	6755	6775	6784	6837	6849	6854	6869	6889	6898	7011	7013	7115	7121
	7204	7219	7306	7320	7411	7424	8857								
	19*	803	842	887	906	926	963	1002	1022	1057	1077	1112	1132	1167	1187
	1222	1242	1277	1297	1332	1352	1367	1407	1442	1462	1497	1517	1552	1572	1607
	1627	1662	1682	1717	1737	1772	1792	1827	1847	1882	1902	1937	1957	1992	2012
	2047	2067	2102	2122	2157	2177	2212	2232	2267	2287	2322	2342	2377	2397	2432
	2452	2487	2507	2544	2564	2600	2620	2656	2676	2712	2732	2768	2788	2824	2844
	2880	2900	2936	2956	2992	3012	3047	3067	3102	3122	3157	3177	3212	3232	3267
	3287	3322	3342	3377	3397	3432	3452	3494	3496	3540	3546	3586	3596	3640	3642
	3683	3691	3733	3741	3779	3786	3825	3830	3851	3874	3876	3883	3888	3942	3944
	3952	3960	4015	4018	4023	4028	4083	4092	4095	4100	4162	4164	4167	4215	4217
	4220	4268	4270	4273	4321	4323	4326	4374	4376	4379	4427	4429	4432	4481	4483
	4486	4542	4544	4547	4552	4596	4599	4602	4607	4651	4654	4657	4662	4712	4720
	4725	4775	4778	4781	4784	4789	4844	4847	4850	4853	4858	4902	4905	4908	4913
	4950	4953	4956	4961	5003	5006	5011	5070	5072	5075	5078	5081	5086	5135	5158
	5161	5164	5167	5193	5222	5227	5235	5240	5293	5297	5304	5310	5313	5322	5381
	5383	5386	5389	5392	5397	5450	5452	5455	5490	5492	5494	5497	5543	5545	5547
	5550	5600	5602	5604	5607	5657	5659	5661	5664	5714	5716	5721	5721	5723	5723
	5775	5778	5828	5830	5832	5835	5896	5898	5900	5903	5906	5909	5912	5917	5978
	5981	5986	6040	6042	6044	6047	6052	6063	6101	6151	6153	6158	6163	6174	
	6212	6262	6264	6266	6269	6274	6285	6323	6373	6375	6377	6380	6385	6396	6434
	6486	6488	6490	6493	6498	6501	6510	6551	6600	6602	6604	6612	6615	6624	
	6665	6714	6716	6718	6721	6726	6729	6738	6779	6828	6830	6832	6835	6840	6843
	6852	6893	6997	6999	7016	7019	7094	7096	7109	7113	7118	7197	7199	7202	7290
	7292	7297	7302	7309	7392	7394	7399	7402	7409						
MSY	22*	744	790	830	875	914	952	990	1045	1100	1155	1210	1265	1320	1370
	1430	1485	1540	1595	1650	1705	1760	1815	1870	1925	1980	2035	2090	2145	2211 J
	2255	2310	2365	2420	2475	2532	2588	2644	2700	2756	2812	2868	2924	2980	3035
	3090	3145	3200	3255	3310	3365	3420	3480	3525	3575	3626	3672	3722	3771	3814
	3864	3928	4007	4074	4150	4203	4256	4309	4362	4415	4470	4527	4582	4634	4699
	4758	4827	4889	4937	4989	5048	5146	5213	5281	5364	5438	5530	5587	5644	5701
	5758	5815	5873	5964	6026	6137	6248	6359	6471	6585	6699	6813	6977	7075	7177
MTAGS	7271	7373													
MULT	225*	382													
NEWTST	219*														
POP	219*	738	771	823	862	910	948	985	1040	1095	1150	1205	1260	1315	1370
POPSPE	226*	1480	1535	1590	1645	1700	1755	1810	1865	1920	1975	2030	2085	2140	2195
PUSH	2250	2305	2360	2415	2470	2527	2583	2639	2695	2751	2807	2863	2919	2975	3030
REPORT	3085	3140	3195	3250	3305	3360	3415	3474	3519	3569	3620	3666	3716	3767	3809
RTM	3855	3914	3999	4067	4145	4198	4251	4304	4357	4410	4463	4519	4575	4626	4690
SCOPE	4744	4813	4884	4932	4981	5030	5138	5200	5269	5356	5433	5478	5525	5582	5639

COS

MAINDEC-11-DRLPG-A MACY11 27(654) 15-DEC-77 08:29 PAGE 244
DRLPG.P11 CROSS REFERENCE TABLE

SEQ 0261

.UTK	29*	8906
.SACT1	30*	232
.SAPTB	30*	314*
.SAPTH	30*	243
.SAPTY	30*	8076
.SCATC	30*	90
.SCMTA	30*	266
.SEOP	30*	6919
.SERRO	30*	7592
.SERRT	30*	7642
.SINLP	28*	8781
.SMMAC	18*	
.SOUL	27*	8742
.SPOWE	30*	8133
.SRDOC	30*	7820
.SREAD	30*	7858
.SSCOP	30*	7756
.STLKW	26*	8620
.STOUT	628*	8825
.STRAP	30*	8176
.STYPD	30*	7689
.STYPE	30*	7997
.STYPO	30*	7515

MAINDEC-11-DRLPG-A
DRLPG.P11 CROSS REFERENCE TABLE MACY11 27(654) 15-DEC-77 08:29 PAGE 247

SEQ 0264

ADD	707	709	711	713	715	719	721	723	7483	7543	7553	7664	7721	7848	7897
ASL	7906	8033	8093	8105	8117	8841	8861	8991	7922	8188					
ASLB	7661	7662	7663	7841	7843	7845	7920	7921							
ASR	7726														
BCC	8100														
BEQ	7727														
BGE	670	847	1007	1027	1062	1082	1117	1137	1172	1192	1227	1247	1282	1302	1337
BGT	1357	1392	1412	1447	1467	1502	1522	1557	1577	1612	1632	1667	1687	1722	1742
BHI	1777	1797	1832	1852	1887	1907	1942	1962	1997	2017	2052	2072	2107	2127	2162
BIC	2182	2217	2237	2272	2292	2327	2347	2382	2402	2437	2457	2492	2512	2549	2569
BICB	2605	2625	2661	2681	2717	2737	2773	2793	2829	2849	2885	2905	2941	2961	2997
BIS	3017	3052	3072	3107	3127	3162	3182	3217	3237	3272	3292	3327	3347	3382	3402
BISB	3437	3457	3504	3553	3603	3650	3700	3750	3895	3970	3985	3988	4107	4125	4502
BIT	4560	4667	4797	4866	5016	5096	5119	5331	5346	5349	5419	5466	5508	5994	6083
BITB	6110	6194	6221	6305	6332	6416	6443	6531	6559	6645	6673	6759	6787	6873	6901
BLOS	6943	7125	7311	7415	7491	7493	7570	7609	7612	7635	7636	7666	7671	7684	7787
BLT	7789	7791	7795	7804	7840	7877	7904	7919	8023	8036	8071	8087	8091	8111	8113
BMI	8467	8492	8513	8541	8598	8718	8724	8760	8762	8802	8805	8835	8931		
BNE	7807														
BPL	8937	7577	7735	7916	7957										
BR	7793	7567	7847	7873	7890	7917	7944	7950	7958						
8829	3887	3959	4027	4099	4606	4661	4724	4788	4857	4912	4960	5010	5085	5234	
5239	5321	5396	5916	5985	6051	6062	6100	6162	6173	6211	6273	6284	6322	6384	
6395	6433	6497	6509	6550	6611	6623	6664	6725	6737	6778	6839	6851	6892	7015	
7117	7206	7572	7573	7729	7730	7924	8454	8584	8586	8594	8629	8661	8889		
7653	8996	8997	8998												
3834	3987	4034	4051	4106	4181	4234	4287	4340	4393	4446	4500	4611	4730	5348	
7018	7036	7138	7235	7308	7337	7414	7441	7611	7618	7634	7772	7786	7794	7801	
8466	8522	8679	8696	8723											
669	8022	8027	8059	8090											
7970															
7578	7718	7734	7914	7955	8050	8053	8056	8059	8063	8066	8070	8074	8078	8082	8086
3793	5402	5568	5625	5682	5739	5796	5853	5856	5869	5873	5877	5881	5885	5889	5893
7454	7725	8840													
636	659	674	697	705	808	892	931	968	3835	4035	4053	4171	4176	4184	
4224	4229	4237	4277	4282	4290	4330	4335	4343	4383	4388	4396	4436	4441	4449	
4491	4496	4612	4731	4918	4966	5176	5245	5501	5555	5561	5612	5618	5669	5675	
5726	5732	5783	5789	5840	5846	592	6068	6074	6104	6179	6185	6215	6290	6296	
6326	6401	6407	6437	6515	6522	6554	6629	6636	6668	6743	6750	6782	6857	6864	
6896	7021	7037	7040	7139	7142	7236	7239	7338	7341	7442	7445	7568	7619	7624	
7654	7676	7723	7773	7802	7869	7875	7895	7902	7909	7946	7952	7974	7980	8021	
8028	8030	8038	8046	8060	8067	8089	8095	8098	8115	8157	8461	8464	8485	8487	
8494	8496	8523	8539	8566	8590	8596	8680	8697	8720	8726	8860	8892	8897		
5171	5180	7566	7631	7709	7739	7871	7887	7942	7948	8015	8064	8610	8887	8924	
661	677	1018	1073	1128	1183	1238	1293	1348	1403	1458	1513	1568	1623	1678	
1733	1788	1843	1898	1953	2008	2063	2118	2173	2228	2283	2338	2393	2448	2503	
2560	2616	2672	2728	2784	2840	2896	2952	3008	3063	3118	3173	3228	3283	3338	
3393	3448	3983	3990	4046	4118	5106	5343	5351	5413	6094	6205	6316	6427	6543	
6857	6771	6885	7044	7051	7054	7146	7153	7156	7243	7250	7253	7345	7352	7355	
7449	7456	7459	7471	7479	7501	7544	7559	7580	7629	7659	7686	7720	7737	7775	
7781	7784	7797	7800	7849	7898	7925	7927	7953	7976	8017	8043	8053	8062	8069	
8081	8103	8149	8171	8428	8444	8447	8481	8498	8502	8506	8535	8562	8601	8613	

MAINDEC-11-DRLPG A
DRLPG.P11 CROSS REFERENCE TABLE
MACY11 27(654) 15-DEC-77 08:29 PAGE 248

SEQ 0265

	8676	8693	8721	8727	8734	8739	8764	8779	8807	8824	8838	8866	8920	8939	8944
CLR	8953	647	648	668	683	698	703	839	905	1020	1075	1130	1185	1240	1295
	634	1405	1460	1515	1570	1625	1680	1735	1790	1845	1900	1955	2010	2065	2120
	2175	2230	2285	2340	2395	2450	2505	2562	2618	2674	2730	2786	2842	2898	2954
	3010	3065	3120	3175	3230	3285	3340	3395	3450	3493	3499	3539	3585	3639	3645
	3682	3732	3778	3850	3873	3936	3941	4014	4082	4161	4169	4214	4222	4267	4275
	4320	4328	4373	4381	4426	4434	4480	4489	4541	4595	4650	4711	4774	4783	4843
	4852	4901	4949	5069	5134	5157	5163	5169	5192	5226	5288	5292	5380	5449	5460
	5489	5499	5539	5553	5596	5610	5653	5667	5710	5724	5767	5781	5824	5838	5895
	5980	6039	6150	6261	6372	6485	6599	6713	6827	6931	6932	6988	6996	7085	7093
	7111	7188	7196	7203	7281	7289	7383	7391	7557	7652	7712	7715	7799	7814	7837
	7838	7884	7885	8155	8450	8459	8545	8582	8583	8587	8591	8599	8716	8758	8776
	8800	8821	8837	8890	8893	8917									
CLRB	7741	7798	7981	8042	8068	8119	8120	8121							
CMP	635	658	696	1006	1061	1115	1171	1226	1281	1336	1391	1446	1501	1556	1611
	1666	1721	1776	1831	1886	1941	1996	2051	2106	2161	2216	2271	2326	2381	2436
	2491	2548	2604	2660	2716	2772	2828	2884	2940	2996	3051	3106	3161	3216	3271
	3326	3381	3436	3551	3601	3698	3748	3894	3969	4123	4796	4865	5095	5116	5417
	5993	6082	6109	6193	6220	6304	6331	6415	6442	6530	6558	6644	6672	6758	6786
	6872	6900	7490	7492	7733	7782	7806	7868	7874	7894	7901	7913	7915	7945	7951
CMPB	7954	7956	7969	8448	8512	8589	8595	8597	8761	8804	8834				
	5330	7623	7788	7792	7876	7908	7973	7979	8020	8035	8037	8045	8066	8070	8088
DEC	8484	8486	8491	8538	8565	8717	8930								
DEC8	6103	6214	6325	6436	6935	7680	8902								
EMT	7565	7576	8049	8052											
HALT	113														
INC	96	7500	7632	8016	8148	8170	8611	8738							
	694	704	3963	4170	4223	4276	4329	4382	4435	4485	4490	4546	5312	5324	5391
	5496	5554	5611	5668	5725	5782	5839	5908	6073	6184	6295	6406	6500	6521	6553
	6614	6635	6667	6728	6749	6781	6842	6863	6895	6933	7039	7048	7141	7150	7238
	7247	7340	7349	7444	7453	7571	7579	7614	7719	7805	7923	8118	8156	8442	8460
INCB	8493	8495	8543	8588	8600	8719	8725	8763	8806	8839					
IOT	5170	5500	7608	7810	8072	8463	8514	8609	8896						
JMP	114														
JSR	100	102	103	104	105	106	107	6950							
	759	761	763	765	767	769	805	807	844	846	889	891	908	928	930
	965	967	1004	1006	1024	1026	1059	1061	1079	1081	1114	1116	1134	1136	1169
	1171	1189	1191	1224	1226	1244	1246	1279	1281	1299	1301	1334	1336	1354	1356
	1389	1391	1409	1411	1444	1446	1464	1466	1499	1501	1519	1521	1554	1556	1574
	1576	1609	1611	1629	1631	1664	1666	1684	1686	1719	1721	1739	1741	1774	1776
	1794	1796	1829	1831	1849	1851	1884	1886	1904	1906	1939	1941	1959	1961	1994
	1996	2014	2016	2049	2051	2069	2071	2104	2106	2124	2126	2159	2161	2179	2181
	2214	2216	2234	2236	2269	2271	2289	2291	2324	2326	2344	2346	2379	2381	2399
	2401	2434	2436	2454	2456	2489	2491	2509	2511	2546	2548	2566	2568	2602	2604
	2622	2624	2658	2660	2678	2680	2714	2716	2734	2736	2770	2772	2790	2792	2826
	2828	2846	2848	2882	2884	2902	2904	2938	2940	2958	2960	2994	2996	3014	3016
	3049	3051	3069	3071	3104	3106	3124	3126	3159	3161	3179	3181	3214	3216	3234
	3236	3269	3271	3289	3291	3324	3326	3344	3346	3379	3381	3399	3401	3434	3436
	3454	3456	3496	3498	3503	3542	3548	3550	3588	3598	3600	3642	3644	3649	3685
	3693	3697	3735	3743	3747	3781	3783	3788	3792	3827	3829	3832	3834	3853	3876
	3878	3885	3887	3890	3894	3944	3946	3954	3959	3962	3968	4017	4020	4025	4027
	4030	4034	4051	4085	4094	4097	4099	4102	4106	4123	4164	4166	4175	4181	
	4217	4219	4222	4228	4234	4270	4272	4275	4281	4287	4323	4325	4328	4334	4340

MAINDEC-11-DRLPG-A MACY11 27(654) 15 DEC-77 08:29 PAGE 249
DRLPG.P11 CROSS REFERENCE TABLE

SEQ 0266

4376	4378	4381	4387	4393	4429	4431	4434	4440	4446	4483	4485	4488	4495	4500
4540	4544	4546	4549	4554	4559	4598	4601	4604	4606	4609	4611	4653	4656	4659
4661	4664	4666	4709	4714	4722	4724	4727	4730	4768	4777	4790	4783	4786	4788
4791	4796	4837	4846	4849	4863	4855	4857	4860	4865	4904	4907	4910	4912	4915
4917	4955	4958	4960	4963	4965	5005	5008	5010	5013	5015	5072	5074	5077	5079
5080	5083	5085	5088	5095	5116	5137	5160	5163	5166	5169	5175	5179	5195	5224
5229	5234	5237	5239	5242	5244	5295	5299	5306	5312	5315	5321	5324	5329	5383
5385	5388	5391	5394	5396	5547	5549	5552	5560	5565	5569	5575	5584	5492	5494
55659	55661	55663	55666	5574	5579	55716	55718	55720	55723	55731	55736	55773	55775	55777
5780	5788	5793	5830	5832	5834	5837	5845	5850	5898	5900	5902	5905	5908	5911
5914	5916	5919	5921	5980	5983	5985	5988	5993	6042	6044	6046	6049	6051	6054
6062	6065	6067	6081	6100	6103	6109	6153	6155	6157	6160	6162	6165	6173	6176
6178	6192	6211	6214	6220	6264	6266	6268	6271	6273	6276	6284	6287	6303	6436
6322	6325	6331	6375	6377	6379	6382	6384	6387	6395	6398	6400	6414	6553	6558
6442	6488	6490	6492	6495	6497	6500	6503	6509	6512	6514	6529	6550	6672	6716
6602	6604	6606	6609	6611	6614	6617	6623	6626	6628	6643	6664	6667	6672	6832
6718	6720	6723	6725	6728	6731	6737	6740	6742	6757	6778	6781	6786	6999	7001
6834	6837	6839	6842	6845	6851	6854	6856	6871	6892	6895	6900	6945	6999	7206
7013	7045	7018	7021	7096	7098	7111	7115	7117	7120	7123	7199	7201	7209	7426
7221	7292	7294	7299	7304	7308	7311	7322	7394	7396	7401	7404	7411	7414	7426
7620	7626	7912	8025	8044	8051	8058	8107	8451	8473	8516	8518	8520	8527	8554
8630	8634	8639	8643	8662	8665	8668	8682	8685	8699	8769	8777	8811	8822	8859
8933	8950	8985	8992	8995	8998	8999	8999	8999	8999	8999	8999	8999	8999	8999
633	637	639	640	641	642	643	644	645	646	650	651	654	655	656
657	662	664	665	666	671	681	682	689	690	691	692	695	699	700
706	708	710	712	714	716	718	720	722	724	726	727	728	729	751
752	797	802	837	882	884	921	923	958	960	996	1001	1051	1056	1106
1111	1161	1166	1216	1221	1271	1276	1276	1326	1331	1381	1386	1436	1441	1491
1546	1551	1601	1606	1656	1661	1711	1716	1766	1771	1821	1826	1876	1881	1931
1936	1986	1991	2041	2046	2096	2101	2151	2156	2206	2211	2261	2266	2316	2321
2371	2376	2426	2431	2481	2485	2538	2543	2594	2599	2650	2655	2706	2711	2762
2767	2818	2823	2874	2879	2930	2935	2986	2991	3041	3046	3096	3101	3151	3156
3206	3211	3261	3266	3316	3321	3321	3326	3426	3431	3487	3532	3543	3582	3593
3633	3679	3690	3729	3740	3785	3824	3882	3890	3934	3951	4017	4022	4091	4094
4156	4166	4209	4219	4262	4272	4315	4325	4368	4378	4421	4431	4475	4551	4598
4601	4653	4656	4719	4777	4780	4791	4846	4849	4850	4904	4907	4952	4955	5002
5005	5074	5077	5080	5091	5151	5160	5166	5221	5286	5296	5309	5385	5388	5444
5454	5482	5536	5549	5593	5606	5650	5663	5707	5720	5764	5777	5821	5834	5902
5905	5911	5977	5989	6031	6046	6056	6076	6095	6142	6157	6167	6187	6206	6253
6268	6278	6298	6317	6364	6379	6389	6409	6428	6476	6492	6503	6524	6545	6590
6606	6617	6638	6659	6704	6720	6731	6752	6773	6818	6834	6845	6866	6887	6938
6942	6989	7086	7108	7112	7189	7282	7296	7301	7384	7398	7401	7408	7468	7475
7485	7487	7540	7548	7549	7550	7556	7563	7581	7582	7583	7584	7585	7610	7615
7636	7639	7651	7656	7665	7670	7675	7677	7681	7702	7703	7704	7705	7706	7707
7708	7713	7716	7736	7742	7743	7744	7745	7746	7748	7749	7777	7778	7780	7783
7796	7808	7809	7812	7813	7816	7817	7830	7831	7832	7833	7834	7836	7851	7852
7853	7854	7855	7881	7905	7910	7939	7940	7967	7968	7983	7984	7985	7986	8018
8019	8024	8032	8047	8084	8085	8092	8096	8101	8102	8104	8106	8116	8122	8123
8137	8138	8139	8140	8141	8142	8143	8144	8145	8146	8147	8153	8154	8158	8159
8160	8161	8162	8163	8164	8165	8166	8184	8185	8186	8195	8196	8426	8441	8449
8458	8462	8471	8511	8546	8579	8580	8581	8585	8592	8603	8604	8627	8628	8631
8632	8635	8644	8659	8660	8666	8701	8715	8816	8817	8820	8836	8755	8766	8772
8773	8775	8796	8797	8799										

MJV8	8984	8990	753	754	7541	7542	7545	7546	7547	7551	7554	7555	7574	7617	7625	7711
	649	7714	7728	7731	7740	7811	7815	7839	7872	7889	7943	7949	7972	7977	8029	8057
	8065	8079	8080	8082	8187	8510	8515	8517	8700	8925	8988	8992	8995	8636	8638	8640
	8641	8642	8663	8664	8681	8683	8698									
NEG	7552	7710														
NOP	750	6930	6946	6947	6948											
RESET	6944	8856														
ROL	7558	7560	7561	7562	7564	7842	7844	7846								
RTI	663	730	7494	7586	7641	7750	7818	7856	7911	7959	7987	8034	8169	8197	8903	
RTS	7679	8074	8124	8190	8547	8567	8605	8645	8702	8730	8774	8818	8842	8868	8895	
SUB	8898	8999														
TRAP	3989	5350	7469	7486	7616	7717	8099									
TST	8199	8208	8209	8210	8211	8213	8215	8216	8217	8218	8219					
	673	807	846	891	930	967	1026	1081	1136	1191	1246	1301	1356	1411	1466	
	1521	1576	1631	1686	1741	1796	1851	1906	1961	2016	2071	2126	2181	2236	2291	
	2346	2401	2456	2511	2568	2624	2680	2736	2792	2848	2904	2960	3016	3071	3126	
	3181	3236	3291	3346	3401	3456	3503	3649	3792	3984	4175	4228	4281	4334	4387	
	4440	4495	4540	4559	4666	4709	4768	4837	4917	4965	5015	5175	5244	5464	5507	
	5560	5617	5674	5731	5788	5845	5921	6067	6178	6289	6400	6514	6628	6742	6856	
	7123	7569	7630	7637	7683	7722	7732	7779	7803	7850	7903	7918	8031	8039	8061	
	8094	8112	8114	8186	8608	8759	8767	8801	8810	8859	8886	8891				
TSTB	5179	5345	5401	5565	5622	5679	5736	5793	5850	7221	7322	7426	7724	7738	7790	
	7870	7886	7941	7947	8014	8063	8086	8097	8110	8540	8923					
.ASCII	310	311	8337													
.ASCIIZ	309	312	679	6953	7046	7053	7148	7155	7245	7252	7347	7354	7451	7458	7473	
	7481	7687	7991	7992	7993	7995	8173	8220	8225	8229	8233	8237	8241	8245	8249	
	8253	8257	8263	8269	8273	8278	8283	8289	8295	8301	8307	8313	8319	8325	8331	
	8346	8354	8357	8360	8366	8372	8446	8500	8504	8508	8736	8922	8946	8957		
.ASECT	14															
.BLKB	7990															
.BLKW	626															
.BYTE	225	7755	276	281	282	290	291	299	300	301	302	328	329	339	340	347
	348	276	350	351	353	354	6952	7587	7588	7589	7590	7627	7628	7988	7989	8125
.DSABL	8126	7928	8127													
.ENABL	30															
.END	9003	7861														
.ENDC	73	86	88	89	90	99	113	205	219	235	239	241	246	248	255	
	269	273	275	303	306	307	308	309	310	314	317	339	347	350	353	
	356	357	358	359	360	361	362	363	364	365	366	367	368	369	370	
	371	372	373	374	375	376	377	378	382	402	623	629	637	638	641	
	643	645	647	648	650	652	673	679	701	739	740	749	750	751	752	
	753	772	773	795	796	797	798	812	815	818	821	824	825	835	836	
	837	838	850	853	856	859	863	864	880	881	882	883	884	894	901	
	904	911	912	919	920	921	922	934	937	941	944	949	950	956	957	
	958	959	971	974	978	981	986	987	994	995	996	997	1009	1012	1015	
	1018	1029	1032	1035	1038	1041	1042	1049	1050	1051	1052	1064	1067	1070	1073	
	1084	1087	1090	1093	1096	1097	1104	1105	1106	1107	1119	1122	1125	1128	1139	
	1142	1145	1148	1151	1152	1159	1160	1161	1162	1174	1177	1180	1183	1194	1197	
	1200	1203	1206	1207	1214	1215	1216	1217	1229	1232	1235	1238	1249	1252	1255	
	1258	1261	1262	1269	1270	1271	1272	1284	1287	1290	1293	1304	1307	1310	1313	
	1316	1317	1324	1325	1326	1327	1339	1342	1345	1348	1359	1362	1365	1368	1371	
	1372	1379	1380	1381	1382	1394	1397	1400	1403	1414	1417	1420	1423	1426	1427	

1434	1435	1436	1437	1449	1452	1455	1458	1469	1472	1475	1478	1481	1482	1489
1490	1491	1492	1504	1507	1510	1513	1524	1527	1530	1533	1536	1537	1544	1545
1546	1547	1559	1562	1565	1568	1579	1582	1585	1588	1591	1592	1599	1600	1601
1602	1614	1617	1620	1623	1634	1637	1640	1643	1646	1647	1654	1655	1656	1657
1669	1672	1675	1678	1689	1692	1695	1698	1701	1702	1709	1710	1711	1712	1724
1727	1730	1733	1744	1747	1750	1753	1756	1757	1764	1765	1766	1767	1779	1782
1785	1788	1799	1802	1805	1808	1811	1812	1819	1820	1821	1822	1834	1837	1840
1843	1854	1857	1860	1863	1866	1867	1874	1875	1876	1877	1889	1892	1895	1898
1909	1912	1915	1918	1921	1922	1929	1930	1931	1932	1944	1947	1950	1953	1964
1967	1970	1973	1976	1977	1984	1985	1986	1987	1999	2002	2005	2008	2019	2022
2025	2028	2031	2032	2039	2040	2041	2042	2054	2057	2060	2063	2074	2077	2080
2083	2086	2087	2094	2095	2096	2097	2109	2112	2115	2118	2129	2132	2135	2138
2141	2142	2149	2150	2151	2152	2164	2167	2170	2173	2184	2187	2190	2193	2196
2197	2204	2205	2206	2207	2208	2209	2222	2225	2228	2239	2245	2248	2251	2252
2259	2260	2261	2262	2262	2274	2277	2280	2283	2294	2297	2303	2306	2307	2314
2315	2316	2317	2329	2332	2335	2338	2340	2349	2352	2355	2361	2362	2369	2426
2371	2372	2384	2387	2390	2393	2399	2404	2407	2410	2413	2416	2417	2480	2481
2427	2439	2442	2445	2448	2459	2462	2465	2468	2471	2472	2479	2480	2481	2482
2494	2497	2500	2503	2503	2514	2517	2520	2523	2528	2529	2536	2537	2538	2539
2554	2557	2560	2562	2563	2574	2577	2580	2584	2585	2592	2593	2594	2595	2607
2613	2616	2627	2627	2630	2633	2636	2640	2641	2648	2649	2650	2651	2663	2666
2672	2683	2686	2689	2689	2692	2696	2697	2704	2705	2706	2707	2719	2722	2725
2739	2742	2745	2748	2752	2753	2760	2761	2763	2763	2775	2778	2781	2784	2851
2798	2801	2804	2808	2809	2816	2817	2818	2819	2821	2831	2834	2837	2840	2851
2857	2860	2864	2865	2872	2873	2874	2875	2887	2887	2890	2893	2907	2910	2913
2916	2920	2921	2928	2929	2930	2931	2943	2943	2946	2949	2952	2963	2966	2969
2976	2977	2984	2985	2986	2987	2999	3002	3005	3008	3019	3022	3025	3028	3031
3032	3039	3040	3041	3042	3042	3054	3057	3060	3063	3074	3080	3083	3086	3087
3094	3095	3096	3097	3109	3112	3115	3118	3129	3132	3135	3138	3141	3142	3149
3150	3151	3152	3164	3167	3170	3173	3184	3187	3190	3193	3196	3197	3204	3205
3206	3207	3219	3222	3225	3228	3239	3242	3245	3248	3251	3252	3259	3260	3261
3262	3274	3277	3280	3283	3294	3297	3300	3303	3306	3307	3314	3315	3316	3317
3329	3332	3335	3338	3349	3352	3355	3358	3361	3362	3369	3370	3372	3384	3442
3387	3390	3393	3404	3407	3410	3413	3416	3417	3418	3425	3426	3439	3510	3514
3445	3448	3459	3462	3465	3468	3475	3476	3485	3486	3487	3488	3488	3510	3581
3517	3520	3521	3530	3531	3532	3533	3556	3559	3564	3567	3570	3634	3653	3660
3582	3583	3606	3609	3614	3617	3621	3622	3631	3632	3633	3717	3718	3722	3728
3663	3667	3668	3677	3678	3679	3680	3703	3706	3711	3714	3796	3799	3803	3806
3729	3730	3753	3756	3761	3764	3768	3769	3775	3776	3777	3868	3869	3870	3898
3810	3811	3818	3819	3820	3838	3841	3846	3849	3856	3857	3868	3869	3870	3898
3901	3908	3911	3915	3916	3932	3933	3934	3935	3973	3976	3980	3983	4000	4001
4010	4011	4012	4037	4040	4043	4046	4055	4058	4063	4066	4068	4069	4078	4079
4080	4109	4112	4115	4118	4127	4130	4138	4141	4146	4147	4154	4155	4156	4252
4186	4189	4192	4195	4199	4200	4207	4208	4209	4210	4239	4242	4245	4315	4316
4253	4260	4261	4262	4263	4292	4295	4298	4301	4305	4306	4313	4314	4404	4411
4345	4348	4351	4354	4358	4359	4366	4367	4368	4369	4398	4401	4404	4407	4411
4412	4419	4420	4421	4422	4451	4454	4457	4460	4464	4465	4473	4474	4475	4476
4505	4508	4513	4516	4520	4521	4530	4531	4532	4562	4565	4569	4572	4576	4577
4585	4586	4587	4614	4617	4620	4733	4736	4738	4639	4640	4641	4669	4672	4684
4687	4691	4692	4703	4704	4705	4733	4736	4738	4741	4745	4746	4762	4763	4764
4799	4802	4807	4810	4814	4815	4831	4832	4834	4841	4842	4843	4868	4885	4886
4893	4894	4895	4920	4923	4927	4930	4933	4934	4941	4942	4943	4968	4971	4975

MAINDEC-11-DRLPG-A
DRLPG.P11 MACY11 27(654) CROSS REFERENCE TABLE

15-DEC-77 08:29 PAGE 252

SEQ 0269

5185	5188	5191	5201	5202	5217	5218	5219	5247	5250	5263	5266	5270	5271	5284	
5285	5286	5287	5333	5336	5340	5343	5357	5358	5368	5369	5370	5404	5407	5410	
5413	5421	5424	5427	5430	5434	5435	5442	5443	5444	5445	5468	5471	5474	5477	
5479	5480	5481	5482	5483	5510	5513	5517	5520	5526	5527	5534	5535	5536	5537	
5570	5573	5576	5579	5583	5584	5591	5592	5593	5594	5627	5630	5633	5636	5640	
5641	5648	5649	5650	5651	5684	5687	5690	5693	5697	5698	5705	5706	5707	5708	
5741	5744	5747	5750	5754	5755	5805	5861	5864	5868	5869	5872	5878	5879	5811	
5812	5819	5820	5821	5822	5967	5968	5969	5997	6000	6006	6009	6016	6017	6029	
5928	5939	5942	5950	5951	6088	6091	6094	6113	6116	6120	6123	6127	6140	6141	
6030	6031	6032	6085	6202	6205	6224	6227	6231	6234	6238	6239	6251	6252	6253	
6142	6143	6196	6199	6316	6335	6338	6342	6345	6349	6350	6362	6363	6364	6365	
6254	6307	6310	6313	6446	6449	6453	6456	6461	6462	6474	6475	6476	6477	6533	
6418	6421	6424	6427	6565	6569	6572	6575	6576	6588	6589	6590	6591	6647	6650	
6536	6540	6543	6562	6683	6686	6689	6690	6702	6703	6704	6705	6761	6764	6768	
6654	6657	6676	6679	6797	6800	6803	6804	6816	6817	6818	6819	6875	6878	6882	
6771	6790	6793	6797	6922	6923	6924	6926	6928	6931	6937	6940	6941	6942	6944	
6904	6907	6911	6914	7024	7027	7031	7034	7046	7053	7127	7130	7133	7136	7148	
6950	6952	6955	7024	7233	7245	7252	7325	7328	7332	7335	7347	7354	7429	7436	
7224	7227	7230	7233	7465	7473	7481	7497	7500	7506	7509	7518	7595	7598	7615	
7439	7451	7458	7465	7621	7630	7641	7642	7645	7660	7689	7692	7759	7762	7774	
7620	7621	7622	7630	7788	7790	7792	7794	7801	7805	7810	7812	7816	7820	7825	
7785	7861	7862	7864	7892	7928	7932	7960	7961	7968	7970	7973	7975	7991	7997	
8000	8029	8079	8080	8083	8110	8125	8136	8145	8146	8152	8158	8159	8169	8176	
8179	8185	8188	8207	8208	8209	8210	8211	8212	8213	8214	8215	8216	8217	8218	
8219	8446	8476	8483	8500	8504	8508	8530	8537	8557	8564	8671	8678	8688	8695	
8736	8906	8922	8946												
.EQUIV	113	114	122	167	168	169	170	171	172	173	174	175	176	195	196
.EVEN	197	198	199	200	201	202	203	204							
8128	8175	8377	8446	8500	8504	8508	8736	8922	8946	8960	8960	7458	7473	7481	7688
.GLOBL	14														
.IDENT	30														
.IF	69	86	87	88	89	90	99	111	177	205	234	237	239	245	247
254	268	272	274	303	306	307	308	309	313	314	316	339	347	350	
353	356	357	358	359	360	361	362	363	364	365	366	367	368	369	
370	371	372	373	374	375	376	377	378	382	620	629	632	637	639	
641	643	645	647	648	650	668	678	701	738	740	749	751	752	753	
771	773	795	797	798	812	815	818	821	823	825	835	837	838	850	
853	856	859	862	864	880	882	883	894	897	901	904	910	912	919	
921	922	934	937	941	944	948	950	956	958	959	971	974	978	981	
985	987	994	996	997	1009	1012	1015	1018	1029	1032	1035	1038	1040	1042	
1049	1051	1052	1064	1067	1070	1073	1084	1087	1090	1093	1095	1097	1104	1106	
1107	1119	1122	1125	1128	1139	1142	1145	1148	1150	1152	1159	1161	1162	1174	
1177	1180	1183	1194	1197	1200	1203	1205	1207	1214	1216	1217	1229	1232	1235	
1238	1249	1252	1255	1258	1260	1262	1269	1271	1272	1284	1287	1290	1293	1304	
1307	1310	1313	1315	1317	1324	1326	1327	1339	1342	1345	1348	1359	1362	1365	
1368	1370	1372	1379	1381	1382	1394	1397	1400	1403	1414	1417	1420	1423	1425	
1427	1434	1436	1437	1449	1452	1455	1458	1469	1472	1475	1478	1480	1482	1489	
1491	1492	1504	1507	1510	1513	1524	1527	1530	1533	1535	1537	1544	1546	1547	
1559	1562	1565	1568	1579	1582	1585	1588	1590	1592	1599	1601	1602	1614	1617	
1620	1623	1634	1637	1640	1643	1645	1647	1654	1656	1657	1669	1672	1675	1678	
1689	1692	1695	1698	1700	1702	1709	1711	1712	1724	1727	1730	1733	1744	1747	
1750	1753	1755	1757	1764	1766	1767	1779	1782	1785	1788	1799	1802	1805	1808	

1810	1812	1819	1821	1822	1834	1837	1840	1843	1854	1857	1860	1863	1865	1867
1874	1876	1877	1889	1892	1895	1898	1909	1912	1915	1918	1920	1922	1929	1931
1932	1944	1947	1950	1953	1964	1967	1970	1973	1975	1977	1984	1986	1987	1999
2002	2005	2008	2019	2022	2025	2028	2030	2032	2039	2041	2042	2054	2057	2060
2063	2074	2077	2080	2083	2085	2087	2094	2096	2097	2109	2112	2115	2118	2129
2132	2135	2138	2140	2142	2149	2151	2152	2164	2167	2170	2173	2184	2187	2190
2193	2195	2197	2204	2206	2207	2219	2222	2225	2228	2239	2242	2245	2248	2250
2252	2259	2261	2262	2274	2277	2280	2283	2352	2358	2360	2362	2369	2371	2372
2316	2317	2329	2332	2335	2404	2407	2410	2413	2415	2424	2426	2427	2439	2442
2384	2387	2390	2393	2462	2465	2527	2529	2536	2538	2554	2557	2560	2571	2574
2445	2448	2459	2523	2585	2592	2594	2663	2666	2669	2686	2689	2692	2695	2697
2514	2517	2520	2583	2650	2651	2722	2725	2728	2739	2748	2751	2753	2760	2762
2577	2580	2641	2648	2719	2784	2785	2854	2860	2863	2872	2875	2887	2890	2893
2639	2704	2706	2707	2781	2784	2795	2798	2801	2865	2872	2875	2887	2890	2893
2763	2775	2778	2840	2851	2854	2916	2919	2921	2928	2943	3005	3019	3022	3025
2834	2837	2907	2910	2913	2977	2984	2986	2987	2999	3005	3077	3080	3083	3085
2896	2969	2972	2975	3032	3039	3041	3042	3054	3057	3060	3063	3074	3138	3142
3028	3030	3032	3039	3094	3096	3164	3167	3170	3173	3180	3187	3190	3204	3206
3087	3151	3152	3164	3167	3225	3228	3239	3303	3305	3314	3316	3317	3329	3335
3219	3222	3225	3294	3297	3300	3303	3305	3369	3371	3372	3384	3390	3404	3407
3280	3349	3352	3413	3417	3425	3428	3429	3510	3514	3517	3519	3521	3532	3533
3410	3474	3476	3485	3487	3488	3507	3509	3582	3583	3606	3609	3617	3620	3631
3559	3633	3634	3564	3567	3569	3571	3574	3663	3666	3677	3679	3703	3706	3711
3716	3718	3727	3729	3730	3753	3756	3761	3764	3841	3846	3849	3775	3777	3796
3803	3806	3809	3811	3818	3820	3832	3834	3934	3935	3973	3976	3980	3999	4001
3901	4012	4037	4040	4043	4046	4055	4058	4063	4066	4067	4069	4078	4080	4112
4115	4198	4200	4207	4210	4210	4239	4242	4315	4316	4345	4348	4351	4357	4366
4295	4369	4369	4398	4401	4404	4407	4410	4508	4513	4419	4421	4451	4457	4460
4463	4522	4473	4475	4476	4476	4506	4508	4614	4617	4516	4519	4521	4532	4562
4569	4672	4575	4577	4585	4587	4703	4705	4733	4736	4738	4741	4744	4746	4764
4684	4799	4687	4690	4692	4813	4815	4831	4833	4868	4871	4876	4884	4886	4893
4802	4920	4807	4923	4927	4930	4932	4934	4941	4943	4968	4971	4975	4978	4981
4993	5124	5018	5021	5024	5027	5030	5032	5032	5051	5053	5098	5101	5108	5121
5219	5247	5130	5133	5138	5263	5266	5269	5271	5284	5286	5333	5336	5340	5343
5358	5445	5368	5468	5471	5504	5527	5547	5576	5579	5582	5427	5433	5435	5444
5534	5636	5536	5537	5570	5573	5576	5580	5651	5684	5687	5591	5594	5627	5525
5636	5741	5639	5641	5648	5650	5653	5755	5762	5764	5765	5693	5696	5705	5708
5819	5821	5822	5821	5855	5858	5861	5864	5867	5869	5877	5801	5804	5810	5812
5949	6091	5951	6094	5967	5969	5997	6000	6006	6009	6017	6029	6031	6032	6085
6224	6227	6231	6113	6116	6234	6237	6239	6251	6253	6254	6310	6313	6316	6205

MAINDEC-11-DRLPG-A MACY11 27(654) 15-DEC-77 08:29 PAGE 254
 DRLPG.P11 CROSS REFERENCE TABLE

SEQ 0271

6342	6345	6348	6350	6362	6364	6365	6418	6421	6424	6427	6446	6449	6453	6456	
6460	6462	6474	6476	6477	6533	6536	6540	6543	6562	6565	6569	6572	6574	6576	
6588	6590	6591	6647	6650	6654	6657	6676	6679	6683	6686	6688	6690	6702	6704	
6705	6761	6764	6768	6771	6790	6814	6821	6800	6802	6804	6816	6818	6819	6875	
6878	6882	6885	6904	6907	6911	6914	6921	6922	6923	6924	6925	6926	6930	6936	
6939	6941	6942	6944	6950	6952	6953	6955	7024	7027	7031	7034	7045	7052	7127	
7130	7133	7136	7147	7154	7224	7227	7230	7233	7244	7251	7255	7282	7332	7335	
7346	7353	7429	7432	7436	7439	7450	7457	7465	7472	7480	7497	7500	7506	7509	
7517	7594	7597	7608	7611	7618	7620	7621	7623	7630	7634	7641	7642	7644	7659	
7675	7691	7758	7761	7766	7772	7784	7786	7787	7788	7790	7791	7792	7801	7803	
7811	7813	7818	7819	7820	7822	7825	7837	7860	7862	7863	7864	7892	7931	7932	
7960	7968	7969	7973	7974	7990	7991	7997	7999	8020	8028	8080	8083	8110	8125	
8135	8145	8146	8151	8158	8159	8167	8169	8173	8178	8184	8188	8199	8208	8209	
8210	8211	8212	8213	8215	8216	8217	8218	8219	8445	8475	8481	8499	8503	8507	
8529	8535	8556	8562	8670	8676	8687	8693	8735	8906	8921	8945				
. IFF	86	88	89	90	111	238	239	241	246	248	255	269	272	275	303
	314	317	637	738	739	740	750	751	772	773	796	797	824	825	836
837	863	864	881	882	911	912	920	921	949	950	957	958	986	987	
995	996	1041	1042	1050	1051	1096	1097	1105	1106	1151	1152	1160	1161	1206	
1207	1215	1216	1261	1262	1270	1271	1316	1317	1325	1326	1371	1372	1380	1381	
1426	1427	1435	1436	1481	1482	1490	1491	1536	1537	1545	1546	1591	1592	1600	
1601	1646	1647	1655	1656	1701	1702	1710	1711	1756	1757	1765	1766	1811	1812	
1820	1821	1866	1867	1875	1876	1921	1922	1930	1931	1976	1977	1985	1986	2031	
2032	2040	2041	2086	2087	2095	2096	2141	2142	2150	2151	2196	2197	2205	2206	
2251	2252	2260	2261	2306	2307	2315	2316	2361	2362	2370	2371	2416	2417	2425	
2426	2471	2472	2480	2481	2528	2529	2537	2538	2584	2585	2593	2594	2640	2641	
2649	2650	2696	2697	26920	26921	2705	2706	2752	2761	2762	2808	2817	2818	2864	
2865	2873	2874	28920	2921	3141	3142	3150	3151	3196	3197	3205	3206	3251	3260	
3086	3087	3095	3096	3315	3316	3361	3362	3370	3371	3416	3417	3425	3426	3475	
3261	3306	3307	3315	3521	3531	3532	3570	3571	3581	3582	3621	3632	3633	3667	
3486	3487	3520	3521	3717	3718	3728	3729	3768	3769	3776	3777	3810	3811	3820	
3668	3678	3679	3717	3718	3728	3729	3768	3769	3935	4000	4011	4012	4068	4069	
3856	3857	3869	3870	3915	3916	3933	3934	4200	4208	4209	4252	4253	4261	4262	
4079	4080	4146	4147	4155	4156	4199	4200	4411	4416	4420	4421	4464	4465	4474	
4306	4314	4315	4358	4359	4367	4368	4411	4416	4627	4628	4640	4641	4691	4692	
4520	4521	4531	4532	4576	4577	4586	4587	4832	4833	4885	4886	4894	4895	4933	
4705	4745	4746	4763	4764	4814	4815	4832	5032	5052	5053	5139	5140	5150	5201	
4942	4943	4982	4983	4994	4995	5031	5032	5287	5357	5358	5369	5370	5434	5443	
5202	5218	5219	5270	5271	5285	5286	5287	5527	5535	5536	5583	5584	5592	5593	
5444	5445	5479	5480	5697	5698	5706	5707	5754	5755	5763	5764	5811	5812	5821	
5641	5649	5650	5679	5879	5950	5951	5968	5969	6016	6017	6030	6031	6127	6141	
5868	5869	5878	5879	6253	6253	6349	6350	6363	6364	6461	6462	6475	6575	6576	
6142	6238	6239	6252	6253	6703	6704	6803	6804	6817	6818	6922	6925	6930	6940	
6589	6590	6689	6690	7597	7611	7641	7642	7645	7660	7689	7692	7759	7785	7788	
6952	7518	7519	7823	7861	7864	7932	7934	7939	7960	7961	7970	7974	7991	8000	
7792	8136	8152	8169	8179	8185	8475	8481	8529	8535	8556	8562	8670	8676	8687	
8136	679	7046	7053	7148	7155	7245	7252	7347	7354	7451	7458	7473	7481	7800	
. IFT	7841	7857	7858	7934	7939	8446	8500	8504	8508	8736	8922	8946	7620	7798	
. IFTF	679	7046	7053	7148	7155	7245	7252	7347	7354	7451	7458	7473	7481		
. IIF	7837	7841	7857	7879	7932	7935	8446	8500	8504	8508	8736	8922	8946		
. IIF	68	73	78	79	83	84	85	86	89	90	96	313	317	641	
7601	647	648	650	651	6923	6924	6931	6932	6952	6955	7476	7488	7598	7600	
7602	7607	7633	7641	7642	7657	7682	7682	7762							

NOS

MAINDEC-11-DRLPG-A
DRLPG.P11 CROSS REFERENCE TABLE

MACY11 27(654) 15-DEC-77 08:29 PAGE 255

SEQ 0272

7799	7800	7816	7819	7820	7861	7882	7983	7991	7997	8076	8207	8208	8209	8210
8211	8213	8215	8216	8217	8218	8219	8938							
. IRP	382	629	738	771	823	862	910	948	985	1040	1095	1150	1205	1260
	1370	1425	1480	1535	1590	1645	1700	1755	1810	1865	1920	1975	2030	2140
	2195	2250	2305	2360	2415	2470	2527	2583	2639	2695	2751	2807	2863	2975
	3030	3085	3140	3195	3250	3305	3360	3415	3474	3519	3569	3620	3666	3716
	3809	3855	3914	3999	4067	4145	4198	4251	4304	4357	4410	4463	4519	4575
	4690	4744	4813	4884	4932	4981	5030	5138	5200	5269	5356	5433	5478	5525
	5639	5696	5753	5810	5867	5949	6015	6126	6237	6348	6460	6574	6688	6802
	7702	7742	7832	7853	8084	8085	8106	8122	8123	8139	8145	8158	8159	8210
. LIST	14	30	89	96	219	303	305	306	307	314	317	629	652	679
	751	759	761	763	765	767	769	771	797	805	807	812	815	821
	823	837	844	846	850	853	856	859	862	882	889	891	894	897
	904	908	910	921	928	930	934	937	941	944	948	958	965	967
	974	978	981	984	985	996	997	1004	1006	1009	1012	1015	1018	1024
	1029	1032	1035	1038	1039	1040	1051	1052	1059	1061	1064	1067	1070	1073
	1081	1084	1087	1090	1093	1094	1095	1106	1107	1114	1116	1119	1122	1125
	1134	1136	1139	1142	1145	1148	1149	1150	1161	1162	1169	1171	1174	1177
	1183	1189	1191	1194	1197	1200	1203	1204	1205	1216	1217	1224	1226	1229
	1235	1238	1244	1246	1249	1252	1255	1258	1259	1260	1271	1272	1279	1281
	1287	1290	1293	1299	1301	1304	1307	1310	1313	1314	1315	1326	1327	1334
	1339	1342	1345	1348	1354	1356	1359	1362	1365	1368	1369	1370	1381	1389
	1391	1394	1397	1400	1403	1409	1411	1414	1417	1420	1423	1424	1425	1436
	1444	1446	1449	1452	1455	1458	1464	1466	1469	1472	1475	1478	1479	1480
	1492	1499	1501	1504	1507	1510	1513	1519	1521	1524	1527	1530	1533	1534
	1546	1547	1554	1556	1559	1562	1565	1568	1574	1576	1579	1582	1585	1588
	1590	1601	1602	1609	1611	1614	1617	1620	1623	1629	1631	1634	1637	1640
	1644	1645	1656	1657	1664	1666	1669	1672	1675	1678	1684	1686	1689	1692
	1698	1699	1700	1711	1712	1719	1721	1724	1727	1730	1733	1739	1741	1744
	1750	1753	1754	1755	1766	1767	1774	1776	1779	1782	1785	1788	1794	1799
	1802	1805	1808	1809	1810	1821	1822	1829	1831	1834	1837	1840	1843	1849
	1854	1857	1860	1863	1864	1865	1876	1877	1884	1886	1889	1892	1895	1898
	1906	1909	1912	1915	1918	1919	1920	1931	1932	1939	1941	1944	1947	1950
	1959	1961	1964	1967	1970	1973	1974	1975	1986	1987	1994	1996	1999	2002
	2008	2014	2016	2019	2022	2025	2028	2029	2030	2041	2042	2049	2051	2054
	2060	2063	2069	2071	2074	2077	2080	2083	2084	2085	2096	2097	2104	2106
	2112	2115	2118	2124	2126	2129	2132	2135	2138	2139	2140	2151	2152	2159
	2164	2167	2170	2173	2179	2208	2234	2236	2239	2242	2245	2248	2250	2261
	2216	2219	2222	2224	2225	2228	2283	2289	2291	2294	2297	2300	2303	2316
	2269	2271	2274	2326	2329	2332	2335	2338	2344	2346	2349	2352	2355	2359
	2317	2324	2329	2379	2381	2384	2387	2390	2393	2399	2401	2404	2410	2414
	2371	2372	2427	2434	2436	2439	2491	2494	2497	2500	2503	2509	2511	2517
	2415	2426	2481	2482	2489	2538	2539	2546	2548	2551	2554	2557	2560	2568
	2469	2470	2526	2527	2582	2583	2594	2595	2602	2604	2607	2610	2613	2622
	2523	2577	2580	2633	2636	2638	2639	2650	2651	2658	2660	2663	2666	2678
	2627	2630	2683	2686	2689	2692	2745	2748	2750	2751	2762	2774	2775	2781
	2680	2734	2736	2739	2742	2795	2798	2801	2804	2806	2807	2818	2826	2834
	2784	2790	2792	2846	2851	2854	2907	2910	2913	2916	2919	2924	2930	2940
	2837	2840	2893	2896	2902	2904	2958	2960	2963	2966	2969	2972	2975	2987
	2890	2943	2946	2949	3002	3005	3008	3014	3016	3019	3022	3028	3030	3042

A	CROSS REFERENCE TABLE
3049	3051
3097	3104
3151	3152
3195	3206
3249	3250
3303	3304
3355	3358
3407	3410
3459	3462
3532	3542
3614	3617
3697	3703
3777	3781
3838	3841
3908	3911
4012	4017
4066	4067
4130	4138
4196	4198
4270	4272
4334	4340
4401	4404
4463	4475
4546	4549
4611	4614
4684	4687
4764	4768
4837	4846
4907	4910
4963	4965
5024	5027
5111	5116
5182	5185
5250	5263
5340	5343
5413	5417
5477	5478
5545	5547
5606	5609
5674	5679
5744	5744
5804	5807
5867	5879
5942	5949
6042	6044
6103	6109
6173	6176
6235	6237
6313	6316
6382	6384
6449	6453
6529	6533
6604	6606
6667	6672
3054	3106
3159	3161
3207	3214
3261	3262
3305	3316
3359	3414
3465	3468
3548	3550
3620	3633
3706	3711
3783	3788
3846	3849
3914	3934
4020	4025
4080	4085
4141	4143
4209	4217
4275	4281
4345	4348
4407	4408
4483	4488
4554	4559
4617	4620
4690	4705
4777	4780
4849	4852
4912	4915
4968	4971
5030	5121
5188	5266
5356	5370
5421	5424
5482	5492
5549	5552
5617	5684
5747	5750
5808	5810
5898	5900
5969	5980
6046	6049
6113	6116
6178	6192
6253	6264
6322	6325
6387	6395
6456	6460
6536	6540
6609	6611
6676	6679
3057	3060
3109	3112
3159	3164
3207	3216
3261	3269
3305	3317
3359	3371
3414	3415
3468	3469
3550	3556
3633	3642
3711	3714
3788	3792
3849	3853
3934	3944
4025	4027
4085	4094
4143	4145
4209	4217
4275	4281
4348	4351
4408	4410
4488	4495
4559	4562
4620	4623
4705	4709
4780	4783
4849	4855
4912	4917
4968	4975
5030	5072
5188	5195
5356	5286
5421	5383
5482	5427
5549	5494
5617	5560
5747	5592
5808	5690
5898	5751
5969	5821
6046	5902
6113	5983
6178	6051
6253	6120
6322	6196
6387	6266
6456	6331
6536	6398
6609	6476
6676	6543
3063	3112
3106	3115
3159	3167
3207	3219
3261	3224
3305	3324
3359	3372
3414	3426
3468	3487
3550	3559
3633	3644
3711	3716
3788	3796
3849	3855
3934	3946
4025	4030
4085	4097
4143	4156
4209	4222
4275	4292
4348	4354
4408	4421
4488	4495
4559	4565
4620	4626
4705	4714
4780	4786
4849	4857
4912	4920
4968	4978
5030	5074
5188	5130
5356	5195
5421	5286
5482	5383
5549	5430
5617	5494
5747	5560
5808	5620
5898	5753
5969	5905
6046	5985
6113	6054
6178	6123
6253	6196
6322	6268
6387	6331
6456	6398
6536	6476
6609	6543
6676	6614
3069	3118
3106	3120
3159	3173
3207	3222
3261	3224
3305	3326
3359	3372
3414	3427
3468	3487
3550	3564
3633	3649
3711	3729
3788	3799
3849	3876
3934	3954
4025	4037
4085	4099
4143	4164
4209	4228
4275	4295
4348	4357
4408	4429
4488	4451
4559	4569
4620	4641
4705	4722
4780	4788
4849	4865
4912	4927
4968	4981
5030	5072
5188	5137
5356	5200
5421	5133
5482	5195
5549	5295
5617	5299
5747	5388
5808	5433
5898	5444
5969	5507
6046	5573
6113	5630
6178	5693
6253	5753
6322	5830
6387	5905
6456	5988
6536	6054
6609	6124
6676	6196
3071	3124
3106	3126
3159	3179
3207	3228
3261	3280
3305	3332
3359	3384
3414	3434
3468	3496
3550	3567
3633	3653
3711	3735
3788	3803
3849	3876
3934	3959
4025	4037
4085	4099
4143	4164
4209	4228
4275	4295
4348	4357
4408	4429
4488	4451
4559	4569
4620	4641
4705	4722
4780	4788
4849	4865
4912	4927
4968	4981
5030	5072
5188	5137
5356	5200
5421	5133
5482	5195
5549	5295
5617	5388
5747	5433
5808	5507
5898	5573
5969	5630
6046	5693
6113	6196
6178	6268
6253	6331
6322	6398
6387	6476
6456	6543
6536	6614
6609	6686
6676	6688
3074	3126
3109	3179
3159	3228
3207	3280
3261	3332
3305	3384
3359	3434
3414	3496
3468	3567
3550	3653
3633	3735
3711	3803
3788	3876
3849	3959
3934	4037
4025	4099
4085	4164
4143	4228
4209	4295
4275	4357
4348	4429
4408	4451
4488	4569
4559	4641
4620	

6737	6740	6742	6757	6761	6764	6768	6771	6778	6781	6786	6790	6793	6797	6800
6802	6818	6830	6832	6834	6837	6839	6842	6845	6851	6854	6856	6859	6871	6878
6882	6885	6892	6895	6900	6904	6907	6911	6914	6931	6944	6999	7001	7013	7015
7018	7021	7024	7027	7031	7034	7046	7053	7096	7098	7111	7115	7117	7120	7123
7127	7130	7133	7136	7148	7155	7199	7201	7206	7209	7221	7224	7227	7230	7233
7245	7252	7292	7294	7299	7304	7308	7311	7322	7325	7328	7332	7335	7347	7354
7394	7396	7401	7404	7411	7414	7426	7429	7432	7436	7439	7451	7458	7466	7473
7481	7497	7500	7506	7509	7641	7766	7960	8199	8207	8208	8209	8210	8211	8212
8213	8214	8215	8216	8217	8218	8219	8220	8446	8500	8504	8508	8736	8859	8922
8946														
17	18	19	20	22	24	25	26	27	28	29	30	90	225	226
227	229	231	236	417	628	668	736	737	770	822	861	909	947	983
984	2524	3473	3619	3766	3808	3854	3913	3998	4067	4142	4144	4197	4250	4303
4356	4409	4462	4518	4574	4625	4689	4743	4812	4882	4883	4931	4980	5029	5137
5199	5268	5355	5432	5522	5523	5580	5637	5694	5751	5808	5866	5947	6012	6013
6124														
30	219	314	652											
14	30	89	96	219	303	305	306	307	314	317	629	652	679	738
751	759	761	763	765	767	769	771	797	805	807	812	815	818	821
823	837	844	846	850	853	856	859	862	882	889	891	894	897	901
904	908	910	921	928	930	934	937	941	944	948	958	965	967	971
974	978	981	984	985	996	997	1004	1006	1009	1012	1015	1018	1024	1026
1029	1032	1035	1038	1039	1040	1051	1052	1059	1061	1064	1067	1070	1073	1079
1081	1084	1087	1090	1093	1094	1095	1106	1107	1114	1116	1119	1122	1125	1128
1134	1136	1139	1142	1145	1148	1149	1150	1161	1162	1169	1171	1174	1177	1180
1183	1189	1191	1194	1197	1200	1203	1204	1205	1216	1217	1224	1226	1229	1232
1235	1238	1244	1246	1249	1252	1255	1258	1259	1260	1271	1272	1279	1281	1284
1289	1290	1293	1299	1301	1304	1307	1310	1313	1314	1315	1326	1327	1334	1336
1339	1342	1345	1348	1354	1358	1359	1362	1365	1368	1369	1370	1381	1388	1389
1391	1394	1397	1400	1403	1409	1411	1414	1417	1420	1423	1424	1425	1436	1437
1444	1446	1449	1452	1455	1458	1464	1466	1469	1472	1475	1478	1479	1480	1491
1492	1499	1501	1504	1507	1510	1513	1519	1521	1524	1527	1530	1533	1534	1535
1546	1547	1554	1556	1559	1562	1565	1568	1574	1576	1579	1582	1585	1588	1589
1590	1601	1602	1609	1611	1614	1617	1620	1623	1629	1631	1634	1637	1643	1643
1644	1645	1656	1657	1664	1666	1669	1672	1675	1678	1684	1686	1689	1695	1744
1698	1699	1700	1711	1712	1718	1721	1724	1726	1729	1730	1733	1738	1794	1796
1750	1753	1754	1755	1766	1767	1774	1776	1779	1782	1785	1788	1843	1849	1849
1802	1805	1808	1809	1810	1821	1822	1829	1831	1834	1837	1840	1843	1849	1851
1854	1857	1860	1863	1864	1865	1876	1877	1884	1886	1889	1892	1895	1898	1904
1909	1909	1912	1915	1918	1920	1923	1931	1932	1939	1941	1944	1947	1950	1953
1959	1961	1964	1967	1970	1973	1974	1975	1986	1987	1994	1996	1999	2002	2005
2008	2014	2016	2019	2020	2022	2028	2029	2030	2034	2041	2042	2049	2051	2057
2060	2063	2069	2071	2074	2077	2080	2083	2084	2085	2096	2097	2104	2109	2115
2112	2115	2118	2124	2125	2126	2128	2129	2132	2135	2139	2140	2149	2151	2161
2164	2167	2170	2172	2173	2178	2184	2187	2190	2193	2197	2205	2206	2207	2214
2269	2271	2274	2275	2277	2280	2283	2287	2290	2294	2297	2304	2305	2308	2316
2317	2324	2326	2329	2381	2434	2436	2439	2442	2446	2449	2454	2456	2459	2468
2415	2426	2427	2481	2482	2527	2538	2539	2546	2551	2554	2557	2560	2566	2571
2462	2524	2526	2580	2633	2636	2638	2639	2650	2651	2660	2663	2666	2672	2678

2680	2683	2686	2689	2692	2694	2695	2706	2707	2714	2716	2719	2722	2725	2728
22734	22736	22739	22742	22745	22748	22750	22751	22752	22763	22770	22772	22775	22778	22781
22784	22790	22846	22848	22902	22904	22907	22908	22909	22918	22919	22926	22928	22931	22934
22837	22840	22846	22848	22952	22958	22960	22963	22966	22972	22974	22975	22982	22984	22987
22890	22893	22898	22949	22952	22958	22960	22963	22966	22972	22974	22975	22982	22984	22987
22943	22946	22949	22952	22958	22960	22963	22966	22969	22972	22974	22975	22982	22984	22987
22996	22999	23002	23005	23007	23008	23014	23016	23019	23022	23025	23028	23029	23030	23032
23049	3051	3054	3057	3109	3112	3115	3118	3124	3126	3129	3132	3135	3138	3140
3097	3104	3106	3109	3161	3164	3167	3170	3173	3179	3181	3184	3187	3190	3193
3151	3152	3159	3214	3216	3219	3222	3224	3225	3228	3234	3236	3239	3242	3245
3195	3206	3207	3261	3262	3269	3271	3274	3277	3280	3283	3289	3291	3294	3300
3249	3250	3259	3305	3316	3317	3324	3326	3329	3332	3335	3338	3344	3346	3349
3303	3304	3359	3359	3360	3371	3372	3379	3381	3384	3439	3442	3446	3448	3454
3355	3358	3412	3414	3468	3469	3474	3487	3496	3498	3503	3507	3510	3514	3517
3407	3410	3465	3465	3550	3556	3559	3564	3567	3569	3582	3588	3598	3600	3606
3459	3462	3548	3620	3633	3642	3644	3649	3653	3656	3660	3663	3666	3679	3685
3532	3542	3617	3706	3711	3714	3716	3729	3735	3743	3747	3753	3756	3761	3767
3614	3703	3781	3783	3788	3792	3796	3799	3803	3806	3809	3820	3827	3832	3834
3697	3781	3841	3846	3849	3853	3870	3876	3878	3885	3887	3890	3894	3898	3901
3838	3908	3911	3914	3934	3944	3946	3954	3959	3962	3968	3973	3976	3983	3999
4012	4017	4020	4080	4095	4097	4099	4099	4099	4099	4099	4099	4099	4099	4099
4066	4067	4138	4141	4209	4217	4219	4228	4228	4228	4228	4228	4228	4228	4228
4130	4198	4275	4346	4348	4351	4410	4421	4421	4421	4421	4421	4421	4421	4421
4196	4220	4340	4346	4408	4410	4414	4414	4414	4414	4414	4414	4414	4414	4414
4220	4334	4340	4346	4483	4485	4488	4495	4495	4495	4495	4495	4495	4495	4495
4334	4401	4463	4475	4483	4485	4488	4562	4562	4565	4569	4572	4575	4578	4581
4463	4546	4549	4554	4559	4562	4562	4565	4565	4569	4572	4575	4578	4581	4584
4546	4611	4614	4617	4620	4620	4623	4623	4626	4641	4653	4656	4659	4664	4669
4684	4687	4764	4770	4780	4783	4786	4788	4791	4796	4799	4802	4807	4810	4813
4764	4837	4846	4849	4852	4855	4855	4860	4865	4868	4871	4876	4884	4895	4904
4837	4907	4910	4912	4915	4917	4917	4918	4923	4923	4927	4930	4932	4943	4958
4963	5024	5027	5030	5053	5072	5074	5077	5080	5083	5085	5088	5095	5098	5101
5111	5116	5185	5188	5191	5191	5195	5195	5200	5205	5209	5214	5215	5219	5224
5182	5250	5340	5343	5417	5421	5424	5427	5427	5430	5433	5444	5452	5457	5462
5340	5413	5417	5428	5482	5556	5556	5560	5560	5565	5570	5573	5579	5580	5586
5413	5477	5545	5547	5609	5617	5617	5627	5627	5633	5634	5637	5640	5644	5647
5477	5545	5606	5674	5684	5687	5687	5690	5690	5694	5694	5696	5698	5702	5706
5606	5674	5744	5744	5750	5750	5751	5751	5754	5764	5764	5773	5777	5780	5788
5744	5804	5807	5807	5808	5810	5821	5821	5830	5832	5834	5845	5850	5855	5861
5804	5867	5879	5879	5900	5900	5905	5905	5908	5908	5914	5916	5919	5925	5939
5942	6042	5949	5969	5980	6049	6051	6120	6123	6124	6126	6126	6006	6009	6015
6042	6103	6044	6046	6113	6116	6116	6116	6116	6116	6116	6116	6085	6088	6094
6103	6173	6109	6176	6178	6192	6196	6196	6199	6202	6205	6211	6214	6220	6224

6235	6237	6253	6264	6266	6268	6271	6273	6276	6284	6287	6289	6303	6307
6313	6316	6322	6325	6331	6335	6338	6342	6345	6346	6348	6364	6375	6377
6382	6384	6387	6395	6398	6400	6414	6418	6421	6424	6427	6433	6436	6442
6449	6453	6456	6460	6476	6488	6490	6492	6495	6497	6500	6509	6512	6514
6529	6533	6536	6540	6543	6550	6553	6558	6562	6565	6569	6572	6574	6590
6604	6606	6609	6611	6614	6617	6623	6626	6628	6643	6647	6650	6654	6664
6667	6672	6676	6679	6683	6686	6688	6704	6716	6718	6720	6723	6725	6728
6737	6740	6742	6752	6761	6764	6768	6771	6778	6781	6786	6790	6793	6797
6802	6818	6830	6832	6834	6837	6839	6842	6845	6851	6854	6856	6871	6878
6882	6885	6892	6895	6900	6904	6907	6911	6914	6931	6944	6999	7001	7015
7018	7021	7024	7027	7031	7034	7046	7053	7096	7098	7111	7115	7117	7120
7127	7130	7133	7136	7148	7155	7199	7201	7206	7209	7221	7224	7227	7230
7245	7252	7292	7294	7299	7304	7308	7311	7322	7325	7328	7332	7335	7347
7394	7395	7401	7404	7411	7414	7426	7429	7432	7436	7439	7451	7458	7466
7481	7497	7500	7506	7509	7641	7766	7960	8199	8207	8208	8209	8210	8212
8213	8214	8215	8216	8217	8218	8219	8220	8446	8500	8504	8508	8736	8859
8946	266	402	629	736	822	984	1039	1094	1149	1204	1259	1314	1369
1534	1589	1644	1699	1754	1809	1864	1919	1974	2029	2084	2139	2194	2249
2359	2414	2469	2526	2582	2638	2694	2750	2806	2862	2918	2974	3029	3084
3194	3249	3304	3359	3414	4143	4196	4249	4302	4355	4408	5195	5478	5523
5637	5694	5751	5808	5947	6013	6124	6235	6346					5580
14	984	997	1039	1052	1094	1107	1149	1162	1204	1217	1259	1272	1314
1382	1424	1437	1479	1492	1534	1547	1589	1602	1644	1657	1699	1712	1754
1809	1822	1864	1877	1919	1932	1974	1987	2029	2042	2084	2097	2139	2152
2207	2249	2262	2304	2317	2359	2372	2414	2427	2469	2482	2524	2526	2539
2595	2638	2651	2694	2707	2750	2763	2806	2819	2862	2875	2918	2931	2974
3029	3042	3084	3097	3139	3152	3194	3207	3249	3262	3304	3317	3359	3372
3427	3469												
1	14	305	306	1644	3053	247	266	314	402	628	631	733	734
96	79	90	109	232	985	1040	1095	1150	1205	1260	1315	1370	1388
823	862	910	948	985	1810	1865	1920	1975	2030	2085	2140	2195	2250
1590	1645	1700	1755	1810	2639	2695	2751	2807	2863	2919	2975	3030	3085
2415	2470	2527	2583	2639	3470	3471	3474	3519	3569	3620	3666	3716	3767
3250	3305	3360	3415	3469	3470	3471	3474	3519	3569	3620	3666	3716	3809
3855	3914	3994	3995	3996	3999	4067	4145	4198	4251	4304	4357	4410	4463
4575	4626	4690	4744	4813	4884	4932	4981	5030	5138	5195	5196	5197	5200
5356	5433	5478	5525	5582	5639	5696	5753	5810	5867	5943	5944	5945	5949
6126	6237	6348	6460	6574	6688	6802	6917	6919	6955	6956	6957	6961	7057
7256	7358	7511	7512	7513	7515	7592	7642	7689	7756	7820	7858	7997	8076
8176	8199												
68	96	97	98	240	259	260	261	262	263	264	274	277	278
283	284	285	286	287	288	289	292	293	294	303	305	306	319
321	322	323	324	325	326	330	331	332	345	349	352	355	356
358	359	360	361	362	363	364	365	366	367	368	369	370	372
373	374	375	376	377	603	606	608	610	612	614	616	618	620
623	625	759	761	763	765	767	769	805	807	844	846	889	891
928	930	965	967	1004	1006	1024	1026	1059	1061	1079	1081	1114	1134
1136	1169	1171	1189	1191	1224	1226	1244	1246	1279	1281	1299	1301	1334
1354	1356	1389	1391	1409	1411	1444	1446	1464	1466	1499	1501	1519	1521
1556	1574	1576	1609	1611	1629	1631	1664	1666	1684	1686	1719	1721	1739

1774	1776	1794	1796	1829	1831	1849	1851	1884	1886	1904	1906	1939	1941	1959
1961	1994	1996	2014	2016	2049	2051	2069	2071	2079	2104	2106	2124	2126	2159
2179	2181	2214	2216	2234	2436	2454	2660	2678	2680	2714	2716	2734	2736	2779
2381	2399	2401	2434	2436	2658	2882	3071	3104	3106	3124	3126	3159	3161	2346
2602	2604	2622	2624	2846	2848	2884	3071	3289	3324	3326	3344	3346	3379	2566
2792	2826	2828	2846	2848	2882	2884	2902	2904	2938	2940	2958	2960	2994	2996
3014	3016	3049	3051	3069	3271	3289	3503	3542	3548	3550	3588	3598	3600	3214
3216	3234	3236	3269	3271	3496	3498	3743	3747	3781	3783	3792	3827	3829	3401
3434	3436	3454	3456	3496	3735	3887	3890	3894	3944	3946	3954	3962	3968	3644
3649	3685	3693	3697	3735	3743	3887	3890	4094	4097	4099	4102	4106	4164	3834
3853	3876	3878	3885	3887	4051	4085	4228	4234	4270	4272	4275	4281	4287	4020
4025	4027	4030	4034	4051	4222	4287	4381	4387	4429	4431	4434	4440	4446	4169
4175	4181	4217	4219	4222	4378	4381	4387	4393	4554	4559	4598	4601	4606	4325
4334	4340	4376	4378	4381	4387	4544	4546	4549	4554	4722	4724	4727	4730	4488
4495	4500	4540	4544	4546	4666	4709	4714	4846	4849	4852	4855	4857	4860	4653
4656	4659	4661	4664	4666	4796	4837	4955	4958	4960	4963	4965	5005	4904	4783
4786	4788	4791	4796	4837	4846	4849	4958	4960	4963	5137	5160	5008	5010	4910
4912	4915	4917	4952	4955	5237	5239	5242	5244	5244	5295	5299	5306	5312	5072
5074	5077	5080	5083	5085	5088	5095	5095	5095	5116	5137	5160	5163	5166	5175
5195	5224	5229	5234	5237	5388	5391	5394	5396	5399	5401	5417	5452	5454	5321
5329	5383	5385	5388	5391	5507	5545	5547	5549	5552	5560	5565	5602	5604	5492
5494	5496	5499	5507	5545	5666	5674	5679	5679	5716	5718	5720	5723	5731	5609
5622	5659	5661	5663	5663	5780	5830	5832	5834	5837	5845	5850	5898	5900	5775
5777	5780	5788	5793	5793	5921	5921	5980	5983	5985	5988	5993	6042	6044	5905
5911	5914	5916	5919	5921	6067	6081	6100	6103	6109	6153	6155	6157	6160	6049
6054	6062	6065	6067	6081	6211	6214	6220	6264	6266	6268	6271	6273	6284	6173
6176	6178	6192	6211	6214	6375	6377	6379	6382	6384	6387	6395	6398	6400	6433
6303	6322	6325	6331	6490	6492	6495	6497	6500	6503	6509	6512	6514	6529	6550
6436	6442	6488	6490	6492	6606	6609	6611	6614	6617	6623	6626	6628	6643	6667
6558	6602	6604	6606	6609	6723	6725	6728	6731	6737	6740	6742	6757	6778	6672
6716	6718	6720	6723	6725	7015	7018	7021	7096	7098	7111	7115	7117	6781	6830
6832	6834	6837	6839	6842	6845	6851	6854	6856	6857	6871	6892	6895	6900	6936
6951	6999	7001	7013	7015	7221	7229	7294	7299	7304	7308	7311	7322	7394	7199
7201	7206	7209	7221	7292	7510	7591	7668	7673	7857	8026	8073	8108	8168	7404
7411	7414	7426	7509	7510	8387	8389	8391	8393	8394	8395	8397	8399	8403	8379
8381	8383	8385	8387	8771	8778	8813	8823	8844	8845	8845	8859	8869	8870	8405
8549	8569	8704	8770	8951	8952	8955	8956	8986	8987	8993	8994	9000	8900	845?
8934	8935	8940	8951											

000000

ERRORS DETECTED: 0

G06

MAINDEC-11-DRLPG-A
DRLPG.P11

MACY11 27(654) 15-DEC-77 08:29 PAGE 261

SEQ 0278

*DRLPG,DRLPG/SOL/CRF=DRLPA.MAC,DRLPG
RUN-TIME: 47 42 5 SECONDS
CORE USED: 47K