

DH11

LOGIC TEST
MD-11-DZDHC-B

EP-DZDHC-B-DL-A
COPYRIGHT © 1976
FICHE 1 OF 1

NOV 1976
digital
MADE IN U.S.A.

This microfiche card contains a grid of frames, each representing a logic test. The frames are arranged in approximately 10 rows and 10 columns. Each frame contains a complex diagram or data set, likely related to the MD-11 aircraft's logic test procedures. The text within the frames is too small to be legible, but the overall layout suggests a comprehensive set of test data for the specified equipment.

11 11 11
11 11 11
11 11 11

IDENTIFICATION

PROJECT CODE: M3NCEC-11-CZC-4-B-D
 PROJECT NAME: DUAL TRANSMITTER AND RECEIVER
 LOGIC TEST
 DATE: APRIL 1976
 REVISION: DIAGNOSTIC GROUP
 AUTHOR: MICHAEL DAVIS

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRESENTED INFORMATION IS A COMMITMENT BY DIGITAL EQUIPMENT CORPORATION. DIGITAL EQUIPMENT CORPORATION ASSUMES NO RESPONSIBILITY FOR ERRORS THAT MAY APPEAR IN THIS DOCUMENT.

THIS DOCUMENT IS FURNISHED UNDER A SPECIAL AGREEMENT AND IS NOT TO BE REPRODUCED OR COPIED IN ACCORDANCE WITH GPO REGULATION 1.106.

DIGITAL EQUIPMENT CORPORATION ASSUMES NO RESPONSIBILITY FOR ERRORS THAT MAY APPEAR IN THIS DOCUMENT. THE PRESENTED INFORMATION IS A COMMITMENT BY DIGITAL EQUIPMENT CORPORATION. DIGITAL EQUIPMENT CORPORATION ASSUMES NO RESPONSIBILITY FOR ERRORS THAT MAY APPEAR IN THIS DOCUMENT.

DIGITAL EQUIPMENT CORPORATION, 300 MAIN STREET, MAYFIELD HEIGHTS, OHIO 44130.

UNCLASSIFIED

ABSTRACT

THE D41 TRANSMITTER AND RECEIVER LOGIC TEST CHECKS
THE D41 TRANSMITTER AND RECEIVER FUNCTIONS.
FUNCTIONS TESTED INCLUDE INTERRUPTS, OPERATION OF
TRANSMITTER NAR LOGIC, AND OPERATION OF RECEIVER SILO LOGIC.

4.3 (CONT'D)

4.3.1.6 TYPE IN THE ADDRESS OF THE RECEIVER INTERRUPT VECTOR FOR THE DH11 TO BE TESTED FOLLOWED BY <CARRIAGE RETURN>

NOTE: WORDS IN ANGLE BRACKETS, I.E. <CARRIAGE RETURN> MEAN THAT THE TELETYPE KEY WITH THE NAMED FUNCTION SHOULD BE PRESSED

IF AN INCORRECT ADDRESS IS ENTERED, THE PROGRAM WILL TYPE "?" AND WILL REPEAT THE SECOND MESSAGE OF 4.3.1.5

4.3.1.7 THE PROGRAM WILL TYPE "CONTROL REGISTER ADDRESS-" AND WAIT FOR AN INPUT FROM THE TELETYPE KEYBOARD

4.3.1.8 TYPE IN THE ADDRESS OF THE SYSTEM CONTROL REGISTER OF THE DH11 TO BE TESTED FOLLOWED BY <CARRIAGE RETURN>

IF AN INCORRECT ADDRESS IS TYPED, THE PROGRAM WILL TYPE "?" AND WILL THEN REPEAT THE MESSAGE OF 4.3.1.7

4.3.1.9 THE PROGRAM WILL TYPE "R" TO INDICATE THAT IT IS ABOUT TO START TESTING, AND THEN TESTING WILL BEGIN

4.3.2 PROGRAM RESTART WITH ALL SWITCHES DOWN

4.3.2.1 PERFORM 4.3.1.2 TO 4.3.1.5

4.3.2.2 THE PROGRAM WILL TYPE "DH11 XXXX" AND WILL THEN CONTINUE AS DESCRIBED IN 4.3.1.9

4.3.3 PROGRAM RESTART WITH SW00=1

4.3.3.1 LOAD ADDRESS 000200

4.3.3.2 SET SW01=1

4.3.3.3 PRESS START

4.3.3.4 THE PROGRAM WILL PERFORM AS DESCRIBED IN 4.3.1.5 TO 4.3.1.9

4.3.4 PROGRAM RESTART WITH SW01=1

4.3.4.1 LOAD ADDRESS 000200

4.3.4.2 SET SW01=1

4.3.4.3 PRESS START

4.3.4.4 THE PROGRAM WILL TYPE "DH11 XXXX" AND WILL THEN TYPE "TEST PC-" AND WILL WAIT FOR AN INPUT FROM THE TELETYPE KEYBOARD

4.3.4.5 TYPE IN THE ADDRESS OF THE TEST AT WHICH THE PROGRAM IS TO BE STARTED FOLLOWED BY <CARRIAGE RETURN>

4.3.4.6 THE PROGRAM WILL TYPE R TO INDICATE THAT IT HAS STARTED AND WILL START TESTING AT THE SELECTED TEST.

NOTE: CARE MUST BE TAKEN WHEN THIS FEATURE IS USED, SINCE THERE IS NO PROTECTION AGAINST SELECTING AN ADDRESS THAT IS IN THE MIDDLE OF A TEST

NOTE: IF IT IS DESIRED TO LOOP ON THE TEST THAT IS SELECTED SET SW14=1 BEFORE ENTERING THE TEST ADDRESS

113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160

16-1
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000

5. OPERATING PROCEDURE

5.1 OPERATIONAL SWITCH SETTINGS

SW15=1. HALT ON ERROR
SW14=1. LOOP ON CURRENT TEST
SW13=1. SUPPRESS ERROR TYPEOUT
SW11=1. INHIBIT ITERATIONS
SW10=1. ESCAPE TO NEXT TEST ON ERROR
SW09=1. FREEZE VARIABLE PARAMETER IN CURRENT TEST
SW01=1. START PROGRAM AT SELECTED TEST
SW00=1. CHANGE PARAMETERS AT PROGRAM RESTART

5.2 SUBROUTINE ABSTRACTS

5.2.1 TRAPCATCHER (LOCATIONS 000000-000776)

THIS ROUTINE IS USED TO INTERCEPT UNEXPECTED INTERRUPTS AND TRAPS. THE AREA FROM 000000-000776 IS LOADED WITH THE FOLLOWING SEQUENCE

2
0
4
0
0
772
0
776
0

IF AN UNEXPECTED INTERRUPT OR TRAP OCCURS, THE PROGRAM WILL HALT WITH THE PC 2 GREATER THAN THE ADDRESS TO WHICH THE PROGRAM TRAPPED. THE PROCESSOR STACK MAY BE EXAMINED TO DETERMINE WHERE THE PROGRAM WAS WHEN THE TRAP OR INTERRUPT OCCURED.

5.2.2 START (PROGRAM INITIALIZATION)

THIS ROUTINE INITIALIZES ALL PROGRAM FLAGS AND COUNTERS. TYPES THE PROGRAM TITLE MESSAGE, AND INPUTS THE VECTOR AND CONTROL REGISTER ADDRESSES OF THE DMI TO BE TESTED.

5.2.3 BEGIN (PROGRAM START AND RESTART)

THIS ROUTINE IS ENTERED IMMEDIATLY AFTER "START" AND EACH TIME A PROGRAM PASS HAS BEEN COMPLETED. THE ROUTINE SETS UP THE PROCESSOR STACK AND STATUS WORD AND THEN TRANSFERS CONTROL TO THE TEST AT WHICH TESTING WILL BEGIN. IF SW01=0 WHEN THIS ROUTINE IS ENTERED TESTING WILL START AT T1 (TEST 1). IF SW01=1 WHEN THIS ROUTINE IS ENTERED, TESTING WILL START AT THE PC ENTERED FROM THE TELETYPE KEYBOARD.

2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300

5.2.4 EOP (END OF PASS)

THIS ROUTINE IS ENTERED ONCE PER PASS AFTER ALL TESTS HAVE BEEN COMPLETED. THIS ROUTINE TYPES THE MAINDEC IDENTIFICATION CODE OF THE PROGRAM, CLEARS ERROR FLAGS AND UPDATES THE PASS COUNT. IF THE PROGRAM WAS LOADED UNDER ACT11 OR DDP, THE ROUTINE CHECKS FOR RETURN TO THE ACT11 OR DDP MONITOR. IF THE PROGRAM IS NOT UNDER MONITOR CONTROL, THE ROUTINE TRANSFERS TO BEGIN.

5.2.5 SCOPER (SCOPE LOOP AND ITERATION HANDLER)

THIS ROUTINE IS ENTERED EACH TIME A TEST IS COMPLETED. THE ROUTINE CHECKS FOR THE FOLLOWING UPON ENTRY
A) IF SW10=1, THE ROUTINE WILL TRANSFER TO THE NEXT TEST IN SEQUENCE, AFTER CLEARING ERROR FLAGS.
B) IF SW11=1, THE ROUTINE WILL TRANSFER TO THE NEXT TEST SEQUENCE, AFTER CLEARING ERROR FLAGS.
C) IF SW14=1, THE ROUTINE WILL LOOP ON THE CURRENT TEST REGARDLESS OF THE ITERATION COUNT.

IF NONE OF THE ABOVE IS TRUE, THE ROUTINE WILL ADD 1 TO THE COUNT OF TEST ITERATIONS, AND COMPARE THIS VALUE TO THE NUMBER OF ITERATIONS THAT SHOULD BE PERFORMED. IF THESE NUMBERS ARE EQUAL, THE ROUTINE WILL TRANSFER TO THE NEXT TEST IN SEQUENCE. IF THE NUMBERS ARE NOT EQUAL, THE TEST CURRENTLY IN PROGRESS WILL BE REPEATED.

5.2.6 SCOP1R (FREEZE ON CURRENT DATA)

THE CALL TO THIS ROUTINE FOLLOWS IMMEDIATELY AFTER THE CALL TO THE ERROR HANDLER IN THOSE TESTS THAT HAVE VARIABLE PARAMETERS. THIS ROUTINE IS ALWAYS ENTERED IN THOSE TESTS, WHETHER OR NOT AN ERROR OCCURS. IF SW09=1, THE ROUTINE WILL TRANSFER CONTROL BACK TO THE TEST AT A POINT WHICH WILL ALLOW REPEATING THE FUNCTION UNDER TEST CONTINUOUSLY WITH THE SAME DATA. IF THIS OPTION IS SELECTED, THE ROUTINE "SCOPER" IS NEVER ENTERED AND ITERATION COUNTS WILL NOT BE UPDATED.

22001
22002
22003
22004
22005
22006
22007
22008
22009
22010
22011
22012
22013
22014
22015
22016
22017
22018
22019
22020
22021
22022
22023
22024
22025
22026
22027
22028
22029
22030
22031
22032
22033
22034
22035
22036
22037
22038
22039
22040
22041
22042
22043
22044
22045
22046
22047
22048
22049
22050
22051
22052
22053
22054
22055
22056
22057
22058
22059
22060
22061
22062
22063
22064
22065
22066
22067
22068
22069
22070
22071
22072
22073
22074
22075
22076
22077
22078
22079
22080
22081
22082
22083
22084
22085
22086
22087
22088
22089
22090
22091
22092
22093
22094
22095
22096
22097
22098
22099
22100

5.2.7 ERRORS (ERROR HANDLER)

THIS ROUTINE IS ENTERED UPON ERROR DETECTION ONLY. WITH ALL CONSOLE SWITCHES DOWN, THE ROUTINE PROCEEDS AS FOLLOWS:

- A) THE PC OF THE INSTRUCTION THAT CALLED THE ERROR HANDLER IS ACCESSED THRU THE STACK, AND WHEN THE EMT INSTRUCTION ITSELF IS FETCHED. THE 8 LSB OF THE EMT INSTRUCTION ARE THE ERROR CODE. THIS CODE IS USED TO ACCESS A TABLE OF ERROR MESSAGES AND ERROR DATA STORAGE LOCATIONS.
- B) IF THE TEST THAT FAILED DID NOT FAIL PREVIOUSLY DURING THIS PASS, A COMPLETE ERROR REPORT IS MADE IF THE TEST THAT FAILED FAILED MOR THAT ONCE DURING THE CURRENT PASS, ONLY THE DATA RELATING TO THE FAILUER IS TYPED. IF SW13=1, NO ERROR TYPEOUT IS MADE.
- C) THE ROUTINE NOW CHECKS FOR HALT ON ERROR. IF SW15=1 THE PROGRAM WILL HALT WITH THE PC OF THE CALL TO THE ERROR ROUTINE IN RO. IF SW15=0, THE PROGRAM WILL NOT HALT, BUT WILL CHECK FOR ESCAPE TO NEXT TEST.
- D) IF SW10=0, THE ROUTINE WILL RETURN TO THE TEST IN PROGRESS. IF SW10=1, THE ROUTINE WILL ABORT THE CURRENT TEST, AND TRANSFER TO THE NEXT TEST IN SEQUENCE, THRU THE ROUTINE "SCOPER".

5.2.8 TRPSRV (TRAP DECODE AND DISPATCH)

THIS ROUTINE DECODES THE 9 LSB OF THE TRAP INSTRUCTION THAT CAUSED TH PROGRAM INTERRUPT, AND TRANSFERS CONTROL TO THE ROUTINE THRU THE TABLE "TRPTAB" USING THE 9 LSB OF THE TRAP INSTRUCTION AS AN OFFSET TO THE POINTER TO THE ROUTINE TO BE ENTERED.

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48

- 5.3 PROGRAM AND OR OPERATOR ACTION
- 5.3.1 PROGRAM START WITH ALL SWITCHES DOWN
 - 5.3.1.1 REFER TO SECTIONS 4.3.1 AND 4.3.2 FOR INITIAL PROGRAM BEHAVIOR.
 - 5.3.1.2 AFTER "R" HAS BEEN TYPED BY THE PROGRAM, TEST EXECUTION WILL BEGIN. EACH TEST WILL BE REPEATED A SELECTED NUMBER OF ITERATIONS (SEE LISTING FOR EXACT NUMBER FOR EACH TEST) AND THEN THE PROGRAM WILL PROCEED TO THE NEXT TEST.
 - 5.3.1.3 WHEN ALL ITERATIONS HAVE BEEN COMPLETED, THE PROGRAM WILL TYPE "DZDHX" AND THEN RESTART TESTING AT TEST 1 (LOCATION T1 IN THE PROGRAM).
 - 5.3.1.4 IF AN ERROR OCCURS, THE PROGRAM WILL TYPE AN APPROPRIATE ERROR MESSAGE, AND THEN CONTINUE THE TEST IN PROGRESS.
- 5.3.2 PROGRAM START WITH SW00=1
THE PROGRAM WILL PERFORM AS DESCRIBED IN 4.3.1 AND 5.3.1
- 5.3.3 PROGRAM START WITH SW01=1
 - 5.3.3.1 REFER TO SECTION 4.3.4 FOR INITIAL PROGRAM BEHAVIOR
 - 5.3.3.2 TEST EXECUTION WILL START AT THE ADDRESS SPECIFIED AND WILL CONTINUE AS DESCRIBED IN 5.3.1.2
 - 5.3.3.3 AFTER "DZDHX" HAS BEEN TYPED, THE PROGRAM WILL RESUME TESTING AT TEST 1
- 5.3.4 PROGRAM OPERATION WITH SW15=1
SAME AS 5.3.1, EXCEPT THAT IN THE CASE OF AN ERROR, THE PROGRAM WILL HALT AFTER THE ERROR TYPEOUT, AND THE PC+2 OF THE CALL TO THE ERROR ROUTINE WILL BE DISPLAYED IN RD.
- 5.3.5 PROGRAM OPERATION WITH SW13=1
SAME AS 5.3.1 EXCEPT THAT NO ERROR TYPEOUTS WILL OCCUR
- 5.3.6 PROGRAM OPERATION WITH SW11=1
SAME AS 5.3.1 EXCEPT THAT EACH TEST WILL BE REPEATED ONCE ONLY
- 5.3.7 PROGRAM OPERATION WITH SW10=1
SAME AS 5.3.1, EXCEPT THAT IN THE CASE OF AN ERROR THE CURRENT TEST WILL BE ABORTED, AND THE PROGRAM WILL PROCEED TO THE NEXT TEST IN SEQUENCE.

349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
400
401
402
403

5. (CONT'D)

5.3.8 PROGRAM OPERATION WITH SW14=1, OR SW09=1

THESE FUNCTIONS ARE NORMALLY USED FOR TROUBLE SHOOTING.
SEE SECTION 6.3 FOR THEIR USE.

6. ERRORS

6.1 ERROR HALTS

THE ERROR MESSAGE FORMAT FOR ALL ERROR TYPEOUTS
IS AS FOLLOWS

PC+2 MESSAGE
HEADER (IF APPLICABLE)
DATA (IF APPLICABLE)

WHERE

PC+2 IS THE ADDRESS OF THE CALL TO THE ERROR HANDLER + 2
MESSAGE IS AN ASCII MESSAGE DESCRIBING (BRIEFLY) THE FAILURE
HEADER IS A DESCRIPTION OF THE DATA TO FOLLOW
DATA IS OCTAL INFORMATION RELATING TO THE CAUSE OF THE FAILURE
IF THE SAME ERROR OCCURS IN A GIVEN TEST ON THE SAME
PASS, AND IF DATA IS ASSOCIATED WITH THAT ERROR, ONLY
DATA IS TYPED ON SUCCEEDING ERROR TYPEOUTS

IF NO DATA IS ASSOCIATED WITH THE ERROR
THE COMPLETE ERROR MESSAGE IS TYPED.

6.1.1 ERROR DESCRIPTIONS

SEE LISTING FOR DETAILS OF ERRORS

6.2 ERROR RECOVERY

6.2.1 SW15=0

IF THE PROGRAM IS RUN WITH SW15=0, NO OPERATOR ACTION IS
REQUIRED TO CONTINUE TESTING

6.2.2 SW15=1

IF THE PROGRAM IS RUN WITH SW15=1, TO CONTINUE TESTING
AFTER THE PROGRAM HAS HALTED, PRESS THE PROCESSOR
CONSOLE CONTINUE SWITCH

6.2.3 ILLEGAL INTERRUPTS

IF AN INTERRUPT OCCURS TO A VECTOR ADDRESS NOT
SELECTED DURING PROGRAM INITIALIZATION, THE PROGRAM WILL
HALT IN THE TRAPCATCHER. THE ADDRESS AT WHICH
THE PROGRAM HALTS IS 2 GREATER THAN THE ADDRESS
TO WHICH THE INTERRUPT OCCURED. THE PROGRAM MUST BE
RESTARTED AT 200 TO RECOVER FROM THIS ERROR.

404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439

- 6.3 SCOPE LOOPING
- 6.3.1 TO SCOPE ON A SPECIFIC TEST, SET SW14=1 AND SW13=1
THIS WILL CAUSE THE PROGRAM TO CONTINUOUSLY LOOP ON THE
SAME TEST, AND WILL CAUSE ALL ERROR TYPEOUTS TO BE INHIBITED
- 6.3.2 TO SCOPE ON A SPECIFIC VALUE OF A PARAMETER WITHIN
A TEST, SET SW09=1 TO FREEZE THE DATA
(SEE LISTING FOR THOSE TESTS THAT INCORPORATE THIS FEATURE)

6. (CONT'D)

- 6.3.3 PROGRAM START TO SCOPE LOOP ON SELECTED TEST
PERFORM SECTION 4.3.4 WITH SW14=1

7. RESTRICTIONS

- 7.1 STARTING
THE DH11 TEST CARD MUST BE INSTALLED

- 7.2 RUNNING
NONE

8. MISCELLANEOUS

- 8.1 EXECUTION TIME
THE TIME FOR ONE PASS OF THE PROGRAM (END OF
TYPEOUT OF DZDHX TO END OF TYPEOUT OF DZDHX)
IS GIVEN FOR VARIOUS PROCESSORS IN THE TABLE BELOW

PROCESSOR	TIME
PDP-11/05,10	
PDP-11/20	
PDP-11/40	
PDP-11/45	

450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496

9. PROGRAM DESCRIPTION

THE FIRST GROUP OF TESTS VERIFIES THAT NO INTERRUPTS OCCUR WITH INTERRUPT ENABLES SET FOR EACH INTERRUPTING FUNCTION AND THE ASSOCIATED DONE BIT OR FLAG FOR THAT FUNCTION CLEARED.

THE NEXT GROUP OF TESTS VERIFIES THAT AN INTERRUPT DOES OCCUR IF A SPECIFIC DONE BIT OR FLAG IS SET, ALONG WITH ITS CORRESPONDING INTERRUPT ENABLE.
AT THIS TIME, INTERRUPTS TO THE CORRECT VECTOR ARE TESTED. IF AN INTERRUPT OCCURS TO ANY VECTOR OTHER THAN THOSE SELECTED AT PROGRAM START, THE PROGRAM WILL HALT IN THE TRAPCATCHER IN A LOCATION 2 GREATER THAN THE ADDRESS OF THE VECTOR TO WHICH THE INTERRUPT OCCURED.

THE NEXT GROUP OF TESTS CHECKS TRANSMITTER NPR AND INTERRUPT LOGIC OPERATION FOR EACH LINE, IN AN INDIVIDUAL TEST FOR EACH LINE. THE BYTE COUNT FOR THE SELECTED LINE IS SET TO -1 (FOR 1 CHARACTER TRANSMISSION) AND THE BUS ADDRESS MEMORY LOCATION FOR THAT LIN IS SET TO 0. THE BAR BIT FOR THE SELECTED LINE IS SET, TRANSMITTER INTERRUPT ENABLE IS SET, AND THE PROCESSOR STATUS WORD IS CLEARED TO ALLOW INTERRUPTS TO OCCUR. A DELAY LOOP IS THEN ENTERED, AND IF THE DELAY TIMES OUT BEFORE AN INTERRUPT OCCURS, AN ERROR MESSAGE IS TYPED. IF AN INTERRUPT DOES OCCUR, THE CONTROL REGISTER IS TESTED TO SEE IF THE TRANSMITTER DONE BIT HAS BEEN SET, THE BAR REGISTER IS CHECKED TO SEE THAT THE BAR BIT FOR THE SELECTED LIN HAS CLEARED, BYTE COUNT IS CHECKED TO SEE THAT IT WENT TO 0 AND THE BUS ADDRESS REGISTER FOR THE SELECTED LINE IS CHECKED TO SEE THAT IT INCREMENTED TO 1.

THE NEXT GROUP OF TESTS VERIFIES THAT A SINGLE SELECTED LINE WILL PERFORM TRANSMIT FUNCTIONS WITHOUT AFFECTING ANY OTHER LINE. THIS IS DONE BY SETTING ALL BYTE COUNTS TO -1, AND VERIFYING THAT ONLY THE LINE SELECTED FOR TRANSMISSION HAD CHANGES MADE IN BYTE COUNT AND BUS ADDRESS WHEN TRANSMISSION HAS BEEN COMPLETED.

THE NEXT TEST VERIFIES THAT A SINGLE CHARACTER CAN BE LOADED INTO THE SILO (IN MAINTENANCE MODE). THE TEST IS MADE WITH INTERRUPTS ENABLED AND CHECKS ARE MADE TO DETERMINE IF RECEIVER DONE WAS SET, IF THE SILO FILL LEVEL REGISTER WAS INCREMENTED, AND IF THE DATA RECEIVED IN MAINTENANCE MODE WAS CORRECT.

497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552

9. (CONT'D)

THE NEXT TEST VERIFIES THAT FROM 1 TO 63 CHARACTERS CAN BE LOADED INTO THE SILO, AND THAT THE SILO FILL LEVEL REGISTER INDICATES THE CORRECT NUMBER OF CHARACTERS IN THE SILO.

THE NEXT TEST VERIFIES THAT 64 CHARACTERS CAN BE LOADED INTO THE SILO, FROM 1 TO 64 CHARACTERS CAN BE READ OUT OF THE SILO, AND THAT THE SILO FILL REGISTER INDICATES THE NUMBER OF CHARACTERS REMAINING IN THE SILO.

THE FINAL TEST VERIFIES THAT THE CHARACTER AVAILABLE FLAG WILL NOT BE SET UNTIL THE SILO FILL LEVEL EXCEEDS THE SILO ALARM LEVEL, FOR ALL ALARM LEVELS 0-63.

10. LISTING

!

:DH11 TRANSMITTER AND RECEIVER BASIC LOGIC TEST
:COPYRIGHT 1972,1976, DIGITAL EQUIPMENT CORP., MAYNARD, MASS. 01754

:STARTING PROCEDURE
:LOAD PROGRAM
:LOAD ADDRESS 000200
:PRESS START
:PROGRAM WILL TYPE DH11 TRANSMITTER AND RECEIVER BASIC LOGIC TEST
:PROGRAM WILL TYPE "VECTOR ADDRESS-"
:TYPE IN THE ADDRESS OF THE RECEIVER INTERRUPT VECTOR
:FOR THE DH11 TO BE TESTED, FOLLOWED BY <CARRIAGE RETURN>
:PROGRAM WILL TYPE "CONTROL REGISTER ADDRESS-"
:TYPE IN THE ADDRESS OF THE SYSTEM CONTROL REGISTER
:FOR THE DH11 TO BE TESTED, FOLLOWED BY <CARRIAGE RETURN>
:PROGRAM WILL TYPE "R" TO INDICATE THAT TESTING HAS STARTED
:AT THE END OF A PASS, PROGRAM WILL TYPE " DZDHC "
:AND THEN RESUM TESTING

:SWITCH REGISTER OPTIONS

100000
040000
020000
010000
004000
002000
001000
000400
000100
000040
000020

SW15=100000 :=1,HALT ON ERROR
SW14=40000 :=1,LOOP ON CURRENT TEST
SW13=20000 :=1,INHIBIT ERROR TYPEOUT
SW12=10000
SW11=4000 :=1,INHIBIT ITERATIONS
SW10=2000 :=1,ESCAPE TO NEXT TEST ON ERROR
SW09=1000 :=1,LOOP WITH CURRENT DATA
SW08=400
SW06=100
SW05=40
SW04=20

NO1

553 000010
554 000004
555 000002
556 000001
557

SW03=10
SW02=4
SW01=2
SW00=1

:RESTART PROGRAM AT SELECTED TEST
:RESELECT VECTOR AND CONTROL REGISTER
:ADDRESS AFTER PROGRAM RESTART

717	000334	000336	.+2	:UNEXPECTED TRAP TO THIS LOCATION
718	000336	000000	HALT	:EXAMINE STACK TO FIND CAUSE
719	000340	000342	.+2	:UNEXPECTED TRAP TO THIS LOCATION
720	000342	000000	HALT	:EXAMINE STACK TO FIND CAUSE
721	000344	000346	.+2	:UNEXPECTED TRAP TO THIS LOCATION
722	000346	000000	HALT	:EXAMINE STACK TO FIND CAUSE
723	000350	000352	.+2	:UNEXPECTED TRAP TO THIS LOCATION
724	000352	000000	HALT	:EXAMINE STACK TO FIND CAUSE
725	000354	000356	.+2	:UNEXPECTED TRAP TO THIS LOCATION
726	000356	000000	HALT	:EXAMINE STACK TO FIND CAUSE
727	000360	000362	.+2	:UNEXPECTED TRAP TO THIS LOCATION
728	000362	000000	HALT	:EXAMINE STACK TO FIND CAUSE
729	000364	000366	.+2	:UNEXPECTED TRAP TO THIS LOCATION
730	000366	000000	HALT	:EXAMINE STACK TO FIND CAUSE
731	000370	000372	.+2	:UNEXPECTED TRAP TO THIS LOCATION
732	000372	000000	HALT	:EXAMINE STACK TO FIND CAUSE
733	000374	000376	.+2	:UNEXPECTED TRAP TO THIS LOCATION
734	000376	000000	HALT	:EXAMINE STACK TO FIND CAUSE
735	000400	000402	.+2	:UNEXPECTED TRAP TO THIS LOCATION
736	000402	000000	HALT	:EXAMINE STACK TO FIND CAUSE
737	000404	000406	.+2	:UNEXPECTED TRAP TO THIS LOCATION
738	000406	000000	HALT	:EXAMINE STACK TO FIND CAUSE
739	000410	000412	.+2	:UNEXPECTED TRAP TO THIS LOCATION
740	000412	000000	HALT	:EXAMINE STACK TO FIND CAUSE
741	000414	000416	.+2	:UNEXPECTED TRAP TO THIS LOCATION
742	000416	000000	HALT	:EXAMINE STACK TO FIND CAUSE
743	000420	000422	.+2	:UNEXPECTED TRAP TO THIS LOCATION
744	000422	000000	HALT	:EXAMINE STACK TO FIND CAUSE
745	000424	000426	.+2	:UNEXPECTED TRAP TO THIS LOCATION
746	000426	000000	HALT	:EXAMINE STACK TO FIND CAUSE
747	000430	000432	.+2	:UNEXPECTED TRAP TO THIS LOCATION
748	000432	000000	HALT	:EXAMINE STACK TO FIND CAUSE
749	000434	000436	.+2	:UNEXPECTED TRAP TO THIS LOCATION
750	000436	000000	HALT	:EXAMINE STACK TO FIND CAUSE
751	000440	000442	.+2	:UNEXPECTED TRAP TO THIS LOCATION
752	000442	000000	HALT	:EXAMINE STACK TO FIND CAUSE
753	000444	000446	.+2	:UNEXPECTED TRAP TO THIS LOCATION
754	000446	000000	HALT	:EXAMINE STACK TO FIND CAUSE
755	000450	000452	.+2	:UNEXPECTED TRAP TO THIS LOCATION
756	000452	000000	HALT	:EXAMINE STACK TO FIND CAUSE
757	000454	000456	.+2	:UNEXPECTED TRAP TO THIS LOCATION
758	000456	000000	HALT	:EXAMINE STACK TO FIND CAUSE
759	000460	000462	.+2	:UNEXPECTED TRAP TO THIS LOCATION
760	000462	000000	HALT	:EXAMINE STACK TO FIND CAUSE
761	000464	000466	.+2	:UNEXPECTED TRAP TO THIS LOCATION
762	000466	000000	HALT	:EXAMINE STACK TO FIND CAUSE
763	000470	000472	.+2	:UNEXPECTED TRAP TO THIS LOCATION
764	000472	000000	HALT	:EXAMINE STACK TO FIND CAUSE
765	000474	000476	.+2	:UNEXPECTED TRAP TO THIS LOCATION
766	000476	000000	HALT	:EXAMINE STACK TO FIND CAUSE
767	000500	000502	.+2	:UNEXPECTED TRAP TO THIS LOCATION
768	000502	000000	HALT	:EXAMINE STACK TO FIND CAUSE
769	000504	000506	.+2	:UNEXPECTED TRAP TO THIS LOCATION
770	000506	000000	HALT	:EXAMINE STACK TO FIND CAUSE
771	000510	000512	.+2	:UNEXPECTED TRAP TO THIS LOCATION
772	000512	000000	HALT	:EXAMINE STACK TO FIND CAUSE

773	000514	000516	.+2	:UNEXPECTED TRAP TO THIS LOCATION
774	000516	000000	HALT	:EXAMINE STACK TO FIND CAUSE
775	000520	000522	.+2	:UNEXPECTED TRAP TO THIS LOCATION
776	000522	000000	HALT	:EXAMINE STACK TO FIND CAUSE
777	000524	000526	.+2	:UNEXPECTED TRAP TO THIS LOCATION
778	000526	000000	HALT	:EXAMINE STACK TO FIND CAUSE
779	000530	000532	.+2	:UNEXPECTED TRAP TO THIS LOCATION
780	000532	000000	HALT	:EXAMINE STACK TO FIND CAUSE
781	000534	000536	.+2	:UNEXPECTED TRAP TO THIS LOCATION
782	000536	000000	HALT	:EXAMINE STACK TO FIND CAUSE
783	000540	000542	.+2	:UNEXPECTED TRAP TO THIS LOCATION
784	000542	000000	HALT	:EXAMINE STACK TO FIND CAUSE
785	000544	000546	.+2	:UNEXPECTED TRAP TO THIS LOCATION
786	000546	000000	HALT	:EXAMINE STACK TO FIND CAUSE
787	000550	000552	.+2	:UNEXPECTED TRAP TO THIS LOCATION
788	000552	000000	HALT	:EXAMINE STACK TO FIND CAUSE
789	000554	000556	.+2	:UNEXPECTED TRAP TO THIS LOCATION
790	000556	000000	HALT	:EXAMINE STACK TO FIND CAUSE
791	000560	000562	.+2	:UNEXPECTED TRAP TO THIS LOCATION
792	000562	000000	HALT	:EXAMINE STACK TO FIND CAUSE
793	000564	000566	.+2	:UNEXPECTED TRAP TO THIS LOCATION
794	000566	000000	HALT	:EXAMINE STACK TO FIND CAUSE
795	000570	000572	.+2	:UNEXPECTED TRAP TO THIS LOCATION
796	000572	000000	HALT	:EXAMINE STACK TO FIND CAUSE
797	000574	000576	.+2	:UNEXPECTED TRAP TO THIS LOCATION
798	000576	000000	HALT	:EXAMINE STACK TO FIND CAUSE
799	000600	000602	.+2	:UNEXPECTED TRAP TO THIS LOCATION
800	000602	000000	HALT	:EXAMINE STACK TO FIND CAUSE
801	000604	000606	.+2	:UNEXPECTED TRAP TO THIS LOCATION
802	000606	000000	HALT	:EXAMINE STACK TO FIND CAUSE
803	000610	000612	.+2	:UNEXPECTED TRAP TO THIS LOCATION
804	000612	000000	HALT	:EXAMINE STACK TO FIND CAUSE
805	000614	000616	.+2	:UNEXPECTED TRAP TO THIS LOCATION
806	000616	000000	HALT	:EXAMINE STACK TO FIND CAUSE
807	000620	000622	.+2	:UNEXPECTED TRAP TO THIS LOCATION
808	000622	000000	HALT	:EXAMINE STACK TO FIND CAUSE
809	000624	000626	.+2	:UNEXPECTED TRAP TO THIS LOCATION
810	000626	000000	HALT	:EXAMINE STACK TO FIND CAUSE
811	000630	000632	.+2	:UNEXPECTED TRAP TO THIS LOCATION
812	000632	000000	HALT	:EXAMINE STACK TO FIND CAUSE
813	000634	000536	.+2	:UNEXPECTED TRAP TO THIS LOCATION
814	000636	000000	HALT	:EXAMINE STACK TO FIND CAUSE
815	000640	000642	.+2	:UNEXPECTED TRAP TO THIS LOCATION
816	000642	000000	HALT	:EXAMINE STACK TO FIND CAUSE
817	000644	000646	.+2	:UNEXPECTED TRAP TO THIS LOCATION
818	000646	000000	HALT	:EXAMINE STACK TO FIND CAUSE
819	000650	000652	.+2	:UNEXPECTED TRAP TO THIS LOCATION
820	000652	000000	HALT	:EXAMINE STACK TO FIND CAUSE
821	000654	000656	.+2	:UNEXPECTED TRAP TO THIS LOCATION
822	000656	000000	HALT	:EXAMINE STACK TO FIND CAUSE
823	000660	000662	.+2	:UNEXPECTED TRAP TO THIS LOCATION
824	000662	000000	HALT	:EXAMINE STACK TO FIND CAUSE
825	000664	000666	.+2	:UNEXPECTED TRAP TO THIS LOCATION
826	000666	000000	HALT	:EXAMINE STACK TO FIND CAUSE
827	000670	000672	.+2	:UNEXPECTED TRAP TO THIS LOCATION
828	000672	000000	HALT	:EXAMINE STACK TO FIND CAUSE

829	000674	000676	.+2	:UNEXPECTED TRAP TO THIS LOCATION
830	000676	000000	HALT	:EXAMINE STACK TO FIND CAUSE
831	000700	000702	.+2	:UNEXPECTED TRAP TO THIS LOCATION
832	000702	000000	HALT	:EXAMINE STACK TO FIND CAUSE
833	000704	000706	.+2	:UNEXPECTED TRAP TO THIS LOCATION
834	000706	000000	HALT	:EXAMINE STACK TO FIND CAUSE
835	000710	000712	.+2	:UNEXPECTED TRAP TO THIS LOCATION
836	000712	000000	HALT	:EXAMINE STACK TO FIND CAUSE
837	000714	000716	.+2	:UNEXPECTED TRAP TO THIS LOCATION
838	000716	000000	HALT	:EXAMINE STACK TO FIND CAUSE
839	000720	000722	.+2	:UNEXPECTED TRAP TO THIS LOCATION
840	000722	000000	HALT	:EXAMINE STACK TO FIND CAUSE
841	000724	000726	.+2	:UNEXPECTED TRAP TO THIS LOCATION
842	000726	000000	HALT	:EXAMINE STACK TO FIND CAUSE
843	000730	000732	.+2	:UNEXPECTED TRAP TO THIS LOCATION
844	000732	000000	HALT	:EXAMINE STACK TO FIND CAUSE
845	000734	000736	.+2	:UNEXPECTED TRAP TO THIS LOCATION
846	000736	000000	HALT	:EXAMINE STACK TO FIND CAUSE
847	000740	000742	.+2	:UNEXPECTED TRAP TO THIS LOCATION
848	000742	000000	HALT	:EXAMINE STACK TO FIND CAUSE
849	000744	000746	.+2	:UNEXPECTED TRAP TO THIS LOCATION
850	000746	000000	HALT	:EXAMINE STACK TO FIND CAUSE
851	000750	000752	.+2	:UNEXPECTED TRAP TO THIS LOCATION
852	000752	000000	HALT	:EXAMINE STACK TO FIND CAUSE
853	000754	000756	.+2	:UNEXPECTED TRAP TO THIS LOCATION
854	000756	000000	HALT	:EXAMINE STACK TO FIND CAUSE
855	000750	000762	.+2	:UNEXPECTED TRAP TO THIS LOCATION
856	000762	000000	HALT	:EXAMINE STACK TO FIND CAUSE
857	000764	000766	.+2	:UNEXPECTED TRAP TO THIS LOCATION
858	000756	000000	HALT	:EXAMINE STACK TO FIND CAUSE
859	000770	000772	.+2	:UNEXPECTED TRAP TO THIS LOCATION
860	000772	000000	HALT	:EXAMINE STACK TO FIND CAUSE
861	000774	000776	.+2	:UNEXPECTED TRAP TO THIS LOCATION
862	000776	000000	HALT	:EXAMINE STACK TO FIND CAUSE

```

863                                     :STANDARD INTERRUPT VECTORS
864
865
866                                     . =24
867 000024 015460 PFAIL ;POWER FAIL HANDLER
868 000026 000340 340 ;SERVICE AT LEVEL 7
869 000030 014240 ERRORS ;ERROR HANDLER
870 000032 000340 340 ;SERVICE AT LEVEL 7
871 000034 014442 TRPSRV ;GENERAL HANDLER DISPATCH SERVICE
872 000036 000340 340 ;SERVICE AT LEVEL 7
873
874 000200 000167 000574 . =200 JMP START ;GO TO START OF PROGRAM
875
876
877
878                                     :DEFINITIONS FOR TRAP SUBROUTINE CALLS
879                                     :POINTERS TO SUBROUTINES CAN BE FOUND STARTING
880                                     :AT LOCATION "TRPTAB"
881
882 104400 SCOPE=TRAP+Y ;SCOPE LOOP AND ITERATION HANDLER
883 104401 TYPE=TRAP+Y ;TELETYPE OUTPUT ROUTINE
884 104402 OCTASC=TRAP+Y ;OCTAL TO ASCII CONVERSION
885 104403 INSTR=TRAP+Y ;INPUT ASCII STRING
886 104404 INSTER=TRAP+Y ;STRING INPUT ERROR
887 104405 PARAM=TRAP+Y ;CONVERT STRING TO OCTAL, CHECK LIMITS
888 104406 SAVOSP=TRAP+Y ;SAVE R0-R5, PC
889 104407 RESDE=TRAP+Y ;RESTORE R0-R5
890 104410 SCOPE1=TRAP+Y ;CHECK FOR FREEZE ON CURRENT DATA
891
892 000046 . =46 LOGICAL
893 000052 . =52
894 000052 040000 40000

```

```

001000      . = 1000
:PROGRAM INITIALIZATION
:LOCK OUT INTERRUPTS
:SET UP PROCESSOR STACK
:SET UP POWER FAIL VECTOR
:CLEAR PROGRAM FLAGS AND COUNTS
:TYPE TITLE MESSAGE
:DETERMINE MEMORY SIZE

001000 012767 000340 176770 START: MOV #340,PS      :LOCK OUT INTERRUPTS
001006 012706 017102      MOV #STACK,SP    :SET UP PROCESSOR STACK
001012 012737 015460 000024 MOV #PFAIL,2#24  :SET UP POWER FAIL TRAP
001020 005067 014426      CLR STFLG       :CLEAR TEST START FLAG
001024 005067 014362      CLR PASCNT       :CLEAR PASS COUNT
001030 005067 014360      CLR ERRCNT       :CLEAR ERROR COUNT
001034 005067 014350      CLR ERRFLG       :CLEAR ERROR FLAG
001040 005067 014344      CLR ERRFLG       :CLEAR LAST ERROR PC
001044 104401 015624      TYPE MTITLE        :TYPE TITLE MESSAGE
001050 005767 014374      TST INIFLG        :CHECK INITIALIZATION FLAG
001054 001021      BNE VEC1                :IF NOT 0, CHECK SWITCHES
:FOR REINITIALIZATION

001056 005000      CLR R0
001060 012737 001072 000004 MOV #25,2#4      :SET UP TIME OUT RETURN
15: TST (R0)+      :WILL TRAP WHEN NO MEMORY
920 001070 000776      BR 15              :LOCATION RESPONDED, CONTINUE
921 001072 010067 014360 25: MOV R0,HCORE     :R0 CONTAINS ADDRESS OF
922 001076 162767 000002 014352 SUB #2,HCORE     :NON EXISTANT MEMORY
923 001104 012737 000006 000004 MOV #6,2#4      :RESTORE TRAPCATCHER

925 001112 005767 014332      TST INIFLG        :IF INITIALIZE FLAG=0
926 001116 001404      BEQ VEC2          :GET VECTOR AND CSR ADDRESS
927 001120 032767 000001 176442 VEC1: BIT #SW00,SWR   :IF SW00=1, GET NEW VECTOR
928 001126 001475      BEG BEGIN          :AND CSR
929 001130 012701 000300      VEC2: MOV #300,R1
930 001134 012702 000302      MOV #302,R2
931 001140 012703 000004      MOV #4,R3
932 001144 010211      15: MOV R2,(R1)      :RESTORE TRAPCATCHER
933 001146 005012      CLR (R2)        :IN FLOATING VECTOR AREA
934 001150 060301      ADD R3,R1
935 001152 060302      ADD R3,R2
936 001154 020127 001000      CMP R1,#1000
937 001160 001371      BNE 15
938 001162 104403      INSTR          :INPUT ADDRESS OF DEVICE VECTOR
939 001164 015703      MVECTOR       :MESSAGE "VECTOR ADDRESS-"
940 001166 104405      104405      :CONVERT STRING TO OCTAL
941 001170 000300      300          :LOW LIMIT
942 001172 000770      770          :HIGH LIMIT
943 001174 015400      DHRVEC       :LOCATIONS TO BE FILLED
944 001176      003      .BYTE 3      :NUMBER OF LOCATIONS
945 001177      004      .BYTE 4      :LSB MASK
946 001200 104403      INSTR          :INPUT ADDRESS OF DEVICE CSR
947 001202 015725      MREGAD       :MESSAGE "CONTROL REGISTER ADDRESS-"
948 001204 104405      PARAM       :CONVERT STRING TO OCTAL
949 001206 000000      0          :LOW LIMIT
950 001210 177776      177776     :HIGH LIMIT

```

951	001212	015356				DHSCR			:LOCATIONS TO BE FILLED
952	001214	007				7			:NUMBER OF LOCATIONS
953	001215	010				.BYTE			:LSB MASK
954	001216	016767	014152	014152		MOV	DHSSR,DHSLR		:SET UP ADDRESS OF SILO
955	001224	005267	014146			INC	DHSLR		:STATUS REGISTER HIGH BYTE
956	001230	005767	014214			TST	INIFLG		:IF INITIALIZATION FLAG
957	001234	001002				BNE	BEGIN		:IS CLEARED
958	001236	005167	014206			COM	INIFLG		:SET IT
959									
960									:PROGRAM START
961									:CHECK FOR PROGRAM START AT SELECTED ADDRESS
962									
963	001242	012767	000340	176526	BEGIN:	MOV	#340,PS		:LOCK OUT INTERRUPTS
964	001250	012706	017102			MOV	#STACK,SP		:SET UP PROCESSOR STACK
965	001254	032767	000002	176306		BIT	#SW01,SWR		:IF SW01=1
966	001262	001410				BEQ	1\$:GET PC FOR PROGRAM START
967	001264	104403				INSTR			:GET PC
968	001266	016071				MTSTPC			:MESSAGE "TEST PC"
969	001270	104405				PARAM			:CONVERT STRING TO OCTAL
970	001272	000000				0			
971	001274	017500				17500			
972	001276	000207				RETURN			
973	001300	001				.BYTE	1		
974	001301	001				.BYTE	1		
975	001302	000410				BR	2\$		
976	001304	012767	001334	014104	1\$:	MOV	#T1,RETURN		:NORMAL START, TEST 1
977	001312	005767	014134			TST	STFLG		:IF LOOPING, BYPASS TIMEOUT
978	001316	001004				BNE	3\$		
979	001320	005167	014126			COM	STFLG		
980	001324	104401	016065		2\$:	TYPE	MR		:TYPE "R" TO INDICATE START
981	001330	000177	014062		3\$:	JMP	2RETURN		:START TESTING

```

982
983
984      : INTERRUPT LOGIC TEST
985      : SET CHARACTER AVAILABLE INTERRUPT ENABLE
986      : VERIFY THAT NO INTERRUPTS OCCUR
987 001334 012767 000340 175434 T1:  MOV    #340,PS          ; DISABLE ALL INTERRUPTS
988 001342 012767 004000 014054      MOV    #4000,ICOUNT      ; SET UP FOR 4000 ITERATIONS
989 001350 012767 001470 014042      MOV    #3$,ESCAPE      ; SET UP TO ESCAPE TO NEXT TEST
990 001356 012777 004000 013772      MOV    #BIT11,JDHSCR    ; MASTER CLEAR INTERFACE
991 001364 012777 001440 014006      MOV    #1$,JDHRVEC     ; SET UP FOR POSSIBLE
992                                     ; RECEIVER INTERRUPT
993 001372 012777 000340 014002      MOV    #340,JDHRLVL    ;
994 001400 012777 001454 013776      MOV    #2$,JDHTVEC     ; SET UP FOR POSSIBLE
995                                     ; TRANSMITTER INTERRUPT
996 001406 012777 000340 013772      MOV    #340,JDHTLVL    ;
997 001414 012777 000100 013734      MOV    #BIT6,JDHSCR    ; SET CHARACTER AVAILABLE
998                                     ; INTERRUPT ENABLE
999 001422 005067 175350              CLR    PS              ; ALLOW INTERRUPTS
1000 001426 000240                    NOP                    ; WINDOW FOR INTERRUPTS
1001 001430 012767 000340 176340      MOV    #340,PS        ; NO INTERRUPT OCCURED
1002 001436 000414                    BR    3$              ; CONTINUE
1003 001440 017705 013712              1$:  MOV    JDHSCR,R5     ; GET CONTENTS OF SYSTEM CONTROL REGISTER
1004 001444 104000                    HLT    0              ; UNEXPECTED INTERRUPT
1005 001446 012716 001470              MOV    #3$, (SP)      ; SET UP TO
1006 001452 000002                    RTI                    ; RETURN FROM INTERRUPT
1007 001454 017705 013676              2$:  MOV    JDHSCR,R5     ; GET CONTENTS OF SYSTEM CONTROL REGISTER
1008 001460 104000                    HLT    0              ; UNEXPECTED INTERRUPT
1009 001462 012716 001470              MOV    #3$, (SP)      ; SET UP TO
1010 001466 000002                    RTI                    ; RETURN FROM INTERRUPT
1011 001470 016777 013706 013702  3$:  MOV    DHRLVL,JDHRVEC  ; RESTORE TRAPCATCHER
1012 001476 005077 013700              CLR    JDHRLVL
1013 001502 016777 013700 013674      MOV    DHTLVL,JDHTVEC
1014 001510 005077 013672              CLR    JDHTLVL
1015 001514 104400                    SCOPE                 ; CHECK FOR ITERATIONS, LOOP
1016
1017      : INTERRUPT LOGIC TEST
1018      : SET SILO OVERFLOW INTERRUPT ENABLE
1019      : VERIFY THAT NO INTERRUPTS OCCUR
1020
1021 001516 012767 000340 176252 T2:  MOV    #340,PS          ; DISABLE ALL INTERRUPTS
1022 001524 012767 004000 013672      MOV    #4000,ICOUNT      ; SET UP FOR 4000 ITERATIONS
1023 001532 012767 001652 013660      MOV    #3$,ESCAPE      ; SET UP TO ESCAPE TO NEXT TEST
1024 001540 012777 004000 013610      MOV    #BIT11,JDHSCR    ; MASTER CLEAR INTERFACE
1025 001546 012777 001622 013624      MOV    #1$,JDHRVEC     ; SET UP FOR POSSIBLE
1026                                     ; RECEIVER INTERRUPT
1027 001554 012777 000340 013620      MOV    #340,JDHRLVL    ;
1028 001562 012777 001636 013614      MOV    #2$,JDHTVEC     ; SET UP FOR POSSIBLE
1029                                     ; TRANSMITTER INTERRUPT
1030 001570 012777 000340 013610      MOV    #340,JDHTLVL    ;
1031 001576 012777 010000 013552      MOV    #BIT12,JDHSCR    ; SET SILO OVERFLOW
1032                                     ; INTERRUPT ENABLE
1033 001604 005067 176166              CLR    PS              ; ALLOW INTERRUPTS
1034 001610 000240                    NOP                    ; WINDOW FOR INTERRUPTS
1035 001612 012767 000340 176156      MOV    #340,PS        ; NO INTERRUPT OCCURED
1036 001620 000414                    BR    3$              ; CONTINUE
1037 001622 017705 013530              1$:  MOV    JDHSCR,R5     ; GET CONTENTS OF SYSTEM CONTROL REGISTER

```

```

1038 001626 104000 HLT 0 ;UNEXPECTED INTERRUPT
1039 001630 012716 001652 MOV #3$, (SP) ;SET UP TO
1040 001634 000002 RTI ;RETURN FROM INTERRUPT
1041 001636 017705 013514 2$: MOV @DHSCR, R5 ;GET CONTENTS OF SYSTEM CONTROL REGISTER
1042 001642 104000 HLT 0 ;UNEXPECTED INTERRUPT
1043 001644 012716 001652 MOV #3$, (SP) ;SET UP TO
1044 001650 000002 RTI ;RETURN FROM INTERRUPT
1045 001652 016777 013524 013520 3$: MOV DHRLVL, @DHRVEC ;RESTORE TRAPCATCHER
1046 001660 005077 013516 CLR @DHRLVL
1047 001664 016777 013516 013512 MOV DHTLVL, @DHTVEC
1048 001672 005077 013510 CLR @DHTLVL
1049 001676 104400 SCOPE ;CHECK FOR ITERATIONS, LOOP
1050
1051 ;INTERRUPT LOGIC TEST
1052 ;SET TRANSMITTER DONE INTERRUPT ENABLE
1053 ;VERIFY THAT NO INTERRUPTS OCCUR
1054
1055 J01700 012767 000340 176070 T3: MOV #340, PS ;DISABLE ALL INTERRUPTS
1056 001706 012767 004000 013510 MOV #4000, ICOUNT ;SET UP FOR 4000 ITERATIONS
1057 001714 012767 002034 013476 MOV #3$, ESCAPE ;SET UP TO ESCAPE TO NEXT TEST
1058 001722 012777 004000 013426 MOV #BIT11, @DHSCR ;MASTER CLEAR INTERFACE
1059 001730 012777 002004 013442 MOV #13, @DHRVEC ;SET UP FOR POSSIBLE
1060 ;RECEIVER INTERRUPT
1061 001736 012777 000340 013436 MOV #340, @DHRLVL
1062 001744 012777 002020 013432 MOV #25, @DHTVEC ;SET UP FOR POSSIBLE
1063 ;TRANSMITTER INTERRUPT
1064 001752 012777 000340 013426 MOV #340, @DHTLVL
1065 001760 012777 020000 013370 MOV #BIT13, @DHSCR ;SET TRANSMITTER DONE
1066 ;INTERRUPT ENABLE
1067 001766 005067 176004 CLR PS ;ALLOW INTERRUPTS
1068 001772 000240 NOP ;WINDOW FOR INTERRUPTS
1069 001774 012767 000340 175774 MOV #340, PS ;NO INTERRUPT OCCURED
1070 002002 000414 BR 3$ ;CONTINUE
1071 002004 017705 013346 1$: MOV @DHSCR, R5 ;GET CONTENTS OF SYSTEM CONTROL REGISTER
1072 002010 104000 HLT 0 ;UNEXPECTED INTERRUPT
1073 002012 012716 002034 MOV #3$, (SP) ;SET UP TO
1074 002016 000002 RTI ;RETURN FROM INTERRUPT
1075 002020 017705 013332 2$: MOV @DHSCR, R5 ;GET CONTENTS OF SYSTEM CONTROL REGISTER
1076 002024 104000 HLT 0 ;UNEXPECTED INTERRUPT
1077 002026 012716 002034 MOV #3$, (SP) ;SET UP TO
1078 002032 000002 RTI ;RETURN FROM INTERRUPT
1079 002034 016777 013342 013336 3$: MOV DHRLVL, @DHRVEC ;RESTORE TRAPCATCHER
1080 002042 005077 013334 CLR @DHRLVL
1081 002046 016777 013334 013330 MOV DHTLVL, @DHTVEC
1082 002054 005077 013326 CLR @DHTLVL
1083 002060 104400 SCOPE ;CHECK FOR ITERATIONS, LOOP
1084
1085 ;INTERRUPT LOGIC TEST
1086 ;SET CHARACTER AVAILABLE INTERRUPT ENABLE
1087 ;SET CHARACTER AVAILABLE (MAINTENANCE MODE IS ENABLED)
1088 ;VERIFY THAT AN INTERRUPT OCCURS
1089
1090 002062 012767 000340 175706 T4: MOV #340, PS ;DISABLE ALL INTERRUPTS
1091 002070 012767 004000 013326 MOV #4000, ICOUNT ;SET UP FOR 4000 ITERATIONS
1092 002076 012767 002226 013314 MOV #3$, ESCAPE ;SET UP TO ESCAPE TO NEXT TEST
1093 002104 012777 004000 013244 MOV #BIT11, @DHSCR ;MASTER CLEAR INTERFACE

```

```

1094 002112 012777 002204 013260      MOV      #1$, @DHRVEC      ;SET UP FOR RECEIVER INTERRUPT
1095 002120 012777 000340 013254      MOV      #3$, @DHRLVL
1096 002126 012777 002212 013250      MOV      #2$, @DHTVEC      ;SET UP FOR TRANSMITTER INTERRUPT
1097 002134 012777 000340 013244      MOV      #340, @DHTLVL
1098 002142 012777 001000 013206      MOV      #BIT09, @DHSCR      ;SET MAINTENANCE MODE
1099 002150 052777 000100 013200      BIS      #BIT06, @DHSCR      ;SET CHARACTER AVAILABLE
1100                                     ;INTERRUPT ENABLE
1101 002156 052777 000200 013172      BIS      #BIT07, @DHSCR      ;FORCE INTERRUPT BY
1102                                     ;SETTING CHARACTER AVAILABLE
1103 002164 005067 175606      CLR      PS      ;ALLOW INTERRUPTS
1104 002170 000240      NOP      ;WINDOW FOR INTERRUPTS
1105 002172 012767 000340 175576      MOV      #340, PS      ;NO INTERRUPT OCCURED
1106 002200 104001      HLT      1      ;WITH CHARACTER AVAILABLE INTERRUPT
1107                                     ;ENABLE AND CHARACTER AVAILABLE SET
1108                                     ;ERROR
1109 002202 000411      BR      3$
1110 002204 012716 002226      1$: MOV      #3$, (SP)      ;SET UP TO RETURN
1111 002210 000002      RTI      ;FROM VALID INTERRUPT
1112 002212 017705 013140      2$: MOV      @DHSCR, R5      ;GET CONTENTS OF SYSTEM CONTROL REGISTER
1113 002216 104000      HLT      0      ;UNEXPECTED INTERRUPT
1114 002220 012716 002226      MOV      #3$, (SP)      ;SET UP TO RETURN
1115 002224 000002      RTI      ;FROM UNEXPECTED INTERRUPT
1116 002226 016777 013150 013144      3$: MOV      DHRLVL, @DHRVEC      ;RESTORE TRAPCATCHER
1117 002234 005077 013142      CLR      @DHRLVL
1118 002240 016777 013142 013136      MOV      DHTLVL, @DHTVEC
1119 002246 005077 013134      CLR      @DHTLVL
1120 002252 104400      SCOPE
1121
1122                                     ; INTERRUPT LOGIC TEST
1123                                     ; SET SILO OVERFLOW INTERRUPT ENABLE
1124                                     ; SET SILO OVERFLOW (MAINTENANCE MODE IS ENABLED)
1125                                     ; VERIFY THAT AN INTERRUPT OCCURS
1126
1127 002254 012767 000340 175514      T5: MOV      #340, PS      ;DISABLE ALL INTERRUPTS
1128 002262 012767 004000 013134      MOV      #4000, ICOUNT      ;SET UP FOR 4000 ITERATIONS
1129 002270 012767 002420 013122      MOV      #3$, ESCAPE      ;SET UP TO ESCAPE TO NEXT TEST
1130 002276 012777 004000 013052      MOV      #BIT11, @DHSCR      ;MASTER CLEAR INTERFACE
1131 002304 012777 002376 013066      MOV      #1$, @DHRVEC      ;SET UP FOR RECEIVER INTERRUPT
1132 002312 012777 000340 013062      MOV      #340, @DHRLVL
1133 002320 012777 002404 013056      MOV      #2$, @DHTVEC      ;SET UP FOR TRANSMITTER INTERRUPT
1134 002326 012777 000340 013052      MOV      #340, @DHTLVL
1135 002334 012777 001000 013014      MOV      #BIT09, @DHSCR      ;SET MAINTENANCE MODE
1136 002342 052777 040000 013006      BIS      #BIT14, @DHSCR      ;SET SILO OVERFLOW
1137                                     ;INTERRUPT ENABLE
1138 002350 052777 010000 013000      BIS      #BIT12, @DHSCR      ;FORCE INTERRUPT BY
1139                                     ;SETTING SILO OVERFLOW
1140 002356 005067 175414      CLR      PS      ;ALLOW INTERRUPTS
1141 002362 000240      NOP      ;WINDOW FOR INTERRUPTS
1142 002364 012767 000340 175404      MOV      #340, PS      ;NO INTERRUPT OCCURED
1143 002372 104001      HLT      1      ;WITH SILO OVERFLOW INTERRUPT
1144                                     ;ENABLE AND SILO OVERFLOW SET
1145                                     ;ERROR
1146 002374 000411      BR      3$
1147 002376 012716 002420      1$: MOV      #3$, (SP)      ;SET UP TO RETURN
1148 002402 000002      RTI      ;FROM VALID INTERRUPT
1149 002404 017735 012746      2$: MOV      @DHSCR, R5      ;GET CONTENTS OF SYSTEM CONTROL REGISTER

```

```

1150 002410 104000          HLT      0          ;UNEXPECTED INTERRUPT
1151 002412 012716 002420  MOV      #3$, (SP)      ;SET UP TO RETURN
1152 002416 000002          RTI          ;FROM UNEXPECTED INTERRUPT
1153 002420 016777 012756 012752 3$:  MOV      DHRLVL, @DHRVEC ;RESTORE TRAPCATCHER
1154 002426 005077 012750          CLR      @DHRLVL
1155 002432 016777 012750 012744  MOV      DHTLVL, @DHTVEC
1156 002440 005077 012742          CLR      @DHTLVL
1157 002444 104400          SCOPE
1158
1159          ; INTERRUPT LOGIC TEST
1160          ; SET TRANSMITTER INTERRUPT ENABLE
1161          ; SET NON EXISTATN MEMORY (MAINTENANCE MODE IS ENABLED)
1162          ; VERIFY THAT AN INTERRUPT OCCURS
1163
1164 002446 012767 000340 175322 T6:  MOV      #340, PS      ;DISABLE ALL INTERRUPTS
1165 002454 012767 004000 012742  MOV      #4000, ICOUNT ;SET UP FOR 4000 ITERATIONS
1166 002462 012767 002612 012730  MOV      #3$, ESCAPE   ;SET UP TO ESCAPE TO NEXT TEST
1167 002470 012777 004000 012660  MOV      #BIT11, @DHSCR ;MASTER CLEAR INTERFACE
1168 002476 012777 002576 012674  MOV      #2$, @DHRVEC  ;SET UP FOR RECEIVER INTERRUPT
1169 002504 012777 000340 012670  MOV      #340, @DHRLVL
1170 002512 012777 002570 012664  MOV      #1$, @DHTVEC  ;SET UP FOR TRANSMITTER INTERRUPT
1171 002520 012777 000340 012660  MOV      #340, @DHTLVL
1172 002526 012777 001000 012622  MOV      #BIT09, @DHSCR ;SET MAINTENANCE MODE
1173 002534 052777 020000 012614  BIS      #BIT13, @DHSCR ;SET TRANSMITTER
1174          ; INTERRUPT ENABLE
1175 002542 052777 002000 012606  BIS      #BIT10, @DHSCR ;FORCE INTERRUPT BY
1176          ; SETTING NON EXISTATN MEMORY
1177 002550 005067 175222          CLR      PS          ;ALLOW INTERRUPTS
1178 002554 000240          NOP          ;WINDOW FOR INTERRUPTS
1179 002556 012767 000340 175212  MOV      #340, PS     ;NO INTERRUPT OCCURED
1180 002564 104001          HLT      1          ;WITH TRANSMITTER INTERRUPT
1181          ; ENABLE AND NON EXISTATN MEMORY SET
1182          ; ERROR
1183 002566 000411          BR       3$
1184 002570 012716 002612          1$:  MOV      #3$, (SP)     ;SET UP TO RETURN
1185 002574 000002          RTI          ;FROM VALID INTERRUPT
1186 002576 017705 012554          2$:  MOV      @DHSCR, R5   ;GET CONTENTS OF SYSTEM CONTROL REGISTER
1187 002602 104000          HLT      0          ;UNEXPECTED INTERRUPT
1188 002604 012716 002612          MOV      #3$, (SP)     ;SET UP TO RETURN
1189 002610 000002          RTI          ;FROM UNEXPECTED INTERRUPT
1190 002612 016777 012564 012560 3$:  MOV      DHRLVL, @DHRVEC ;RESTORE TRAPCATCHER
1191 002620 005077 012556          CLR      @DHRLVL
1192 002624 016777 012556 012552  MOV      DHTLVL, @DHTVEC
1193 002632 005077 012550          CLR      @DHTLVL
1194 002636 104400          SCOPE
1195
1196          ; INTERRUPT LOGIC TEST
1197          ; SET TRANSMITTER DONE INTERRUPT ENABLE
1198          ; SET TRANSMITTER DONE (MAINTENANCE MODE IS ENABLED)
1199          ; VERIFY THAT AN INTERRUPT OCCURS
1200
1201 002640 012767 000340 175130 T7:  MOV      #340, PS      ;DISABLE ALL INTERRUPTS
1202 002646 012767 004000 012550  MOV      #4000, ICOUNT ;SET UP FOR 4000 ITERATIONS
1203 002654 012767 003004 012536  MOV      #3$, ESCAPE   ;SET UP TO ESCAPE TO NEXT TEST
1204 002662 012777 004000 012466  MOV      #BIT11, @DHSCR ;MASTER CLEAR INTERFACE
1205 002670 012777 002770 012502  MOV      #2$, @DHRVEC  ;SET UP FOR RECEIVER INTERRUPT

```



```

003:63 005777 012204 35: TST 2D4BAR ;WAS BAR BIT CLEARED FOR LINE 0
003:64 001404 BEQ 45
003:66 005005 CLR R5 ;(R5)=EXPECTED DATA IN
;BUFFER ACTIVE REGISTER, 0
003:70 017704 012174 MOV 2DHBA,R4 ;(R4)=ACTUAL CONTENTS OF
;BUFFER ACTIVE REGISTER
003:72 104000 HLT 0 ;BUS ACTIVE BIT NOT CLEARED, ERROR
003:74 002777 000001 012120 45: CMP #1,2DHBA ;WAS BUS ADDRESS INCREMENTED
003:76 001405 BEQ 55
003:78 017704 012152 MOV 2DHBA,R4 ;(R4)=ACTUAL CONTENTS
;OF BUS ADDRESS MEMORY FOR
;LINE 0
003:82 012705 000001 MOV #1,R5 ;(R5)=EXPECTED VALUE OF
;BUS ADDRESS MEMORY FOR
;LINE 0, 1
003:86 104003 HLT 3 ;BUS ADDRESS NOT UPDATED
;CORRECTLY, ERROR
003:90 005777 012142 55: TST 2DHBC ;DID BYTE COUNT DECREMENT TO 0
003:92 001416 BEQ 65
003:94 017704 012134 MOV 2DHBC,R4 ;(R4)=ACTUAL VALUE OF BYTE
;COUNT FOR LINE 0
003:98 005005 CLR R5 ;(R5)=EXPECTED VALUE OF BYTE
;COUNT FOR LINE 0, 0
003:9A 104004 HLT 4 ;BYTE COUNT DID NOT DECREMENT TO 0, ERROR
003:9C 016777 012142 012134 MOV DHRVL,2DHVEC ;RESTORE TRAPCATCHER
003:9E 005077 012132 CLR 2DHRVL
003:A0 001416 012132 012125 MOV DHTVL,2DHTVEC
003:A2 005077 012124 CLR 2DHTVL
003:A4 012705 012120 55: MOV #STACK,SP ;RESTORE STACK
003:A6 104000 HLT 0 ;CHECK FOR ITERATIONS, LOOP

;NPR LOGIC TEST
;SET BYTE COUNT TO 1 FOR LINE 1
;SET BAR BIT FOR LINE 1
;DELAY FOR NPR
;VERIFY THAT BAR BIT FOR LINE 1 CLEARS
;VERIFY THAT TRANSMITTER DONE IS SET

003:270 012767 000340 174500 T11: MOV #340,PS ;DISABLE ALL INTERRUPTS
003:276 012767 000020 012120 MOV #20,ICOUNT ;SET UP FOR 20 ITERATIONS
003:304 012767 003520 012105 MOV #65,ESCAPE ;SET UP TO ESCAPE TO NEXT TEST
003:312 012777 004000 012036 MOV #BIT11,2DHSCR ;ISSUE MASTER CLEAR
003:320 004767 011740 JSR PC,CLEAR ;CLEAR ALL BUS ADDRESS
;AND BYTE COUNT MEMORY LOCATIONS
003:324 012777 003406 012052 MOV #25,2DHTVEC ;SET UP TRANSMITTER
003:332 012777 000340 012046 MOV #340,2DHTLVL ;INTERRUPT VECTOR
003:340 012777 000001 012010 MOV #1,2DHSCR ;SELECT LINE 1
003:346 012777 177777 012002 MOV #-1,2DHBC ;SET BYTE COUNT TO 1
003:354 012700 001000 MOV #1000,R0
003:360 012777 000002 012002 MOV #2,2DHBA ;SET BAR BIT FOR
;LINE 1
003:366 005777 020000 011762 BIS #BIT13,2DHSCR ;SET TRANSMITTER INTERRUPT ENABLE
003:374 005067 174376 CLR PS ;ALLOW INTERRUPTS
003:400 005300 15: DEC R0 ;DELAY FOR NPR
003:402 001376 BNE 15
003:404 104001 HLT 1 ;NO INTERRUPT OCCURED, ERROR

```

```

1330 003406 005777 011744 25: TST 2DHSCR ;VERIFY THAT TRANSMITTER
1331 ;DONE IS SET
1332 003412 100401 BMI 35
1333 003414 104002 HLT 2 ;TRANSMITTER DONE NOT SET, ERROR
1334 003416 005777 011746 35: TST 2DHBAR ;WAS BAR BIT CLEARED FOR LINE 1
1335 003422 001404 BEQ 45
1336 003424 005005 CLR R5 ;(R5)=EXPECTED DATA IN
1337 ;BUFFER ACTIVE REGISTER, 0
1338 003426 011704 011736 MOV 2DHBAR,R4 ;(R4)=ACTUAL CONTENTS OF
1339 ;BUFFER ACTIVE REGISTER
1340 003432 104000 HLT 0 ;BUS ACTIVE BIT NOT CLEARED, ERROR
1341 003434 022777 000001 011722 45: CMP #1,2DHBA ;WAS BUS ADDRESS INCREMENTED
1342 003442 001405 BEQ 55
1343 003444 011704 011714 MOV 2DHBA,R4 ;(R4)=ACTUAL CONTENTS
1344 ;OF BUS ADDRESS MEMORY FOR
1345 ;LINE 1
1346 003450 012705 000001 MOV #1,R5 ;(R5)=EXPECTED VALUE OF
1347 ;BUS ADDRESS MEMORY FOR
1348 ;LINE 1
1349 003454 104003 HLT 3 ;BUS ADDRESS NOT UPDATED
1350 ;CORRECTLY, ERROR
1351 003456 005777 011704 55: TST 2DHBC ;DID BYTE COUNT DECREMENT TO 0
1352 003462 001416 BEQ 65
1353 003464 011704 011676 MOV 2DHBC,R4 ;(R4)=ACTUAL VALUE OF BYTE
1354 ;COUNT FOR LINE 1
1355 003470 005005 CLR R5 ;(R5)=EXPECTED VALUE OF BYTE
1356 ;COUNT FOR LINE 1
1357 003472 104004 HLT 4 ;BYTE COUNT DID NOT DECREMENT TO 0, ERROR
1358 003474 016777 011702 011676 MOV 2DHRLVL,2DHRVEC ;RESTORE TRAPCATCHER
1359 003502 005077 011674 CLR 2DHRLVL
1360 003506 016777 011674 011670 MOV 2DHTLVL,2DHTVEC
1361 003514 005077 011656 CLR 2DHTLVL
1362 003520 012706 011702 65: MOV #STACK,SP ;RESTORE STACK
1363 003524 104000 SCOPE ;CHECK FOR ITERATIONS, LOOP
1364 ;NPR LOGIC TEST
1365 ;SET BYTE COUNT TO 1 FOR LINE 2
1366 ;SET BAR BIT FOR LINE 2
1367 ;DELAY FOR NPR
1368 ;VERIFY THAT BAR BIT FOR LINE 2 CLEARS
1369 ;VERIFY THAT TRANSMITTER DONE IS SET
1370 003526 012767 000340 174242 712: MOV #340,FS ;DISABLE ALL INTERRUPTS
1371 003534 012767 000020 011662 MOV #20,ICOUNT ;SET UP FOR 20 ITERATIONS
1372 003542 012767 003756 011650 MOV #65,ESCAPE ;SET UP TO ESCAPE TO NEXT TEST
1373 003550 012777 004000 011600 MOV #BIT11,2DHSCR ;ISSUE MASTER CLEAR
1374 003556 004767 011502 JSR PC,CLEAR ;CLEAR ALL BUS ADDRESS
1375 ;AND BYTE COUNT MEMORY LOCATIONS
1376 003562 012777 003644 011614 MOV #25,2DHTVEC ;SET UP TRANSMITTER
1377 003570 012777 000340 011610 MOV #340,2DHTLVL ;INTERRUPT VECTOR
1378 003576 012777 000002 011552 MOV #2,2DHSCR ;SELECT LINE 2
1379 003604 012777 177777 011554 MOV #-1,2DHBC ;SET BYTE COUNT TO 1
1380 003612 012700 001000 MOV #1000,R0
1381 003616 012777 000004 011544 MOV #4,2DHBAR ;SET BAR BIT FOR
1382 ;LINE 2
1383 003624 052777 020000 011524 BIS #BIT13,2DHSCR ;SET TRANSMITTER INTERRUPT ENABLE

```

E03

```

1374 003632 005067 174140          CLR      PS          ;ALLOW INTERRUPTS
1375 003636 005300          13:    DEC      RC          ;DELAY FOR NPR
1376 003640 001376          BNE     15
1377 003642 104001          HLT
1378 003644 005777 011506          25:    TST     @DHSCR      ;NO INTERRUPT OCCURED, ERROR
                                           ;VERIFY THAT TRANSMITTER
                                           ;DONE IS SET
1379 003650 100401          SMI     35
1380 003652 104002          HLT     2
1381 003654 005777 011510          03:    TST     @CHBAR      ;TRANSMITTER DONE NOT SET, EPROR
                                           ;WAS BAR BIT CLEARED FOR LINE 2
1382 003660 001404          BEQ     45
1383 003662 005005          CLR     R5          ;(R5)=EXPECTED DATA IN
                                           ;BUFFER ACTIVE REGISTER, 0
1384 003664 017704 011500          MOV     @DHBAR,R4   ;(R4)=ACTUAL CONTENTS OF
                                           ;BUFFER ACTIVE REGISTER
1385 003670 104000          HLT     0          ;BUS ACTIVE BIT NOT CLEARED, ERROR
1386 003672 022777 000001 011464 45:    CMP     #1,@DHBA    ;WAS BUS ADDRESS INCREMENTED
1387 003700 001405          BEQ     55
1388 003702 017704 011456          MOV     @DHBA,R4   ;(R4)=ACTUAL CONTENTS
                                           ;OF BUS ADDRESS MEMORY FOR
                                           ;LINE 2
1389 003706 012705 000001          MOV     #1,R5      ;(R5)=EXPECTED VALUE OF
                                           ;BUS ADDRESS MEMORY FOR
                                           ;LINE 2, 1
1390 003712 104003          HLT     3          ;BUS ADDRESS NOT UPDATED
                                           ;CORRECTLY, ERROR
1391 003714 005777 011446          55:    TST     @DHBC      ;DID BYTE COUNT DECREMENT TO 0
1392 003720 001416          BEQ     65
1393 003722 017704 011440          MOV     @DHBC,R4   ;(R4)=ACTUAL VALUE OF BYTE
                                           ;COUNT FOR LINE 2
1394 003726 005005          CLR     R5          ;(R5)=EXPECTED VALUE OF BYTE
                                           ;COUNT FOR LINE 2, 0
1395 003730 104004          HLT     4          ;BYTE COUNT DID NOT DECREMENT TO 0, ERROR
1396 003732 016777 011444 011440          MOV     @HRLVL,@DHAVEC ;RESTORE TRAPCATCHER
1397 003740 005077 011436          CLR     @HRLVL
1398 003744 016777 011436 011432          MOV     @HTLVL,@DHTEVC
1399 003752 005077 011430          CLR     @HTLVL
1400 003756 012706 017102          65:    MOV     @STACK,SP  ;RESTORE STACK
1401 003762 104400          SCOPE          ;CHECK FOR ITERATIONS, LOOP
1402
1403
1404          ;NPR LOGIC TEST
1405          ;SET BYTE COUNT TO 1 FOR LINE 3
1406          ;SET BAR BIT FOR LINE 3
1407          ;DELAY FOR NPR
1408          ;VERIFY THAT BAR BIT FOR LINE 3 CLEARS
1409          ;VERIFY THAT TRANSMITTER DONE IS SET
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420 003764 012767 000340 174004  T13:  MOV     #340,PS    ;DISABLE ALL INTERRUPTS
1421 003772 012767 000020 011424          MOV     #20,COUNT  ;SET UP FOR 20 ITERATIONS
1422 004000 012767 004214 011412          MOV     #65,ESCAPE ;SET UP TO ESCAPE TO NEXT TEST
1423 004006 012777 004000 011342          MOV     #BIT11,@DHSCR ;ISSUE MASTER CLEAR
1424 004014 004767 011244          JSR     PC,CLEAR   ;CLEAR ALL BUS ADDRESS
                                           ;AND BYTE COUNT MEMORY LOCATIONS
1425
1426 004020 012777 004102 011356          MOV     #25,@DHTEVC ;SET UP TRANSMITTER
1427 004026 012777 000340 011352          MOV     #340,@DHTEVC ;INTERRUPT VECTOR
1428 004034 012777 000003 011314          MOV     #3,@DHSCR  ;SELECT LINE 3
1429 004042 012777 177777 011316          MOV     #-1,@DHBC  ;SET BYTE COUNT TO 1
  
```


H03

020HC MACY11 27.7321 16-MAR-75 09:17 PAGE 34
 020FCB.PFC

1542	004474	012767	004710	010716	MOV	#6\$, ESCAPE	;SET UP TO ESCAPE TO NEXT TEST
1543	004502	012777	004000	010646	MOV	#BIT11, @DHSCR	;ISSUE MASTER CLEAR
1544	004510	004767	010550		JSR	PC.CLEAR	;CLEAR ALL BUS ADDRESS
1545							;AND BYTE COUNT MEMORY LOCATIONS
1546	004514	012777	004576	010662	MOV	#2\$, @DHTVEC	;SET UP TRANSMITTER
1547	004522	012777	000340	010656	MOV	#340, @DHTLVL	; INTERRUPT VECTOR
1548	004530	012777	000005	010620	MOV	#5, @DHSCR	;SELECT LINE 5
1549	004536	012777	177777	010622	MOV	#-1, @DHBC	;SET BYTE COUNT TO 1
1550	004544	012700	001000		MOV	#1000, R0	
1551	004550	012777	000040	010612	MOV	#40, @DHBAR	;SET BAR BIT FOR
1552							;LINE 5
1553	004556	052777	020000	010572	BIS	#BIT13, @DHSCR	;SET TRANSMITTER INTERRUPT ENABLE
1554	004554	005067	173206		CLR	PS	;ALLOW INTERRUPTS
1555	004570	005300			15:	DEC	R0
1556	004572	001376				BNE	1\$
1557	004574	104001				HLT	1
1558	004576	005777	010554		2\$:	TST	@DHSCR
1559							;NO INTERRUPT OCCURED, ERROR
1560	004602	100401				BMI	3\$
1561	004604	104002				HLT	2
1562	004606	005777	010556		3\$:	TST	@DHBAR
1563	004612	001404				BEQ	4\$
1564	004614	005005				CLR	R5
1565							; (R5)=EXPECTED DATA IN
1566	004616	017704	010546			MOV	@DHBAR, R4
1567							; BUFFER ACTIVE REGISTER, 0
1568	004622	104000				HLT	0
1569	004624	022777	000001	010532	4\$:	CMP	#1, @DHBA
1570	004632	001405				BEQ	5\$
1571	004634	017704	010524			MOV	@DHBA, R4
1572							; (R4)=ACTUAL CONTENTS
1573							; OF BUS ADDRESS MEMORY FOR
1574	004640	012705	000001			MOV	#1, R5
1575							; (R5)=EXPECTED VALUE OF
1576							; BUS ADDRESS MEMORY FOR
1577	004644	104003				HLT	3
1578							; LINE 5, 1
1579	004646	005777	010514		5\$:	TST	@DHBC
1580	004652	001416				BEQ	6\$
1581	004654	017704	010506			MOV	@DHBC, R4
1582							; (R4)=ACTUAL VALUE OF BYTE
1583	004660	005005				CLR	R5
1584							; COUNT FOR LINE 5
1585	004662	104004				HLT	4
1586	004664	016777	010512	010506		MOV	@DHLVL, @DHVEC ;RESTORE TRAPCATCHER
1587	004672	005077	010504			CLR	@DHLVL
1588	004676	016777	010504	010500		MOV	@DHTLVL, @DHTVEC
1589	004704	005077	010476			CLR	@DHTLVL
1590	004710	012706	017102		6\$:	MOV	#STACK, SP
1591	004714	104400				SCOPE	;RESTORE STACK
1592							;CHECK FOR ITERATIONS, LOOP
1593							;NPR LOGIC TEST
1594							;SET BYTE COUNT TO 1 FOR LINE 6
1595							;SET BAR BIT FOR LINE 6
1596							;DELAY FOR NPR
1597							;VERIFY THAT BAR BIT FOR LINE 6 CLEARS

```

1598                                     :VERIFY THAT TRANSMITTER DONE IS SET
1599
1600 004716 012767 000340 173052 T16:  MOV    #340,PS          ;DISABLE ALL INTERRUPTS
1601 004724 012767 000020 010472      MOV    #20,ICOUNT      ;SET UP FOR 20 ITERATIONS
1602 004732 012767 005146 010460      MOV    #65,ESCAPE     ;SET UP TO ESCAPE TO NEXT TEST
1603 004740 012777 004000 010410      MOV    #BIT11,ADHSCR   ;ISSUE MASTER CLEAR
1604 004746 004767 010312              JSR    PC,CLEAR       ;CLEAR ALL BUS ADDRESS
1605                                     ;AND BYTE COUNT MEMORY LOCATIONS
1606 004752 012777 005034 010424      MOV    #25,ADHTVEC    ;SET UP TRANSMITTER
1607 004760 012777 000340 010420      MOV    #340,ADHTLVL   ;INTERRUPT VECTOR
1608 004766 012777 000006 010352      MOV    #6,ADHSCR      ;SELECT LINE 6
1609 004774 012777 177777 010364      MOV    #-1,ADHBC      ;SET BYTE COUNT TO 1
1610 005002 012700 001000              MOV    #1000,R0
1611 005006 012777 000100 010354      MOV    #100,ADHBAR    ;SET BAR BIT FOR
1612                                     ;LINE 6
1613 005014 052777 020000 010334      BIS    #BIT13,ADHSCR  ;SET TRANSMITTER INTERRUPT ENABLE
1614 005022 005067 172750              CLR    PS             ;ALLOW INTERRUPTS
1615 005026 005300              1$:  DEC    R0            ;DELAY FOR NPR
1616 005030 001376              BNE    1$
1617 005032 104001              HLT    1              ;NO INTERRUPT OCCURED, ERROR
1618 005034 005777 010316      2$:  TST    AD4SCR      ;VERIFY THAT TRANSMITTER
1619                                     ;DONE IS SET
1620 005040 100401              BMI    3$
1621 005042 104002              HLT    2              ;TRANSMITTER DONE NOT SET, ERROR
1622 005044 005777 010320      3$:  TST    ADHBAR      ;WAS BAR BIT CLEARED FOR LINE 6
1623 005050 001404              BEQ    4$
1624 005052 005005              CLR    R5
1625                                     ;(R5)=EXPECTED DATA IN
1626 005054 017704 010310      MOV    ADHBAR,R4      ;BUFFER ACTIVE REGISTER, 0
1627                                     ;(R4)=ACTUAL CONTENTS OF
1628 005060 104000              HLT    0              ;BUFFER ACTIVE REGISTER
1629 005062 022777 000001 010274  4$:  CMP    #1,ADHBA      ;BUS ACTIVE BIT NOT CLEARED, ERROR
1630 005070 001405              BEQ    5$              ;WAS BUS ADDRESS INCREMENTED
1631 005072 017704 010266      MOV    ADHBA,R4
1632                                     ;(R4)=ACTUAL CONTENTS
1633                                     ;OF BUS ADDRESS MEMORY FOR
1634 005076 012705 000001      MOV    #1,R5          ;LINE 6
1635                                     ;(R5)=EXPECTED VALUE OF
1636                                     ;BUS ADDRESS MEMORY FOR
1637 005102 104003              HLT    3              ;LINE 6, 1
1638                                     ;BUS ADDRESS NOT UPDATED
1639 005104 005777 010256      5$:  TST    ADHBC      ;CORRECTLY, ERROR
1640 005110 001416              BEQ    6$              ;DID BYTE COUNT DECREMENT TO 0
1641 005112 017704 010250      MOV    ADHBC,R4
1642                                     ;(R4)=ACTUAL VALUE OF BYTE
1643 005116 005005              CLR    R5              ;COUNT FOR LINE 6
1644                                     ;(R5)=EXPECTED VALUE OF BYTE
1645 005120 104004              HLT    4              ;COUNT FOR LINE 6, 0
1646 005122 016777 010254 010250      MOV    DHRLVL,ADHRVEC ;RESTORE TRAPCATCHER
1647 005130 005077 010246              CLR    ADHRLVL
1648 005134 016777 010246 010242      MOV    DHTLVL,ADHTVEC
1649 005142 005077 010240              CLR    ADHTLVL
1650 005146 012706 017102      6$:  MOV    #STACK,SP   ;RESTORE STACK
1651 005152 104400              SCOPE                 ;CHECK FOR ITERATIONS, LOOP
1652
1653                                     ;NPR LOGIC TEST

```

```

1654                                     :SET BYTE COUNT TO 1 FOR LINE 7
1655                                     :SET BAR BIT FOR LINE 7
1656                                     :DELAY FOR NPR
1657                                     :VERIFY THAT BAR BIT FOR LINE 7 CLEARS
1658                                     :VERIFY THAT TRANSMITTER DONE IS SET
1659
1660 005154 012767 000340 172614 T17: MOV #340,PS ;DISABLE ALL INTERRUPTS
1661 005162 012767 000020 010234 MOV #20,COUNT ;SET UP FOR 20 ITERATIONS
1662 005170 012767 005404 010222 MOV #6$,ESCAPE ;SET UP TO ESCAPE TO NEXT TEST
1663 005176 012777 004000 010152 MOV #BIT11,ADHSCR ;ISSUE MASTER CLEAR
1664 005204 004767 010054 JSR PC,CLEAR ;CLEAR ALL BUS ADDRESS
1665 ;AND BYTE COUNT MEMORY LOCATIONS
1666 005210 012777 005272 010166 MOV #2$,ADHTVEC ;SET UP TRANSMITTER
1667 005216 012777 000340 010162 MOV #340,ADHTLVL ;INTERRUPT VECTOR
1668 005224 012777 000007 010124 MOV #7,ADHSCR ;SELECT LINE 7
1669 005232 012777 177777 010126 MOV #-1,ADHBC ;SET BYTE COUNT TO 1
1670 005240 012700 001000 MOV #1000,R0
1671 005244 012777 000200 010116 MOV #200,ADHBAR ;SET BAR BIT FOR
1672 ;LINE 7
1673 005252 052777 020000 010076 BIS #BIT13,ADHSCR ;SET TRANSMITTER INTERRUPT ENABLE
1674 005260 005067 172512 CLR PS ;ALLOW INTERRUPTS
1675 005264 005300 1$: DEC R0 ;DELAY FOR NPR
1676 005266 001376 BNE 1$
1677 005270 104001 HLT 1 ;NO INTERRUPT OCCURED, ERROR
1678 005272 005777 010060 2$: TST ADHSCR ;VERIFY THAT TRANSMITTER
1679 ;DONE IS SET
1680 005276 100401 BMI 3$
1681 005300 104002 HLT 2 ;TRANSMITTER DONE NOT SET, ERROR
1682 005302 005777 010062 3$: TST ADHBAR ;WAS BAR BIT CLEARED FOR LINE 7
1683 005306 001404 BEQ 4$
1684 005310 005005 CLR R5 ;(R5)=EXPECTED DATA IN
1685 ;BUFFER ACTIVE REGISTER, 0
1686 005312 017704 010052 MOV ADHBAR,R4 ;(R4)=ACTUAL CONTENTS OF
1687 ;BUFFER ACTIVE REGISTER
1688 005316 104000 HLT 0 ;BUS ACTIVE BIT NOT CLEARED, ERROR
1689 005320 022777 000001 010036 4$: CMP #1,ADHBA ;WAS BUS ADDRESS INCREMENTED
1690 005326 001405 BEQ 5$
1691 005330 017704 010030 MOV ADHBA,R4 ;(R4)=ACTUAL CONTENTS
1692 ;OF BUS ADDRESS MEMORY FOR
1693 ;LINE 7
1694 005334 012705 000001 MOV #1,R5 ;(R5)=EXPECTED VALUE OF
1695 ;BUS ADDRESS MEMORY FOR
1696 ;LINE 7, 1
1697 005340 104003 HLT 3 ;BUS ADDRESS NOT UPDATED
1698 ;CORRECTLY, ERROR
1699 005342 005777 010020 5$: TST ADHBC ;DID BYTE COUNT DECREMENT TO 0
1700 005346 001416 BEQ 6$
1701 005350 017704 010012 MOV ADHBC,R4 ;(R4)=ACTUAL VALUE OF BYTE
1702 ;COUNT FOR LINE 7
1703 005354 005005 CLR R5 ;(R5)=EXPECTED VALUE OF BYTE
1704 ;COUNT FOR LINE 7, 0
1705 005356 104004 HLT 4 ;BYTE COUNT DID NOT DECREMENT TO 0, ERROR
1706 005360 016777 010016 010012 MOV DHRLVL,ADHRVEC ;RESTORE TRAPCATCHER
1707 005366 005077 010010 CLR ADHRLVL
1708 005372 016777 010010 010004 MOV DHTLVL,ADHTVEC
1709 005400 005077 010002 CLR ADHTLVL
    
```



```

1766 005616 016777 007560 007554      MOV    DHRLVL, @DHVEC ;RESTORE TRAPCATCHER
1767 005624 005077 007552                CLR    @DHRLVL
1768 005630 016777 007552 007546      MOV    DHTLVL, @DHVEC
1769 005636 005077 007544                CLR    @DHTLVL
1770 005642 012706 017102      6$:   MOV    *STACK, SP ;RESTORE STACK
1771 005646 104400                SCOPE ;CHECK FOR ITERATIONS, LOOP
1772
1773                :NPR LOGIC TEST
1774                :SET BYTE COUNT TO 1 FOR LINE 11
1775                :SET BAR BIT FOR LINE 11
1776                :DELAY FOR NPR
1777                :VERIFY THAT BAR BIT FOR LINE 11 CLEARS
1778                :VERIFY THAT TRANSMITTER DONE IS SET
1779
1780 005650 012767 000340 172120 T21:   MOV    #340, PS ;DISABLE ALL INTERRUPTS
1781 005656 012767 000020 007540      MOV    #20, ICOUNT ;SET UP FOR 20 ITERATIONS
1782 005664 012767 006100 007526      MOV    #6$, ESCAPE ;SET UP TO ESCAPE TO NEXT TEST
1783 005672 012777 004000 007456      MOV    #BIT11, @DHSCR ;ISSUE MASTER CLEAR
1784 005700 004767 007360                JSR    PC, CLEAR ;CLEAR ALL BUS ADDRESS
1785                ;AND BYTE COUNT MEMORY LOCATIONS
1786 005704 012777 005766 007472      MOV    #2$, @DHVEC ;SET UP TRANSMITTER
1787 005712 012777 000340 007466      MOV    #340, @DHTLVL ;INTERRUPT VECTOR
1788 005720 012777 000011 007430      MOV    #11, @DHSCR ;SELECT LINE 11
1789 005726 012777 177777 007432      MOV    #-1, @DHBC ;SET BYTE COUNT TO 1
1790 005734 012700 001000                MOV    #1000, R0
1791 005740 012777 001000 007422      MOV    #1000, @DHBAR ;SET BAR BIT FOR
1792                ;LINE 11
1793 005746 052777 020000 007402      BIS    #BIT13, @DHSCR ;SET TRANSMITTER INTERRUPT ENABLE
1794 005754 005067 172016                CLR    PS ;ALLOW INTERRUPTS
1795 005760 005300                RO ;DELAY FOR NPR
1796 005762 001376                BNE    1$
1797 005764 104001                HLT    1 ;NO INTERRUPT OCCURED, ERROR
1798 005766 005777 007364      2$:   TST    @DHSCR ;VERIFY THAT TRANSMITTER
1799                ;DONE IS SET
1800 005772 100401                BMI    3$
1801 005774 104002                HLT    2 ;TRANSMITTER DONE NOT SET, ERROR
1802 005776 005777 007366      3$:   TST    @DHBAR ;WAS BAR BIT CLEARED FOR LINE 11
1803 006002 001404                BEQ    4$
1804 006004 005005                CLR    R5 ;(R5)=EXPECTED DATA IN
1805                ;BUFFER ACTIVE REGISTER, 0
1806 006006 017704 007356      MOV    @DHBAR, R4 ;(R4)=ACTUAL CONTENTS OF
1807                ;BUFFER ACTIVE REGISTER
1808 006012 104000                HLT    0 ;BUS ACTIVE BIT NOT CLEARED, ERROR
1809 006014 022777 000001 007342 4$:   CMP    #1, @DHBA ;WAS BUS ADDRESS INCREMENTED
1810 006022 001405                BEQ    5$
1811 006024 017704 007334      MOV    @DHBA, R4 ;(R4)=ACTUAL CONTENTS
1812                ;OF BUS ADDRESS MEMORY FOR
1813                ;LINE 11
1814 006030 012705 000001      MOV    #1, R5 ;(R5)=EXPECTED VALUE OF
1815                ;BUS ADDRESS MEMORY FOR
1816                ;LINE 11, 1
1817 006034 104003                HLT    3 ;BUS ADDRESS NOT UPDATED
1818                ;CORRECTLY, ERROR
1819 006036 005777 007324      5$:   TST    @DHBC ;DID BYTE COUNT DECREMENT TO 0
1820 006042 001416                BEQ    6$
1821 006044 017704 007316      MOV    @DHBC, R4 ;(R4)=ACTUAL VALUE OF BYTE
    
```

```

1822                                     ;COUNT FOR LINE 11
1823 006050 005005 CLR R5 ;(R5)=EXPECTED VALUE OF BYTE
1824                                     ;COUNT FOR LINE 11, 0
1825 006052 104004 HLT 4 ;BYTE COUNT DID NOT DECREMENT TO 0, ERROR
1826 006054 016777 007322 007316 MOV DHRLVL,ADHRVEC ;RESTORE TRAPCATCHER
1827 006062 005077 007314 CLR ADHRLVL
1828 006056 016777 007314 007310 MOV DHTLVL,ADHTVEC
1829 006074 005077 007306 CLR ADHTLVL
1830 006100 012706 017102 6$: MOV #STACK,SP ;RESTORE STACK
1831 006104 104400 SCOPE ;CHECK FOR ITERATIONS, LOOP
1832
1833 ;NPR LOGIC TEST
1834 ;SET BYTE COUNT TO 1 FOR LINE 12
1835 ;SET BAR BIT FOR LINE 12
1836 ;DELAY FOR NPR
1837 ;VERIFY THAT BAR BIT FOR LINE 12 CLEARS
1838 ;VERIFY THAT TRANSMITTER DONE IS SET
1839
1840 006106 012767 000340 171662 T22: MOV #340,PS ;DISABLE ALL INTERRUPTS
1841 006114 012767 000020 007302 MOV #20,COUNT ;SET UP FOR 20 ITERATIONS
1842 006122 012767 006336 007270 MOV #6$,ESCAPE ;SET UP TO ESCAPE TO NEXT TEST
1843 006130 012777 004C00 007220 MOV #BIT11,ADHSCR ;ISSUE MASTER CLEAR
1844 006136 004767 007122 JSR PC,CLEAR ;CLEAR ALL BUS ADDRESS
1845 ;AND BYTE COUNT MEMORY LOCATIONS
1846 006142 012777 006224 007234 MOV #2$,ADHTVEC ;SET UP TRANSMITTER
1847 006150 012777 000340 007230 MOV #340,ADHTLVL ;INTERRUPT VECTOR
1848 006156 012777 000012 007172 MOV #12,ADHSCR ;SELECT LINE 12
1849 006164 012777 177777 007174 MOV #-1,ADHBC ;SET BYTE COUNT TO 1
1850 006172 012700 001000 MOV #1000,RO
1851 006176 012777 002000 007164 MOV #2000,ADHBAR ;SET BAR BIT FOR
1852 ;LINE 12
1853 006204 052777 020000 007144 BIS #BIT13,ADHSCR ;SET TRANSMITTER INTERRUPT ENABLE
1854 006212 005067 171560 CLR PS ;ALLOW INTERRUPTS
1855 006216 005300 1$: DEC RO ;DELAY FOR NPR
1856 006220 001376 BNE 1$
1857 006222 104001 HLT 1 ;NO INTERRUPT OCCURED, ERROR
1858 006224 005777 007126 2$: TST ADHSCR ;VERIFY THAT TRANSMITTER
1859 ;DONE IS SET
1860 006230 100401 BMI 3$
1861 006232 104002 HLT 2 ;TRANSMITTER DONE NOT SET, ERROR
1862 006234 005777 007130 3$: TST ADHBAR ;WAS BAR BIT CLEARED FOR LINE 12
1863 006240 001404 BEQ 4$
1864 006242 005005 CLR R5 ;(R5)=EXPECTED DATA IN
1865 ;BUFFER ACTIVE REGISTER, J
1866 006244 017704 007120 MOV ADHBAR,R4 ;(R4)=ACTUAL CONTENTS OF
1867 ;BUFFER ACTIVE REGISTER
1868 006250 104000 HLT 0 ;BUS ACTIVE BIT NOT CLEARED, ERROR
1869 006252 022777 000001 007104 4$: CMP #1,ADHBA ;WAS BUS ADDRESS INCREMENTED
1870 006250 001405 BEQ 5$
1871 006262 017704 007076 MOV ADHBA,R4 ;(R4)=ACTUAL CONTENTS
1872 ;OF BUS ADDRESS MEMORY FOR
1873 ;LINE 12
1874 006266 012705 000001 MOV #1,R5 ;(R5)=EXPECTED VALUE OF
1875 ;BUS ADDRESS MEMORY FOR
1876 ;LINE 12, 1
1877 006272 104003 HLT 3 ;BUS ADDRESS NOT UPDATED
    
```

```

1878                                     ;CORRECTLY, ERROR
1879 006274 005777 007066      5$:   TST   @DHBC      ;DID BYTE COUNT DECREMENT TO 0
1880 005300 001416              BEQ   6$
1881 006302 017704 007060      MOV   @DHBC,R4      ;(R4)=ACTUAL VALUE OF BYTE
1882                                     ;COUNT FOR LINE 12
1883 006306 005005              CLR   R5            ;(R5)=EXPECTED VALUE OF BYTE
1884                                     ;COUNT FOR LINE 12, 0
1885 006310 104004              HLT   4            ;BYTE COUNT DID NOT DECREMENT TO 0, ERROR
1886 006312 016777 007064 007060  MOV   DHRVLV,@DHVEC ;RESTORE TRAPCATCHER
1887 006320 005077 007056              CLR   @DHRVLV
1888 006324 016777 007056 007052  MOV   DHTLVL,@DHTVEC
1889 006332 005077 007050              CLR   @DHTLVL
1890 006336 012706 017102      6$:   MOV   *STACK,SP    ;RESTORE STACK
1891 006342 104400              SCOPE             ;CHECK FOR ITERATIONS, LOOP
1892
1893                                     ;NPR LOGIC TEST
1894                                     ;SET BYTE COUNT TO 1 FOR LINE 13
1895                                     ;SET BAR BIT FOR LINE 13
1896                                     ;DELAY FOR NPR
1897                                     ;VERIFY THAT BAR BIT FOR LINE 13 CLEARS
1898                                     ;VERIFY THAT TRANSMITTER DONE IS SET
1899
1900 006344 012767 000340 171424  T23:  MOV   #340,PS      ;DISABLE ALL INTERRUPTS
1901 006352 012767 000020 007044      MOV   #20,ICOUNT   ;SET UP FOR 20 ITERATIONS
1902 006360 012767 006574 007032      MOV   #6$,ESCAPE   ;SET UP TO ESCAPE TO NEXT TEST
1903 006366 012777 004000 006762      MOV   #BIT11,@DHSCR ;ISSUE MASTER CLEAR
1904 006374 004767 006664              JSR   PC,CLEAR     ;CLEAR ALL BUS ADDRESS
1905                                     ;AND BYTE COUNT MEMORY LOCATIONS
1906 006400 012777 006462 006776      MOV   #2$,@DHTVEC  ;SET UP TRANSMITTER
1907 006406 012777 000340 006772      MOV   #340,@DHTLVL ;INTERRUPT VECTOR
1908 006414 012777 000013 006734      MOV   #13,@DHSCR   ;SELECT LINE 13
1909 006422 012777 177777 006736      MOV   #-1,@DHBC    ;SET BYTE COUNT TO 1
1910 006430 012700 001000              MOV   #1000,R0
1911 006434 012777 004000 006726      MOV   #4000,@DHBAR ;SET BAR BIT FOR
1912                                     ;LINE 13
1913 006442 052777 020000 006706      BIS   #BIT13,@DHSCR ;SET TRANSMITTER INTERRUPT ENABLE
1914 006450 005067 171322              CLR   PS           ;ALLOW INTERRUPTS
1915 006454 005300      1$:   DEC   R0          ;DELAY FOR NPR
1916 006456 001376              BNE   1$
1917 006460 104001              HLT   1            ;NO INTERRUPT OCCURED, ERROR
1918 006462 005777 006670      2$:   TST   @DHSCR    ;VERIFY THAT TRANSMITTER
1919                                     ;DONE IS SET
1920 006466 100401              BMI   3$
1921 006470 104002              HLT   2            ;TRANSMITTER DONE NOT SET, ERROR
1922 006472 005777 006672      3$:   TST   @DHBAR    ;WAS BAR BIT CLEARED FOR LINE 13
1923 006476 001404              BEQ   4$
1924 006500 005005              CLR   R5           ;(R5)=EXPECTED DATA IN
1925                                     ;BUFFER ACTIVE REGISTER, 0
1926 006502 017704 006662      MOV   @DHBAR,R4    ;(R4)=ACTUAL CONTENTS OF
1927                                     ;BUFFER ACTIVE REGISTER
1928 006506 104000              HLT   0            ;BUS ACTIVE BIT NOT CLEARED, ERROR
1929 006510 022777 000001 006646  4$:   CMP   #1,@DHBA    ;WAS BUS ADDRESS INCREMENTED
1930 006516 001405              BEQ   5$
1931 006520 017704 006640      MOV   @DHBA,R4    ;(R4)=ACTUAL CONTENTS
1932                                     ;OF BUS ADDRESS MEMORY FOR
1933                                     ;LINE 13

```



```

007176 017704 006166      MOV      2DHBAR,R4      ;(R4)=ACTUAL CONTENTS OF
007202 104000      HLT      0              ;BUFFER ACTIVE REGISTER
007204 022777 000001 006152 45:      CMP      #1,2DHBA      ;BUS ACTIVE BIT NOT CLEARED, ERROR
007212 001405      BEQ      55             ;WAS BUS ADDRESS INCREMENTED
007214 017704 006144      MOV      2DHBA,R4      ;(R4)=ACTUAL CONTENTS
                                ;OF BUS ADDRESS MEMORY FOR
                                ;LINE 15
007220 012705 000001      MOV      #1,R5         ;(R5)=EXPECTED VALUE OF
                                ;BUS ADDRESS MEMORY FOR
                                ;LINE 15, 1
007224 104003      HLT      3              ;BUS ADDRESS NOT UPDATED
                                ;CORRECTLY, ERROR
007226 005777 006134      55:      TST      2DHBC         ;DID BYTE COUNT DECREMENT TO 0
007232 001416      BEQ      55             ;
007234 017704 006126      MOV      2DHBC,R4      ;(R4)=ACTUAL VALUE OF BYTE
                                ;COUNT FOR LINE 15
007240 005005      CLR      R5            ;(R5)=EXPECTED VALUE OF BYTE
                                ;COUNT FOR LINE 15, 0
007242 104004      HLT      4              ;BYTE COUNT DID NOT DECREMENT TO 0, ERROR
007244 016777 006132 006126      MOV      2DHRLVL,2DHVEC ;RESTORE TRAPCATCHER
007252 005077 006124      CLR      2DHRLVL
007256 016777 006124 006120      MOV      2DHTLVL,2DHTVEC
007264 005077 006116      CLR      2DHTLVL
007270 012706 017102 55:      MOV      #STACK,SP     ;RESTORE STACK
007274 104400      SCOPE                 ;CHECK FOR ITERATIONS, LOOP

                                ;NPR LOGIC TEST
                                ;SET BYTE COUNT TO 1 FOR LINE 16
                                ;SET BAR BIT FOR LINE 16
                                ;DELAY FOR NPR
                                ;VERIFY THAT BAR BIT FOR LINE 16 CLEARS
                                ;VERIFY THAT TRANSMITTER DONE IS SET
007276 012767 000340 170472 T26:      MOV      #340,PS       ;DISABLE ALL INTERRUPTS
007284 012767 000020 006112      MOV      #20,ICOUNT    ;SET UP FOR 20 ITERATIONS
007292 012767 007526 006100      MOV      #65,ESCAPE    ;SET UP TO ESCAPE TO NEXT TEST
007300 012777 004000 006030      MOV      #BIT11,2DHSCR ;ISSUE MASTER CLEAR
007308 004767 005732      JSR      PC,CLEAR      ;CLEAR ALL BUS ADDRESS
                                ;AND BYTE COUNT MEMORY LOCATIONS
007316 012777 007414 006044      MOV      #25,2DHTVEC   ;SET UP TRANSMITTER
007324 012777 000340 006040      MOV      #340,2DHTLVL  ;INTERRUPT VECTOR
007332 012777 000016 006002      MOV      #16,2DHSCR    ;SELECT LINE 15
007340 012777 177777 006004      MOV      #-1,2DHBC     ;SET BYTE COUNT TO 1
007348 012700 001000      MOV      #1000,R0
007356 012777 040000 005774      MOV      #40000,2DHBAR ;SET BAR BIT FOR
                                ;LINE 16
007364 052777 020000 005754      BIS      #BIT13,2DHSCR ;SET TRANSMITTER INTERRUPT ENABLE
007372 005067 170370      CLR      PS            ;ALLOW INTERRUPTS
007380 005300      15:      DEC      R0            ;DELAY FOR NPR
007388 001376      BNE     15             ;
007396 104001      HLT     1              ;NO INTERRUPT OCCURED, ERROR
007404 005777 005736 25:      TST     2DHSCR        ;VERIFY THAT TRANSMITTER
                                ;DONE IS SET
007412 104001      BMI     35             ;
007420 100401      HLT     2              ;TRANSMITTER DONE NOT SET, ERROR
007422 104002

```



```

2158 007652 005777 005500 2$: TST 2DHSCR ;VERIFY THAT TRANSMITTER
2159 ;DONE IS SET
2160 007656 100401 BMI 3$
2161 007660 104002 HLT 2 ;TRANSMITTER DONE NOT SET, ERROR
2162 007662 005777 005502 3$: TST 2DHBAR ;WAS BAR BIT CLEARED FOR LINE 17
2163 007666 001404 BEQ 4$
2164 007670 005005 CLR R5 ;(R5)=EXPECTED DATA IN
2165 ;BUFFER ACTIVE REGISTER, 0
2166 007672 017704 005472 MOV 2DHBAR,R4 ;(R4)=ACTUAL CONTENTS OF
2167 ;BUFFER ACTIVE REGISTER
2168 007676 104000 HLT 0 ;BUS ACTIVE BIT NOT CLEARED, ERROR
2169 007700 022777 000001 005456 4$: CMP #1,2DHBA ;WAS BUS ADDRESS INCREMENTED
2170 007706 001405 BEQ 5$
2171 007710 017704 005450 MOV 2DHBA,R4 ;(R4)=ACTUAL CONTENTS
2172 ;OF BUS ADDRESS MEMORY FOR
2173 ;LINE 17
2174 007714 012705 000001 MOV #1,R5 ;(R5)=EXPECTED VALUE OF
2175 ;BUS ADDRESS MEMORY FOR
2176 ;LINE 17, 1
2177 007720 104003 HLT 3 ;BUS ADDRESS NOT UPDATED
2178 ;CORRECTLY, ERROR
2179 007722 005777 005440 5$: TST 2DHBC ;DID BYTE COUNT DECREMENT TO 0
2180 007726 001416 BEQ 6$
2181 007730 017704 005432 MOV 2DHBC,R4 ;(R4)=ACTUAL VALUE OF BYTE
2182 ;COUNT FOR LINE 17
2183 007734 005005 CLR R5 ;(R5)=EXPECTED VALUE OF BYTE
2184 ;COUNT FOR LINE 17, 0
2185 007736 104004 HLT 4 ;BYTE COUNT DID NOT DECREMENT TO 0, ERROR
2186 007740 016777 005436 005432 MOV DHRVLV,2DHVEC ;RESTORE TRAPCATCHER
2187 007746 005077 005430 CLR 2DHRVLV
2188 007752 016777 005430 005424 MOV DHTLVL,2DHTVEC
2189 007760 005077 005422 CLR 2DHTLVL
2190 007764 012706 017102 6$: MOV #STACK,SP ;RESTORE STACK
2191 007770 104400 SCOPE ;CHECK FOR ITERATIONS, LOOP
2192
2193 ;NPR LOGIC TEST
2194 ;SET BYTE COUNT ON ALL LINES TO 1
2195 ;SET BAR BIT FOR LINE 0
2196 ;VERIFY THAT BYTE COUNT FOR LINE 0 GOES TO 0
2197 ;VERIFY THAT BUS ADDRESS FOR LINE 0 IS INCREMENTED
2198 ;VERIFY THAT BYTE COUNTS AND BUS ADDRESSES FOR ALL OTHER LINES
2199 ;ARE UNCHANGED
2200
2201 007772 012767 000340 167776 T30: MOV #340,PS ;DISABLE ALL INTERRUPTS
2202 010000 012767 000010 005416 MOV #10,ICOUNT ;SET UP FOR 10 ITERATIONS
2203 010006 012767 010140 005404 MOV #8$,ESCAPE ;SET UP TO ESCAPE TO NEXT TEST
2204 010014 012777 004000 005334 MOV #BIT11,2DHSCR ;MASTER CLEAR INTERFACE
2205 ;TO SET ALL TBMT BITS
2206 010022 004767 005236 JSR PC,CLEAR ;CLEAR ALL BYTE COUNT AND
2207 ;BUS ADDRESS MEMORY LOCATIONS
2208 010026 004767 005264 JSR PC,LOAD ;SET ALL BYTE COUNT LOCATIONS TO -1
2209 010032 012777 000001 005330 MOV #1,2DHBAR ;SET BAR BIT FOR LINE 0
2210 010040 005777 005312 3$: TST 2DHSCR ;WAIT FOR TRANSMITTER DONE
2211 010044 100375 BPL 3$
2212 010046 012700 000020 MOV #20,R0 ;SET UP TO CHECK ALL 16 LINES
2213 010052 005077 005300 CLR 2DHSCR ;START AT LINE 0
    
```

```

2214 010056 005001          CLR      R1          ;KEEP TRACK OF LINE NUMBER
2215 010060 012705 177777 4$:  MOV      #-1,R5    ;(R5)=EXPECTED BYTE COUNT,
2216                                ;IF LINE NUMBER NOT = 0
2217 010064 005003          CLR      R3          ;(R3)=EXPECTED BUS ADDRESS,
2218                                ;IF LINE NUMBER NOT = 0
2219 010066 017704 005274    MOV      JDHBC,R4    ;(R4)=ACTUAL BYTE ACOUNT
2220 010072 017702 005266    MOV      JDHBA,R2    ;(R5)=ACTUAL BUS ADDRESS
2221 010076 027727 005254 000000  CMP      JDHSCR,#0    ;IF LINE BEING COMPARED IS LINE 0
2222 010104 001002          BNE     5$
2223 010106 005005          CLR      R5          ;EXPECTED BYTE COUNT=0
2224 010110 005203          INC     R3          ;EXPECTED BUS ADDRESS = 1
2225 010112 020504          5$:  CMP      R5,R4    ;IS BYTE COUNT CORRECT
2226 010114 001401          BEQ     6$
2227 010116 104004          HLT     4           ;BYTE COUNT ERROR
2228 010120 020302          5$:  CMP      R3,R2    ;IS BUS ADDRESS CORRECT
2229 010122 001401          BEQ     7$
2230 010124 104003          HLT     3           ;BUS ADDRESS ERROR
2231 010126 005277 005224 7$:  INC     JDHSCR    ;PREPARE TO CHECK NEXT LINE
2232 010132 005201          INC     R1
2233 010134 005300          DEC     R0          ;CONTINUE IF ALL NOT DONE
2234 010136 001350          BNE     4$
2235 010140 104400          5$:  SCOPE        ;CHECK FOR ITERATIONS, LOOP

;NPP LOGIC TEST
;SET BYTE COUNT ON ALL LINES TO 1
;SET BAR BIT FOR LINE 1
;VERIFY THAT BYTE COUNT FOR LINE 1 GOES TO 0
;VERIFY THAT BUS ADDRESS FOR LINE 1 IS INCREMENTED
;VERIFY THAT BYTE COUNTS AND BUS ADDRESSES FOR ALL OTHER LINES
;ARE UNCHANGED

2245 010142 012767 000340 167626 T31: MOV      #340,PS    ;DISABLE ALL INTERRUPTS
2246 010150 012767 000010 005246  MOV      #10,ICOUNT ;SET UP FOR 10 ITERATIONS
2247 010156 012767 010310 005234  MOV      #8$,ESCAPE ;SET UP TO ESCAPE TO NEXT TEST
2248 010164 012777 004000 005164  MOV      #BIT11,JDHSCR ;MASTER CLEAR INTERFACE
2249                                ;TO SET ALL TBMT BITS
2250 010172 004767 005066          JSR     PC,CLEAR    ;CLEAR ALL BYTE COUNT AND
2251                                ;BUS ADDRESS MEMORY LOCATIONS
2252 010176 004767 005114          JSR     PC,LOAD     ;SET ALL BYTE COUNT LOCATIONS TO -1
2253 010202 012777 000002 005160  MOV      #2,JDHBAR  ;SET BAR BIT FOR LINE 1
2254 010210 005777 005142          3$:  TST     JDHSCR    ;WAIT FOR TRANSMITTER DONE
2255 010214 100375          BPL     3$
2256 010216 012700 000020          MOV      #20,R0    ;SET UP TO CHECK ALL 16 LINES
2257 010222 005077 005130          CLR     JDHSCR    ;START AT LINE 0
2258 010226 005001          CLR     R1        ;KEEP TRACK OF LINE NUMBER
2259 010230 012705 177777 4$:  MOV      #-1,R5    ;(R5)=EXPECTED BYTE COUNT,
2260                                ;IF LINE NUMBER NOT = 1
2261 010234 005003          CLR     R3        ;(R3)=EXPECTED BUS ADDRESS,
2262                                ;IF LINE NUMBER NOT = 1
2263 010236 017704 005124          MOV      JDHBC,R4  ;(R4)=ACTUAL BYTE ACOUNT
2264 010242 017702 005116          MOV      JDHBA,R2  ;(R5)=ACTUAL BUS ADDRESS
2265 010246 027727 005104 000001  CMP      JDHSCR,#1 ;IF LINE BEING COMPARED IS LINE 1
2266 010254 001002          BNE     5$
2267 010256 005005          CLR     R5        ;EXPECTED BYTE COUNT=0
2268 010260 005203          INC     R3        ;EXPECTED BUS ADDRESS = 1
2269 010262 020504          5$:  CMP      R5,R4    ;IS BYTE COUNT CORRECT

```

```

2270 010264 001401      BEQ      6$
2271 010266 104004      HLT      4          ;BYTE COUNT ERROR
2272 010270 020302      6$: CMP    R3,R2    ;IS BUS ADDRESS CORRECT
2273 010272 001401      BEQ      7$
2274 010274 104003      HLT      3          ;BUS ADDRESS ERROR
2275 010276 005277 005054      7$: INC    2DHSCR   ;PREPARE TO CHECK NEXT LINE
2276 010302 005201      INC     R1
2277 010304 005300      DEC     R0          ;CONTINUE IF ALL NOT DONE
2278 010306 001350      BNE     4$
2279 010310 104400      8$: SCOPE          ;CHECK FOR ITERATIONS, LOOP
2280
2281      ;NPR LOGIC TEST
2282      ;SET BYTE COUNT ON ALL LINES TO 1
2283      ;SET BAR BIT FOR LINE 2
2284      ;VERIFY THAT BYTE COUNT FOR LINE 2 GOES TO 0
2285      ;VERIFY THAT BUS ADDRESS FOR LINE 2 IS INCREMENTED
2286      ;VERIFY THAT BYTE COUNTS AND BUS ADDRESSES FOR ALL OTHER LINES
2287      ;ARE UNCHANGED
2288
2289 010312 012767 000340 167456 T32: MOV     #340,R5    ;DISABLE ALL INTERRUPTS
2290 010320 012767 000010 005076   MOV     #10,R1    ;SET UP FOR 10 ITERATIONS
2291 010326 012767 010460 005064   MOV     #8$,R2    ;SET UP TO ESCAPE TO NEXT TEST
2292 010334 012777 004300 005014   MOV     #BIT11,2DHSCR ;MASTER CLEAR INTERFACE
2293
2294 010342 004767 004716      JSR     PC,CLEAR  ;TO SET ALL TBMT BITS
2295
2296 010346 004767 004744      JSR     PC,LOAD   ;CLEAR ALL BYTE COUNT AND
2297 010352 012777 000004 005010   MOV     #4,2DHBAR ;BUS ADDRESS MEMORY LOCATIONS
2298 010360 005777 004772      3$: TST    2DHSCR  ;SET ALL BYTE COUNT LOCATIONS TO -1
2299 010364 100375      BPL     3$        ;SET BAR BIT FOR LINE 2
2300 010366 012700 000020      MOV     #20,R0    ;WAIT FOR TRANSMITTER DONE
2301 010372 005077 004760      CLR     2DHSCR
2302 010376 005001      CLR     R1
2303 010400 012705 177777      4$: MOV     #-1,R5  ;SET UP TO CHECK ALL 16 LINES
2304
2305 010404 005003      CLR     R3        ;START AT LINE 0
2306
2307 010406 017704 004754      MOV     2DHBC,R4  ;KEEP TRACK OF LINE NUMBER
2308 010412 017702 004746      MOV     2DHBA,R2  ;(R5)=EXPECTED BYTE COUNT,
2309 010416 027727 004734 000002   CMP     2DHSCR,#2 ;IF LINE NUMBER NOT = 2
2310 010424 001002      BNE     5$        ;(R3)=EXPECTED BUS ADDRESS,
2311 010426 005005      CLR     R5        ;IF LINE NUMBER NOT = 2
2312 010430 005203      INC     R3        ;(R4)=ACTUAL BYTE COUNT
2313 010432 020504      5$: CMP     R5,R4   ;(R5)=ACTUAL BUS ADDRESS
2314 010434 001401      BEQ     6$        ;IF LINE BEING COMPARED IS LINE 2
2315 010436 104004      HLT     4          ;EXPECTED BYTE COUNT=0
2316 010440 020302      6$: CMP     R3,R2  ;EXPECTED BUS ADDRESS = 1
2317 010442 001401      BEQ     7$        ;IS BYTE COUNT CORRECT
2318 010444 104003      HLT     3          ;BYTE COUNT ERROR
2319 010446 005277 004704      7$: INC     2DHSCR  ;IS BUS ADDRESS CORRECT
2320 010452 005201      INC     R1
2321 010454 005300      DEC     R0          ;BUS ADDRESS ERROR
2322 010456 001350      BNE     4$        ;PREPARE TO CHECK NEXT LINE
2323 010460 104400      8$: SCOPE          ;CONTINUE IF ALL NOT DONE
2324
2325      ;NPR LOGIC TEST
  
```

```

2326 :SET BYTE COUNT ON ALL LINES TO 1
2327 :SET BAR BIT FOR LINE 3
2328 :VERIFY THAT BYTE COUNT FOR LINE 3 GOES TO 0
2329 :VERIFY THAT BUS ADDRESS FOR LINE 3 IS INCREMENTED
2330 :VERIFY THAT BYTE COUNTS AND BUS ADDRESSES FOR ALL OTHER LINES
2331 :ARE UNCHANGED
2332
2333 010462 012767 000340 167306 T33: MOV #340,PS ;DISABLE ALL INTERRUPTS
2334 010470 012767 000010 004726 MOV #10,ICOUNT ;SET UP FOR 10 ITERATIONS
2335 01047E 012767 010630 004714 MOV #8$,ESCAPE ;SET UP TO ESCAPE TO NEXT TEST
2336 010504 012777 004000 004644 MOV #BIT11,JDHSCR ;MASTER CLEAR INTERFACE
2337 ;TO SET ALL TBMT BITS
2338 010512 004767 004546 JSR PC,CLEAR ;CLEAR ALL BYTE COUNT AND
2339 ;BUS ADDRESS MEMORY LOCATIONS
2340 010516 004767 004574 JSR PC,LOAD ;SET ALL BYTE COUNT LOCATIONS TO -1
2341 010522 012777 000010 004640 MOV #10,JDHBAR ;SET BAR BIT FOR LINE 3
2342 010530 005777 004622 3$: TST JDHSCR ;WAIT FOR TRANSMITTER DONE
2343 010534 100375 SP, 3$
2344 010536 012700 000020 MOV #20,R0 ;SET UP TO CHECK ALL 16 LINES
2345 010542 005077 004610 CLR JDHSCR ;START AT LINE 0
2346 010546 005001 CLR R1 ;KEEP TRACK OF LINE NUMBER
2347 010550 012705 177777 4$: MOV #-1,R5 ;(R5)=EXPECTED BYTE COUNT,
2348 ;IF LINE NUMBER NOT = 3
2349 010554 005003 CLR R3 ;(R3)=EXPECTED BUS ADDRESS.
2350 ;IF LINE NUMBER NOT = 3
2351 010556 017704 004604 MOV JDHBC,R4 ;(R4)=ACTUAL BYTE ACOUNT
2352 010562 017702 004576 MOV JDHBA,R2 ;(R5)=ACTUAL BUS ADDRESS
2353 010566 027727 004564 000003 CMP JDHSCR,#3 ;IF LINE BEING COMPARED IS LINE 3
2354 010574 001002 BNE 5$
2355 010576 005005 CLR R5 ;EXPECTED BYTE COUNT=0
2356 010600 005203 INC R3 ;EXPECTED BUS ADDRESS = 1
2357 010602 020504 5$: CMP R5,R4 ;IS BYTE COUNT CORRECT
2358 010604 001401 BEQ 6$
2359 010606 104004 HLT 4 ;BYTE COUNT ERROR
2360 010610 020302 6$: CMP R3,R2 ;IS BUS ADDRESS CORRECT
2361 010612 001401 BEQ 7$
2362 010614 104003 HLT 3 ;BUS ADDRESS ERROR
2363 010616 005277 004534 7$: INC JDHSCR ;PREPARE TO CHECK NEXT LINE
2364 010622 005201 INC R1
2365 010624 005300 DEC R0 ;CONTINUE IF ALL NOT DONE
2366 010626 001350 BNE 4$
2367 010630 104400 8$: SCOPE ;CHECK FOR ITERATIONS, LOOP
2368
2369 ;NPR LOGIC TEST
2370 :SET BYTE COUNT ON ALL LINES TO 1
2371 :SET BAR BIT FOR LINE 4
2372 :VERIFY THAT BYTE COUNT FOR LINE 4 GOES TO 0
2373 :VERIFY THAT BUS ADDRESS FOR LINE 4 IS INCREMENTED
2374 :VERIFY THAT BYTE COUNTS AND BUS ADDRESSES FOR ALL OTHER LINES
2375 :ARE UNCHANGED
2376
2377 010632 012767 000340 167136 T34: MOV #340,PS ;DISABLE ALL INTERRUPTS
2378 010640 012767 000010 004556 MOV #10,ICOUNT ;SET UP FOR 10 ITERATIONS
2379 010646 012767 011000 004544 MOV #8$,ESCAPE ;SET UP TO ESCAPE TO NEXT TEST
2380 010654 012777 004000 004474 MOV #BIT11,JDHSCR ;MASTER CLEAR INTERFACE
2381 ;TO SET ALL TBMT BITS
  
```

```

2382 010662 004767 004376 JSR PC,CLEAR ;CLEAR ALL BYTE COUNT AND
2383 ;BUS ADDRESS MEMORY LOCATIONS
2384 010666 004767 004424 JSR PC,LOAD ;SET ALL BYTE COUNT LOCATIONS TO -1
2385 010672 012777 000020 004470 MOV #20,JDHBAR ;SET BAR BIT FOR LINE 4
2386 010700 005777 004452 3$: TST JDHSCR ;WAIT FOR TRANSMITTER DONE
2387 010704 100375 BPL 3$
2388 010706 012700 000020 MOV #20,R0 ;SET UP TO CHECK ALL 16 LINES
2389 010712 005077 004440 CLR JDHSCR ;START AT LINE 0
2390 010716 005001 CLR R1 ;KEEP TRACK OF LINE NUMBER
2391 010720 012705 177777 4$: MOV #-1,R5 ;(R5)=EXPECTED BYTE COUNT,
2392 ;IF LINE NUMBER NOT = 4
2393 010724 005003 CLR R3 ;(R3)=EXPECTED BUS ADDRESS,
2394 ;IF LINE NUMBER NOT = 4
2395 010726 017704 004434 MOV JDHBC,R4 ;(R4)=ACTUAL BYTE COUNT
2396 010732 017702 004426 MOV JDHBA,R2 ;(R5)=ACTUAL BUS ADDRESS
2397 010736 027727 004414 000004 CMP JDHSCR,#4 ;IF LINE BEING COMPARED IS LINE 4
2398 010744 001002 BNE 5$
2399 010746 005005 CLR R5 ;EXPECTED BYTE COUNT=0
2400 010750 005203 INC R3 ;EXPECTED BUS ADDRESS = 1
2401 010752 020504 5$: CMP R5,R4 ;IS BYTE COUNT CORRECT
2402 010754 001401 BEQ 6$
2403 010756 104004 HLT 4 ;BYTE COUNT ERROR
2404 010760 020302 6$: CMP R3,R2 ;IS BUS ADDRESS CORRECT
2405 010762 001401 BEQ 7$
2406 010764 104003 HLT 3 ;BUS ADDRESS ERROR
2407 010766 005277 004364 7$: INC JDHSCR ;PREPARE TO CHECK NEXT LINE
2408 010772 005201 INC R1
2409 010774 005300 DEC R0
2410 010776 001350 BNE 4$ ;CONTINUE IF ALL NOT DONE
2411 011000 104400 8$: SCOPE ;CHECK FOR ITERATIONS, LOOP
2412
2413 ;NPR LOGIC TEST
2414 ;SET BYTE COUNT ON ALL LINES TO 1
2415 ;SET BAR BIT FOR LINE 5
2416 ;VERIFY THAT BYTE COUNT FOR LINE 5 GOES TO 0
2417 ;VERIFY THAT BUS ADDRESS FOR LINE 5 IS INCREMENTED
2418 ;VERIFY THAT BYTE COUNTS AND BUS ADDRESSES FOR ALL OTHER LINES
2419 ;ARE UNCHANGED
2420
2421 011002 012767 000340 166766 T35: MOV #340,PS ;DISABLE ALL INTERRUPTS
2422 011010 012767 000010 004406 MOV #10,ICOUNT ;SET UP FOR 10 ITERATIONS
2423 011016 012767 011150 004374 MOV #8$,ESCAPE ;SET UP TO ESCAPE TO NEXT TEST
2424 011024 012777 004000 004324 MOV #BIT11,JDHSCR ;MASTER CLEAR INTERFACE
2425 ;TO SET ALL TBMT BITS
2426 011032 004767 004226 JSR PC,CLEAR ;CLEAR ALL BYTE COUNT AND
2427 ;BUS ADDRESS MEMORY LOCATIONS
2428 011036 004767 004254 JSR PC,LOAD ;SET ALL BYTE COUNT LOCATIONS TO -1
2429 011042 012777 000040 004320 MOV #40,JDHBAR ;SET BAR BIT FOR LINE 5
2430 011050 005777 004302 3$: TST JDHSCR ;WAIT FOR TRANSMITTER DONE
2431 011054 100375 BPL 3$
2432 011056 012700 000020 MOV #20,R0 ;SET UP TO CHECK ALL 16 LINES
2433 011062 005077 004270 CLR JDHSCR ;START AT LINE 0
2434 011066 005001 CLR R1 ;KEEP TRACK OF LINE NUMBER
2435 011070 012705 177777 4$: MOV #-1,R5 ;(R5)=EXPECTED BYTE COUNT,
2436 ;IF LINE NUMBER NOT = 5
2437 011074 005003 CLR R3 ;(R3)=EXPECTED BUS ADDRESS.

```

```

2438
2439 011076 017704 004264      MOV      @DHC,R4      ; IF LINE NUMBER NOT = 5
2440 011102 017702 004256      MOV      @DHBA,R2    ; (R4)=ACTUAL BYTE ACOUNT
2441 011106 027727 004244 000005  CMP      @DHSCR,#5   ; (R5)=ACTUAL BUS ADDRESS
2442 011114 001002      BNE      5$          ; IF LINE BEING COMPARED IS LINE 5
2443 011116 005005      CLR      R5          ; EXPECTED BYTE COUNT=0
2444 011120 005203      INC      R3          ; EXPECTED BUS ADDRESS = 1
2445 011122 020504      5$:     CMP      R5,R4 ; IS BYTE COUNT CORRECT
2446 011124 001401      BEQ      6$
2447 011126 104004      HLT      4          ; BYTE COUNT ERROR
2448 011130 020302      5$:     CMP      R3,R2 ; IS BUS ADDRESS CORRECT
2449 011132 001401      BEQ      7$
2450 011134 104003      HLT      3          ; BUS ADDRESS ERROR
2451 011136 005277 004214 7$:     INC      @DHSCR    ; PREPARE TO CHECK NEXT LINE
2452 011142 005201      INC      R1
2453 011144 005300      DEC      R0          ; CONTINUE IF ALL NOT DONE
2454 011146 001350      BNE      4$
2455 011150 104400      8$:     SCOPE        ; CHECK FOR ITERATIONS. LOOP
2456
2457
2458      ; NPR LOGIC TEST
2459      ; SET BYTE COUNT ON ALL LINES TO 1
2460      ; SET BAR BIT FOR LINE 6
2461      ; VERIFY THAT BYTE COUNT FOR LINE 6 GOES TO 0
2462      ; VERIFY THAT BUS ADDRESS FOR LINE 6 IS INCREMENTED
2463      ; VERIFY THAT BYTE COUNTS AND BUS ADDRESSES FOR ALL OTHER LINES
2464      ; ARE UNCHANGED
2465 011152 012767 000340 166616 T36:  MOV      #340,P5    ; DISABLE ALL INTERRUPTS
2466 011160 012767 000010 004232  MOV      #10,I COUNT ; SET UP FOR 10 ITERATIONS
2467 011166 012767 011320 004224  MOV      #8$,ESCAPE  ; SET UP TO ESCAPE TO NEXT TEST
2468 011174 012777 004000 004154  MOV      #BIT11,@DHSCR ; MASTER CLEAR INTERFACE
2469      ; TO SET ALL TBMT BITS
2470 011202 004767 004056      JSR      PC,CLEAR   ; CLEAR ALL BYTE COUNT AND
2471      ; BUS ADDRESS MEMORY LOCATIONS
2472 011206 004767 004104      JSR      PC,LOAD    ; SET ALL BYTE COUNT LOCATIONS TO -1
2473 011212 012777 000100 004150  MOV      #100,@DHBAR ; SET BAR BIT FOR LINE 6
2474 011220 005777 004132 3$:     TST      @DHSCR    ; WAIT FOR TRANSMITTER DONE
2475 011224 100375      BPL      3$
2476 011226 012700 000020      MOV      #20,R0    ; SET UP TO CHECK ALL 16 LINES
2477 011232 005077 004120      CLR      @DHSCR    ; START AT LINE 0
2478 011236 005001      CLR      R1        ; KEEP TRACK OF LINE NUMBER
2479 011240 012705 177777 4$:     MOV      #-1,R5    ; (R5)=EXPECTED BYTE COUNT.
2480      ; IF LINE NUMBER NOT = 6
2481 011244 005003      CLR      R3        ; (R3)=EXPECTED BUS ADDRESS.
2482      ; IF LINE NUMBER NOT = 6
2483 011246 017704 004114      MOV      @DHC,R4   ; (R4)=ACTUAL BYTE ACOUNT
2484 011252 017702 004106      MOV      @DHBA,R2 ; (R5)=ACTUAL BUS ADDRESS
2485 011256 027727 004074 000006  CMP      @DHSCR,#6 ; IF LINE BEING COMPARED IS LINE 6
2486 011264 001002      BNE      5$
2487 011266 005005      CLR      R5        ; EXPECTED BYTE COUNT=0
2488 011270 005203      INC      R3        ; EXPECTED BUS ADDRESS = 1
2489 011272 020504      5$:     CMP      R5,R4 ; IS BYTE COUNT CORRECT
2490 011274 001401      BEQ      6$
2491 011276 104004      HLT      4          ; BYTE COUNT ERROR
2492 011300 020302      6$:     CMP      R3,R2 ; IS BUS ADDRESS CORRECT
2493 011302 001401      BEQ      7$

```

```

2494 011304 104003          HLT      3          ;BUS ADDRESS ERROR
2495 011306 005277 004044 7$:      INC      2DHSCR    ;PREPARE TO CHECK NEXT LINE
2496 011312 005201          INC      R1
2497 011314 005300          DEC      R0          ;CONTINUE IF ALL NOT DONE
2498 011316 001350          BNE     4$
2499 011320 104400          9$:      SCOPE      ;CHECK FOR ITERATIONS, LOOP
2500
2501          ;NPR LOGIC TEST
2502          ;SET BYTE COUNT ON ALL LINES TO 1
2503          ;SET BAR BIT FOR LINE 7
2504          ;VERIFY THAT BYTE COUNT FOR LINE 7 GOES TO 0
2505          ;VERIFY THAT BUS ADDRESS FOR LINE 7 IS INCREMENTED
2506          ;VERIFY THAT BYTE COUNTS AND BUS ADDRESSES FOR ALL OTHER LINES
2507          ;ARE UNCHANGED
2508
2509 011322 012767 000340 166446 T3$:    MOV     #340,PS    ;DISABLE ALL INTERRUPTS
2510 011330 012767 000010 004066      MOV     #10,ICOUNT ;SET UP FOR 10 ITERATIONS
2511 011336 012767 011470 004054      MOV     #8$,ESCAPE ;SET UP TO ESCAPE TO NEXT TEST
2512 011344 012777 004000 004004      MOV     #BIT11,2DHSCR ;MASTER CLEAR INTERFACE
2513          ;TO SET ALL TBMT BITS
2514 011352 004767 003706          JSR     PC,CLEAR   ;CLEAR ALL BYTE COUNT AND
2515          ;BUS ADDRESS MEMORY LOCATIONS
2516 011356 004767 003734          JSR     PC,LOAD    ;SET ALL BYTE COUNT LOCATIONS TO -1
2517 011362 012777 000200 004000      MOV     #200,2DHBAR ;SET BAR BIT FOR LINE 7
2518 011370 005777 003762          3$:    TST     2DHSCR    ;WAIT FOR TRANSMITTER DONE
2519 011374 100375          BPL     3$
2520 011376 012700 000020          MOV     #20,R0     ;SET UP TO CHECK ALL 16 LINES
2521 011402 005077 003750          CLR     2DHSCR    ;START AT LINE 0
2522 011406 005001          CLR     R1         ;KEEP TRACK OF LINE NUMBER
2523 011410 012705 177777          4$:    MOV     #-1,R5    ;(R5)=EXPECTED BYTE COUNT.
2524          ;IF LINE NUMBER NOT = 7
2525 011414 005003          CLR     R3         ;(R3)=EXPECTED BUS ADDRESS.
2526          ;IF LINE NUMBER NOT = 7
2527 011416 017704 003744          MOV     2DHBC,R4   ;(R4)=ACTUAL BYTE ACOUNT
2528 011422 017702 003736          MOV     2DHBA,R2   ;(R5)=ACTUAL BUS ADDRESS
2529 011426 027727 003724 000007      CMP     2DHSCR,#7  ;IF LINE BEING COMPARED IS LINE 7
2530 011434 001002          BNE     5$
2531 011436 005005          CLR     R5         ;EXPECTED BYTE COUNT=0
2532 011440 005203          INC     R3         ;EXPECTED BUS ADDRESS = 1
2533 011442 020504          5$:    CMP     R5,R4     ;IS BYTE COUNT CORRECT
2534 011444 001401          BEQ     6$
2535 011446 104004          HLT     4          ;BYTE COUNT ERROR
2536 011450 020302          6$:    CMP     R3,R2     ;IS BUS ADDRESS CORRECT
2537 011452 001401          BEQ     7$
2538 011454 104003          HLT     3          ;BUS ADDRESS ERROR
2539 011456 005277 003674 7$:      INC     2DHSCR    ;PREPARE TO CHECK NEXT LINE
2540 011462 005201          INC     R1
2541 011464 005300          DEC     R0          ;CONTINUE IF ALL NOT DONE
2542 011466 001350          BNE     4$
2543 011470 104400          8$:      SCOPE      ;CHECK FOR ITERATIONS, LOOP
2544
2545          ;NPR LOGIC TEST
2546          ;SET BYTE COUNT ON ALL LINES TO 1
2547          ;SET BAR BIT FOR LINE 10
2548          ;VERIFY THAT BYTE COUNT FOR LINE 10 GOES TO 0
2549          ;VERIFY THAT BUS ADDRESS FOR LINE 10 IS INCREMENTED

```

```

2550                                     :VERIFY THAT BYTE COUNTS AND BUS ADDRESSES FOR ALL OTHER LINES
2551                                     :ARE UNCHANGED
2552
2553 011472 012767 002340 166276 T40: MOV #340,PS ;DISABLE ALL INTERRUPTS
2554 011500 012767 000010 003716 MOV #10,ICOUNT ;SET UP FOR 10 ITERATIONS
2555 011506 012767 011640 003704 MOV #8$,ESCAPE ;SET UP TO ESCAPE TO NEXT TEST
2556 011514 012777 004000 003634 MOV #BIT11,@DHSCR ;MASTER CLEAR INTERFACE
2557                                     ;TO SET ALL TBMT BITS
2558 011522 004767 003536 JSR PC,CLEAR ;CLEAR ALL BYTE COUNT AND
2559                                     ;BUS ADDRESS MEMORY LOCATIONS
2560 011526 004767 003564 JSR PC,LOAD ;SET ALL BYTE COUNT LOCATIONS TO -1
2561 011532 012777 000400 003630 MOV #400,@DHBAR ;SET BAR BIT FOR LINE 10
2562 011540 005777 003612 3$: TST @DHSCR ;WAIT FOR TRANSMITTER DONE
2563 011544 100375 BPL 3$
2564 011546 012700 000020 MOV #20,R0 ;SET UP TO CHECK ALL 16 LINES
2565 011552 005077 003600 CLR @DHSCR ;START AT LINE 0
2566 011556 005001 CLR R1 ;KEEP TRACK OF LINE NUMBER
2567 011560 012705 177777 4$: MOV #-1,R5 ;(R5)=EXPECTED BYTE COUNT,
2568                                     ;IF LINE NUMBER NOT = 10
2569 011564 005003 CLR R3 ;(R3)=EXPECTED BUS ADDRESS,
2570                                     ;IF LINE NUMBER NOT = 10
2571 011566 017704 003574 MOV @DHBC,R4 ;(R4)=ACTUAL BYTE ACOUNT
2572 011572 017702 003566 MOV @DHBA,R2 ;(R5)=ACTUAL BUS ADDRESS
2573 011576 027727 003554 000010 CMP @DHSCR,#10 ;IF LINE BEING COMPARED IS LINE 10
2574 011604 000002 BNE 5$
2575 011606 005005 CLR R5 ;EXPECTED BYTE COUNT=0
2576 011610 005203 INC R3 ;EXPECTED BUS ADDRESS = :
2577 011612 020504 5$: CMP R5,R4 ;IS BYTE COUNT CORRECT
2578 011614 001401 BEQ 6$
2579 011616 104004 HLT 4 ;BYTE COUNT ERROR
2580 011620 020302 6$: CMP R3,R2 ;IS BUS ADDRESS CORRECT
2581 011622 001401 BEQ 7$
2582 011624 104003 HLT 3 ;BUS ADDRESS ERROR
2583 011626 005277 003524 7$: INC @DHSCR ;PREPARE TO CHECK NEXT LINE
2584 011632 005201 INC R1
2585 011634 005300 DEC R0 ;CONTINUE IF ALL NOT DONE
2586 011636 001350 BNE 4$
2587 011640 104400 8$: SCOPE ;CHECK FOR ITERATIONS, LOOP
2588
2589                                     ;NPR LOGIC TEST
2590                                     ;SET BYTE COUNT ON ALL LINES TO 1
2591                                     ;SET BAR BIT FOR LINE 11
2592                                     ;VERIFY THAT BYTE COUNT FOR LINE 11 GOES TO 0
2593                                     ;VERIFY THAT BUS ADDRESS FOR LINE 11 IS INCREMENTED
2594                                     ;VERIFY THAT BYTE COUNTS AND BUS ADDRESSES FOR ALL OTHER LINES
2595                                     ;ARE UNCHANGED
2596
2597 011642 012767 000340 166126 T41: MOV #340,PS ;DISABLE ALL INTERRUPTS
2598 011650 012767 000010 003546 MOV #10,ICOUNT ;SET UP FOR 10 ITERATIONS
2599 011656 012767 012010 003534 MOV #8$,ESCAPE ;SET UP TO ESCAPE TO NEXT TEST
2600 011664 012777 004000 003464 MOV #BIT11,@DHSCR ;MASTER CLEAR INTERFACE
2601                                     ;TO SET ALL TBMT BITS
2602 011672 004767 003366 JSR PC,CLEAR ;CLEAR ALL BYTE COUNT AND
2603                                     ;BUS ADDRESS MEMORY LOCATIONS
2604 011676 004767 003414 JSR PC,LOAD ;SET ALL BYTE COUNT LOCATIONS TO -1
2605 011702 012777 001000 003460 MOV #1000,@DHBAR ;SET BAR BIT FOR LINE 11

```

```

2606 011710 005777 003442      3$:  TST      @DHSCR      ;WAIT FOR TRANSMITTER DONE
2607 011714 100375                BPL      3$
2608 011716 012700 000020      MOV      #20,R0      ;SET UP TO CHECK ALL 16 LINES
2609 011722 005077 003430      CLR      @DHSCR      ;START AT LINE 0
2610 011726 005001                CLR      R1          ;KEEP TRACK OF LINE NUMBER
2611 011730 C12705 177777      4$:  MOV      #-1,R5     ;(R5)=EXPECTED BYTE COUNT,
2612                                ;IF LINE NUMBER NOT = 11
2613 011734 005003                CLR      R3          ;(R3)=EXPECTED BUS ADDRESS,
2614                                ;IF LINE NUMBER NOT = 11
2615 011736 017704 003424      MOV      @DHBC,R4    ;(R4)=ACTUAL BYTE ACOUNT
2616 011742 017702 003416      MOV      @DHBA,R2    ;(R5)=ACTUAL BUS ADDRESS
2617 011746 027727 003404 000011  CMP      @DHSCR,#11  ;IF LINE BEING COMPARED IS LINE 11
2618 011754 001002                SNE      5$
2619 011756 005005                CLR      R5          ;EXPECTED BYTE COUNT=0
2620 011760 005203                INC      R3          ;EXPECTED BUS ADDRESS = 1
2621 011762 020504                5$:  CMP      R5,R4      ;IS BYTE COUNT CORRECT
2622 011764 001401                BEQ      6$
2623 011766 104004                HLT      4          ;BYTE COUNT ERROR
2624 011770 020302                6$:  CMP      R3,R2      ;IS BUS ADDRESS CORRECT
2625 011772 001401                BEQ      7$
2626 011774 104003                HLT      3          ;BUS ADDRESS ERROR
2627 011776 005277 003354      7$:  INC      @DHSCR     ;PREPARE TO CHECK NEXT LINE
2628 012002 005201                INC      R1
2629 012004 005300                DEC      R0
2630 012006 001350                BNE      4$
2631 012010 104400                8$:  SCOPE          ;CHECK FOR ITERATIONS, LOOP
2632
2633                                ;NPR LOGIC TEST
2634                                ;SET BYTE COUNT ON ALL LINES TO 1
2635                                ;SET BAR BIT FOR LINE 12
2636                                ;VERIFY THAT BYTE COUNT FOR LINE 12 GOES TO 0
2637                                ;VERIFY THAT BUS ADDRESS FOR LINE 12 IS INCREMENTED
2638                                ;VERIFY THAT BYTE COUNTS AND BUS ADDRESSES FOR ALL OTHER LINES
2639                                ;ARE UNCHANGED
2640
2641 012012 012767 000340 165756 T42:  MOV      #340,PS     ;DISABLE ALL INTERRUPTS
2642 012020 012767 000010 003376      MOV      #10,ICOUNT  ;SET UP FOR 10 ITERATIONS
2643 012026 012767 012160 003364      MOV      #8$,ESCAPE  ;SET UP TO ESCAPE TO NEXT TEST
2644 012034 012777 004000 003314      MOV      #BIT11,@DHSCR ;MASTER CLEAR INTERFACE
2645                                ;TO SET ALL TBMT BITS
2646 012042 004767 003216                JSR      PC,CLEAR    ;CLEAR ALL BYTE COUNT AND
2647                                ;BUS ADDRESS MEMORY LOCATIONS
2648 012046 004767 003244                JSR      PC,LOAD     ;SET ALL BYTE COUNT LOCATIONS TO -1
2649 012052 012777 002000 003310      MOV      #2000,@DHBAR ;SET BAR BIT FOR LINE 12
2650 012060 005777 003272      3$:  TST      @DHSCR     ;WAIT FOR TRANSMITTER DONE
2651 012064 100375                BPL      3$
2652 012066 012700 000020      MOV      #20,R0      ;SET UP TO CHECK ALL 16 LINES
2653 012072 005077 003260      CLR      @DHSCR      ;START AT LINE 0
2654 012076 005001                CLR      R1          ;KEEP TRACK OF LINE NUMBER
2655 012100 012705 177777      4$:  MOV      #-1,R5     ;(R5)=EXPECTED BYTE COUNT,
2656                                ;IF LINE NUMBER NOT = 12
2657 012104 005003                CLR      R3          ;(R3)=EXPECTED BUS ADDRESS,
2658                                ;IF LINE NUMBER NOT = 12
2659 012106 017704 003254      MOV      @DHBC,R4    ;(R4)=ACTUAL BYTE ACOUNT
2660 012112 017702 003246      MOV      @DHBA,R2    ;(R5)=ACTUAL BUS ADDRESS
2661 012116 027727 003234 000012  CMP      @DHSCR,#12  ;IF LINE BEING COMPARED IS LINE 12
  
```

Vertical text on the left side of the page, likely a list of addresses or identifiers, including values like 000000, 000001, 000002, etc.

```

55:      BEQ     R5,R4
65:      BEQ     R3,R2
75:      INC     R0,DHSCR
85:      SCOPE

```

```

:EXPECTED BYTE COUNT=0
:EXPECTED BUS ADDRESS = 1
:IS BYTE COUNT CORRECT

:BYTE COUNT ERROR
:IS BUS ADDRESS CORRECT

:BUS ADDRESS ERROR
:PREPARE TO CHECK NEXT LINE

:CONTINUE IF ALL NOT DONE

:CHECK FOR ITERATIONS. LOOP

```

```

:FOR LOGIC TEST
:SET BYTE COUNT ON ALL LINES TO 1
:SET BAR BIT FOR LINE 13
:VERIFY THAT BYTE COUNT FOR LINE 13 GOES TO 0
:VERIFY THAT BUS ADDRESS FOR LINE 13 IS INCREMENTED
:VERIFY THAT BYTE COUNTS AND BUS ADDRESSES FOR ALL OTHER LINES
:ARE UNCHANGED

```

```

T43:    MOV     #340,R5
        MOV     #10,R0COUNT
        MOV     #85,ESCAPE
        MOV     #BIT11,DHSCR
        JSR     PC,CLEAR
        JSR     PC,LOAD
        MOV     #4000,DHBAR
35:     TST     D0,DHSCR
        BPL     J5
        MOV     #20,R0
        CLR     D0,DHSCR
        CLR     R1
45:     MOV     #-1,R5
        CLR     R3
        MOV     D0,DHBC,R4
        MOV     D0,DHBA,R2
        CMP     D0,DHSCR,#13
        BNE     J5
        CLR     R5
        INC     R3
55:     CMP     R5,R4
        BEQ     J5
        HLT     J5
65:     CMP     R3,R2
        BEQ     J5
        HLT     J5
75:     INC     R0,DHSCR
        INC     R1
        DEC     R0

```

```

:DISABLE ALL INTERRUPTS
:SET UP FOR 10 ITERATIONS
:SET UP TO ESCAPE TO NEXT TEST
:MASTER CLEAR INTERFACE
:TO SET ALL TBMT BITS
:CLEAR ALL BYTE COUNT AND
:BUS ADDRESS MEMORY LOCATIONS
:SET ALL BYTE COUNT LOCATIONS TO -1
:SET BAR BIT FOR LINE 13
:WAIT FOR TRANSMITTER DONE

:SET UP TO CHECK ALL 16 LINES
:START AT LINE 0
:KEEP TRACK OF LINE NUMBER
:(R5)=EXPECTED BYTE COUNT,
:IF LINE NUMBER NOT = 13
:(R3)=EXPECTED BUS ADDRESS,
:IF LINE NUMBER NOT = 13
:(R4)=ACTUAL BYTE COUNT
:(R5)=ACTUAL BUS ADDRESS
:IF LINE BEING COMPARED IS LINE 13

:EXPECTED BYTE COUNT=0
:EXPECTED BUS ADDRESS = 1
:IS BYTE COUNT CORRECT

:BYTE COUNT ERROR
:IS BUS ADDRESS CORRECT

:BUS ADDRESS ERROR
:PREPARE TO CHECK NEXT LINE

:CONTINUE IF ALL NOT DONE

```



```

012736 005001          CLR      R1          :KEEP TRACK OF LINE NUMBER
012740 012705 177777 45:  MOV      #-1,R5     : (R5)=EXPECTED BYTE COUNT,
                                : IF LINE NUMBER NOT = 16
012744 005003          CLR      R3          : (R3)=EXPECTED BUS ADDRESS,
                                : IF LINE NUMBER NOT = 16
012746 017704 002414  MOV      @DHBC,R4     : (R4)=ACTUAL BYTE COUNT
012750 017702 002406  MOV      @DHBA,R2     : (R5)=ACTUAL BUS ADDRESS
012752 027727 002374 000016  CMP      @DHSCR,#16   : IF LINE BEING COMPARED IS LINE 16
012756 001002  BNE      SS          :EXPECTED BYTE COUNT=0
012760 005005  CLR      R5          :EXPECTED BUS ADDRESS = 1
012764 005203  INC      R3          :IS BYTE COUNT CORRECT
012768 020504 55:  CMP      R5,R4
012772 001401  BEQ      SS          :BYTE COUNT ERROR
012776 004004  HLT      4          :IS BUS ADDRESS CORRECT
013000 020302 55:  CMP      R3,R2
013002 001401  BEQ      SS          :BUS ADDRESS ERROR
013004 104003  HLT      3          :PREPARE TO CHECK NEXT LINE
013006 005277 002344 75:  INC      @DHSCR
013012 005201  INC      R1
013014 005300  DEC      R0          :CONTINUE IF ALL NOT DONE
013016 001350  BNE      45
013020 104400 55:  SCOPE          :CHECK FOR ITERATIONS, LOOP

:NPR LOGIC TEST
:SET BYTE COUNT ON ALL LINES TO 1
:SET BAR BIT FOR LINE 17
:VERIFY THAT BYTE COUNT FOR LINE 17 GOES TO 0
:VERIFY THAT BUS ADDRESS FOR LINE 17 IS INCREMENTED
:VERIFY THAT BYTE COUNTS AND BUS ADDRESSES FOR ALL OTHER LINES
:ARE UNCHANGED

013022 012767 000340 164746 T47: MOV      #340,PS      :DISABLE ALL INTERRUPTS
013030 012767 000010 002366  MOV      #10,COUNT   :SET UP FOR 10 ITERATIONS
013036 012767 013170 002354  MOV      #85,ESCAPE  :SET UP TO ESCAPE TO NEXT TEST
013044 012777 004000 002304  MOV      #BIT11,@DHSCR :MASTER CLEAR INTERFACE
                                :TO SET ALL TRMT BITS
013052 004767 002206  JSR      PC,CLEAR    :CLEAR ALL BYTE COUNT AND
                                :BUS ADDRESS MEMORY LOCATIONS
013056 004767 002234  JSR      PC,LOAD     :SET ALL BYTE COUNT LOCATIONS TO -1
013062 012777 100000 002300  MOV      #10000,@DH-BAR :SET BAR BIT FOR LINE 17
013070 005777 002262 35:  TST      @DHSCR     :WAIT FOR TRANSMITTER DONE
013074 100375  BPL      SS
013076 012700 000020  MOV      #20,R0      :SET UP TO CHECK ALL 16 LINES
013102 005077 002250  CLR      @DHSCR     :START AT LINE 0
013106 005001  CLR      R1          :KEEP TRACK OF LINE NUMBER
013110 012705 177777 45:  MOV      #-1,R5     : (R5)=EXPECTED BYTE COUNT,
                                : IF LINE NUMBER NOT = 17
013114 005003  CLR      R3          : (R3)=EXPECTED BUS ADDRESS,
                                : IF LINE NUMBER NOT = 17
013116 017704 002244  MOV      @DHBC,R4     : (R4)=ACTUAL BYTE COUNT
013122 017702 002236  MOV      @DHBA,R2     : (R5)=ACTUAL BUS ADDRESS
013126 027727 002224 000017  CMP      @DHSCR,#17   : IF LINE BEING COMPARED IS LINE 17
013134 001002  BNE      SS          :EXPECTED BYTE COUNT=0
013136 005005  CLR      R5          :EXPECTED BUS ADDRESS = 1
013140 005203  INC      R3          :IS BYTE COUNT CORRECT
013142 020504 55:  CMP      R5,R4

```



```

2909 :SILO LOGIC TEST (MAINTENANCE MODE)
2910 :FORCE 1 CHARACTER INTO SILO USING SILO
2911 :MAINTENANCE BIT
2912 :VERIFY THAT CHARACTER AVAILABLE INTERRUPT OCCURS
2913 :VERIFY THAT CHARACTER AVAILABLE BIT IS
2914 :SET IN SYSTEM CONTROL REGISTER
2915 :VERIFY THAT SILO FILL REGISTER INCREMENTS TO 1
2916 :VERIFY THAT NEXT RECEIVED CHARACTER REGISTER
2917 :VALID DATA BIT IS SET
2918 :VERIFY THAT CORRECT DATA PATTERN WAS RECEIVED
2919
2920 013172 012767 000340 164576 T50: MOV #340,PS ;DISABLE ALL INTERRUPTS
2921 013200 012767 000010 002216 MOV #10,ICOUNT ;SET UP FOR 10 ITERATIONS
2922 013206 012767 013350 002204 MOV #5$,ESCAPE ;SET UP TO ESCAPE TO NEXT TEST
2923 013214 012777 004000 002134 MOV #BIT11,JDHSCR ;MASTER CLEAR INTERFACE
2924 013222 012777 013270 002150 MOV #2$,JDHARVEC ;SET UP RECEIVER INTERRUPT
2925 013230 012777 000340 002144 MOV #340,JDHPLVL ;VECTOR AND STATUS
2926 013236 052777 100000 002130 BIS #BIT15,JDHSSR ;SET SILO MAINTENANCE
2927 013244 012777 000100 002104 MOV #BIT06,JDHSCR ;SET RECEIVER INTERRUPT ENABLE
2928 013252 005067 164520 CLR PS ;ALLOW INTERRUPTS
2929 013256 012700 001000 MOV #1000,R0 ;SET UP DELAY FOR SILO LOAD
2930 013262 005300 15: DEC RC ;DELAY FOR SILO LOAD
2931 013264 001376 BNE 15
2932 013266 104001 HLT 1 ;NO CHARACTER AVAILABLE INTERRUPT OCCURED
2933 013270 042777 100000 002076 25: BIC #BIT15,JDHSSR ;CLEAR SILO MAINTENANCE BIT
2934 013276 105777 002054 TSTB JDHSCR ;IS CHARACTER AVAILABLE BIT SET
2935 013302 100401 BMI 35
2936 013304 104005 HLT 5 ;CHARACTER AVAILABLE NOT, ERROR
2937 013306 017703 002062 35: MOV JDHSSR,R3 ;READ SILO STATUS REGISTER
2938 013312 017704 002042 MOV JDHNR,R4 ;(R4)=ACTUAL DATA IN NEXT
2939 013316 012705 125252 MOV #125252,R5 ;RECEIVED CHARACTER REGISTER
2940 ;(R5)=EXPECTED DATA IN
2941 ;NEXT RECEIVED CHARACTER REGISTER
2942 ;IS DATA IN SILO CORRECT
2943
2944 013322 020504 CMP R5,R4
2945 013324 001401 BEQ 45
2946 013326 104006 HLT 6 ;SILO DATA ERROR
2947 013330 010304 45: MOV R3,R4 ;GET SILO STATUS REGISTER
2948 013332 042704 000300 BIC #300,R4 ;CLEAR UNWANTED BITS
2949 013336 012705 000400 MOV #400,R5 ;(R5)=EXPECTED DATA
2950 ;IN SILO STATUS REGISTER
2951 ;CHECK RESULTS
2952
2953 013342 020504 CMP R5,R4
2954 013344 001401 BEQ 55
2955 013346 104007 HLT 7 ;SILO STATUS ERROR
2956 013350 012706 017102 55: MOV #STACK,SP ;RESTORE STACK
2957 013354 104400 SCOPE ;CHECK FOR ITERATIONS, LOOP
2958
2959 :SILO LOGIC TEST (MAINTENANCE MODE)
2960 :LOAD 63(DECIMAL) CHARACTERS INTO SILO
2961 :VERIFY THAT SILO STATUS REGISTER COUNTS UP CORRECTLY
2962
2963 013356 012767 000340 164412 T51: MOV #340,PS ;DISABLE ALL INTERRUPTS
2964 013364 012767 000001 002032 MOV #1,ICOUNT ;SET UP FOR 1 ITERATIONS
2965 013372 012767 013510 002020 MOV #5$,ESCAPE ;SET UP TO ESCAPE TO NEXT TEST
2966 013400 012767 013412 002014 MOV #13,FREEZ1 ;SET UP TO LOOP WITH DATA
2967 013406 012701 000001 MOV #1,R1 ;SET UP TO LOAD SILO WITH 1 CHARACTER
    
```

```

2952 013412 012777 004000 001736 1$: MOV #BIT11,2DHSCR ;MASTER CLEAR INTERFACE
2953 013420 010100 MOV R1,R0 ;SAVE COUNT
2954 013422 005005 CLR R5 ;WILL BE COUNT OF CHARACTERS LOADED
2955 013424 052777 100000 001742 2$: BIS #BIT15,2DHSSR ;LOAD A CHARACTER
2956 013432 012702 001000 MOV #1000,R2 ;STALL FOR SILO
2957 013436 005302 3$: DEC R2
2958 013440 001376 SNE 3$
2959 013442 042777 100000 001724 BIC #BIT15,2DHSSR ;CLEAR LOAD BIT
2960 013450 005205 INC R5 ;UPDATE COUNT OF CHARACTERS LOADED
2961 013452 005300 DEC R0 ;IF ALL CHARACTERS NOT LOADED
2962 013454 001363 BNE 2$ ;LOAD ANOTHER
2963 013456 017704 001712 MOV 2DHSSR,R4 ;READ SILO STATUS REGISTER
2964 013462 042704 000300 BIC #300,R4 ;CLEAR UNWANTED BITS
2965 013466 000304 SWAB R4 ;GET DATA INTO LOW BYTE
2966 013470 020504 CMP R5,R4 ;COMPARE
2967 013472 001401 BEQ 4$
2968 013474 104007 HLT 7 ;SILO STATUS ERROR
2969 013476 104410 4$: SCOPE1 ;CHECK FOR LOOP WITH CURRENT
2970 ;LOAD COUNT (R5)
2971 013500 005201 INC R1 ;ADD 1 TO NUMBER OF CHARACTERS
2972 ;TO BE LOADED INTO SILO
2973 013502 022701 000100 CMP #100,R1 ;CONTINUE UNTIL SILO IS FULL
2974 013506 001341 BNE 1$
2975 013510 104400 5$: SCOPE
2976
2977 ;SILO LOGIC TEST (MAINTENANCE MODE)
2978 ;LOAD 64 (DECIMAL CHARACTERS INTO SILO)
2979 ;READ CHARACTERS OUT OF SILO
2980 ;VERIFY THAT SILO STATUS REGISTER COUNTS DOWN CORRECTLY
2981
2982 013512 012767 000340 164256 T52: MOV #340,PS ;DISABLE ALL INTERRUPTS
2983 013520 012767 000001 001676 MOV #1,ICOUNT ;SET UP FOR 1 ITERATIONS
2984 013526 012767 013670 001664 MOV #7$,ESCAPE ;SET UP TO ESCAPE TO NEXT TEST
2985 013534 012767 013546 001660 MOV #1$,FREEZI ;SET UP TO LOOP WITH DATA
2986 013542 012701 000001 MOV #1,R1 ;SET UP TO READ 1 CHARACTER
2987 013546 012777 004000 001602 1$: MOV #BIT11,2DHSCR ;MASTER CLEAR INTERFACE
2988 013554 012705 000100 MOV #100,R5 ;SILO STATUS COUNT SHOULD BE
2989 013560 160105 SUB R1,R5 ;100(OCTAL)-NUMBER
2990 ;OF CHARACTERS READ
2991 013562 012700 000100 MOV #100,R0 ;SET UP TO LOAD SILO
2992 013566 012702 001000 2$: MCV #1000,R2 ;SET UP DELAY
2993 013572 052777 100000 001574 BIS #BIT15,2DHSSR ;LOAD 1 CHARACTER
2994 013600 005302 3$: DEC R2 ;DELAY
2995 013602 001376 BNE 3$
2996 013604 042777 100000 001562 BIC #BIT15,2DHSSR ;CLEAR SILO LOAD BIT
2997 013612 005300 DEC R0 ;CONTINUE IF SILO NOT FULL
2998 013614 001364 BNE 2$
2999 013616 010100 MOV R1,R0 ;SET UP TO READ SILO
3000 013620 012702 001000 4$: MOV #1000,R2 ;SET UP DELAY FOR SILO
3001 013624 005777 001530 TST 2DHNR0 ;READ SILO
3002 013630 005302 5$: DEC R2 ;DELAY FOR SILO
3003 013632 001376 BNE 5$
3004 013634 005300 DEC R0 ;UPDATE NUMBER OF CHARACTER S TO BE READ
3005 013636 001370 BNE 4$ ;CONTINUE READING
3006 013640 117704 001532 MOVB 2DHSLR,R4 ;READ SILO STATUS REGISTER
3007 013644 042704 000300 BIC #300,R4 ;CLEAR UNWANTED BITS
    
```

```

3008
3009
3010
3011
3012 013650 020504
3013 013652 001401
3014 013654 104007
3015 013656 104410
3016 013660 005201
3017 013662 020127 000101
3018 013666 001327
3019 013670 104400

```

```

        CMP      R5,R4
        BEQ      6S
        HLT      7
6S:     SCOPE1
        INC      R1
        CMP      R1,#101
        BNE     1S
7S:     SCOPE

```

```

;(R5)=EXPECTED SILO STATUS
;(IN UPPER BYTE)
;(R4)=ACTUAL SILO STATUS
;(IN UPPER BYTE)
;COMPARE EXPECTED AND RECEIVED DATA

;SILO STATUS ERROR
;CHECK FOR LOOP WITH SAME READ COUNT
;UPDATE COUNT OF CHARACTERS TO BE READ
;CONTINUE IF NOT DONE

```

```

3020
3021
3022
3023
3024
3025
3026
3027 013672 012767 000340 164076 T53: MOV #340,PS ;DISABLE ALL INTERRUPTS
3028 013700 012767 000040 001516 MOV #40,ICOUNT ;SET UP FOR 40 ITERATIONS
3029 013706 012767 014046 001504 MOV #5$,ESCAPE ;SET UP TO ESCAPE TO NEXT TEST
3030 013714 012767 013724 001500 MOV #1$,FREEZ1 ;SET UP TO LOOP WITH DATA
3031 013722 005005 CLR R5 ;START AT ALARM LEVEL 0
3032 013724 012777 004000 001424 1$: MOV #BIT11,ADHSCR ;MASTERCLEAR INTERFACE
3033 013732 010577 001436 MOV R5,ADHSSR ;SET ALARM LEVEL
3034 013736 010501 MOV R5,R1 ;SET FILL COUNT
3035 013740 005201 INC R1 ;ONE MORE THAN ALARM LEVEL
3036 013742 052777 100000 001424 2$: BIS #BIT15,ADHSSR ;LOAD A CHARACTER
3037 013750 012700 001000 MOV #1000,R0 ;WAIT FOR SILO TO SETTLE
3038 013754 005300 DEC R0
3039 013756 001376 BNE .-2
3040 013760 042777 100000 001406 BIC #BIT15,ADHSSR ;CLEAR MAINTENANCE BIT
3041 013766 005301 DEC R1 ;UPDATE FILL COUNT
3042 013770 105777 001362 TSTB ADHSCR ;IS CHARACTER AVAILABLE FLAG SET
3043 013774 100406 BMI 3$ ;YES
3044 013776 005701 TST R1 ;CHARACTER AVAILALBE FLAG NOT SET
3045 014000 001360 BNE 2$ ;SHOULD IT BE
3046 014002 117703 001370 MOVB ADHSLR,R3 ;READ SILO FILL LEVEL
3047 014006 104010 HLT 10 ;SILO ALARM ERPOP
3048
3049 014010 000406 BR 4$ ;NO CHARACTER AVAILABLE WHEN EXPECTED
3050 014012 020127 000001 3$: CMP R1,#1
3051 014016 003403 BLE 4$
3052 014020 117703 001352 MOVB ADHSLR,R3 ;READ SILO FILL LEVEL
3053 014024 104010 HLT 10 ;SILO ALARM ERROR
3054 014026 104410 4$: SCOPE1 ;CHECK FOR FREEZE AT CURRENT ALARM LEVEL
3055 014030 005705 TST R5
3056 014032 001001 BNE 10$
3057 014034 000261 SEC
3058 014036 006105 10$: ROL R5 ;GO TO NEXT ALARM LEVEL
3059 014040 022705 000100 CMP #100,R5 ;CONTINUE IF NOT DONE
3060 014044 001327 BNE 1$
3061 014046 104400 5$: SCOPE ;CHECK FOR ITERATIONS, LOOP
  
```

```

3062
3063
3064 ;END OF PASS
3065 ;TYPE NAME OF TEST
3066 ;UPDATE PASS COUNT
3067 ;CHECK FOR EXIT TO ACT-11
3068 ;RESTART TEST
3069
3070 014050 104401 EOP: TYPE ;TYPE NAME OF TEST
3071 014052 016055 MEPASS
3072 014054 005067 001374 CLR LAST ;CLEAR LAST ERROR PC
3073 014060 005067 001324 CLR ERRFLG ;CLEAR ERROR FLAG
3074 014064 005267 001322 INC PASCNT ;UPDATE PASS COUNT
3075 014070 016767 001316 163472 MOV PASCNT,LIGHTS ;DISPLAY PASS COUNT
3076 014076 013701 000042 MOV #42,R1 ;CHECK FOR ACT-11 OR DDP
3077 014102 001405 BEQ RESTRT ;IF NOT, CONTINUE TESTING
3078 014104 000005 RESET
3079 014106 004711 LOGICAL: JSR PC,(R1)
3080 014110 000240 NOP
3081 014112 000240 NOP
3082 014114 000240 NOP
3083 014116 000167 165120 RESTRT: JMP BEGIN
3084
3085 ;CHECK FOR LOOP ON CURRENT TEST
3086 ;CHECK FOR ITERATION SUPPRESSION
3087
3088 014122 032767 002000 163440 SCOPER: BIT #SW10,SWR
3089 014130 001030 BNE 4$
3090 014132 032767 040000 163430 1$: BIT #SW14,SWR
3091 014140 001021 BNE 3$
3092 014142 032767 004000 163420 BIT #SW11,SWR
3093 014150 001006 BNE 2$
3094 014152 005267 001250 INC LPCNT
3095 014156 026767 001244 001240 CMP LPCNT,ICOUNT
3096 014164 001007 BNE 3$
3097 014166 005067 001234 2$: CLR LPCNT
3098 014172 005067 001212 CLR ERRFLG
3099 014176 011667 001214 MOV (SP),RETURN
3100 014202 000002 RTI
3101 014204 016716 001206 3$: MOV RETURN,(SP)
3102 014210 000002 RTI
3103 014212 005767 001172 4$: TST ERRFLG
3104 014216 001745 BEQ 1$
3105 014220 000762 BR 2$
3106
3107 ;CHECK FOR FREEZE ON CURRENT DATA
3108
3109 014222 032767 001000 163340 SCOP1R: BIT #SW09,SWR
3110 014230 001402 BEQ 1$
3111 014232 016716 001164 MOV #FREEZ1,(SP)
3112 014236 000002 1$: RTI
3113
3114 ;ERROR HANDLER
3115
3116 014240 032767 020000 163322 ERRORS: BIT #SW13,SWR
3117 014246 001051 BNE HALTS
  
```



```

3174                                     ; TELETYPE OUTPUT ROUTINE
3175
3176 014474 017605 000000          TYPBR:  MOV    2(SP),R5
3177 014500 062716 000002          ADD    #2,(SP)
3178 014504 105777 000642          1$:   TSTB  2TPCSR
3179 014510 100375                   BPL    1$
3180 014512 105715                   TSTB  (R5)
3181 014514 001001                   BNE   2$
3182 014516 000002                   RTI
3183 014520 112577 000630          2$:   MOVB  (R5)+,2TPDBR
3184 014524 000767                   BR    1$
  
```

```

3185                                     ; ASCII STRING INPUT ROUTINE
3186
3187
3188 014526 017667 000000 000006  INSTRG: MOV    2(SP),MSG
3189 014534 062716 000002          ADD    #2,(SP)
3190 014540 104401          INSTR1: TYPE
3191 014542 000000          MSG:   0
3192 014544 012704 016126          MOV    #INBUF,R4
3193 014550 012703 000007          MOV    #7,R3
3194 014554 105777 000566          1$:   TSTB  2TKCSR
3195 014560 100375                   BPL    1$
3196 014562 117714 000562          MOVB  2TKDBR,(R4)
3197 014566 142714 000200          BICB  #200,(R4)
3198 014572 122427 000015          CMPB  (R4)+,#15
3199 014576 001413          BEQ   INSTR2
3200 014600 117777 000544 000546  MOVB  2TKDBR,2TPDBR
3201 014606 105777 000540          2$:   TSTB  2TPCSR
3202 014612 100375                   EPL   2$
3203 014614 005303                   DEC   R3
3204 014616 001356                   BNE   1$
3205 014620 104401          INSTR2: TYPE
3206 014622 015761          MQM
3207 014624 000745          BR    INSTR1
3208 014626 000002          INSTR2: RTI
  
```

```

3209                                     ; CONVERT ASCII STRING TO OCTAL
3210
3211
3212 014630 011605          PARAMS: MOV    (SP),R5
3213 014632 012567 000146          MOV    (R5)+,LOLIM
3214 014636 012567 000144          MOV    (R5)+,HILIM
3215 014642 012567 000142          MOV    (R5)+,DEVADR
3216 014646 112567 000140          MOVB  (R5)+,LOBITS
3217 014652 112567 000135          MOVB  (R5)+,ADRCNT
3218 014656 010516          MOV    R5,(SP)
3219 014660 005005          PARAM1: CLR   R5
3220 014662 012704 016126          MOV    #INBUF,R4
3221 014666 122714 000015          CMPB  #15,(R4)
3222 014672 001420          BEQ   PARERR
3223 014674 121427 000060          1$:   CMPB  (R4),#60
3224 014700 002415          BLT   PARERR
3225 014702 121427 000067          CMPB  (R4),#67
3226 014706 003012          BGT   PARERR
3227 014710 142714 000060          BICB  #60,(R4)
3228 014714 152405          BISB  (R4)+,R5
3229 014716 122714 000015          CMPB  #15,(R4)
  
```

3230	014722	001406		BEQ	LIMITS
3231	014724	006305		ASL	R5
3232	014726	006305		ASL	R5
3233	014730	006305		ASL	R5
3234	014732	000760		BR	1\$
3235	014734	104404		PARERR: INSTER	
3236	014736	000750		BR	PARAM1
3237					
3238					;TEST TO SEE IF NUMBER IS WITHIN LIMITS
3239					
3240	014740	020567	000042	LIMITS: CMP	R5, HILIM
3241	014744	101373		BHI	PARERR
3242	014746	020567	000032	CMP	R5, LOLIM
3243	014752	103770		BLO	PARERR
3244	014754	136705	000032	BITB	LOBITS, R5
3245	014760	001365		BNE	PARERR
3246					
3247					:STORE NUMBER AT SPECIFIED ADDRESS
3248					
3249	014762	016704	000022	MOV	DEVADR, R4
3250	014766	010524		1\$: MOV	R5, (R4)+
3251	014770	062705	000002	ADD	#2, R5
3252	014774	105367	000013	DECB	ADRCNT
3253	015000	001372		BNE	1\$
3254	015002	000902		RTI	
3255	015004	000900		LOLIM: 0	
3256	015006	000900		HILIM: 0	
3257	015010	000900		DEVADR: 0	
3258	015012	000900		LOBITS: 0	
3259		015013		ADRCNT=LOBITS+1	
3260					
3261					;CONVERT OCTAL NUMBER TO ASCII AND OUTPUT TO TELEPRINTER
3262					
3263	015014	104401		OCTASN: TYPE	
3264	015016	015765		MCRLF	
3265	015020	017601	000000	MOV	@(SP), R1
3266	015024	062716	000002	ADD	#2, (SP)
3267	015030	012167	000130	MOV	(R1)+, WRDCNT
3268	015034	112167	000126	1\$: MOVB	(R1)+, CHRCNT
3269	015040	112167	000123	MOVB	(R1)+, SPACNT
3270	015044	013167	000120	MOV	@(R1)+, BINWRD
3271	015050	016704	000114	2\$: MOV	BINWRD, R4
3272	015054	116705	000106	MOVB	CHRCNT, R5
3273	015060	012700	01614C	MOV	#TEMP, R0
3274	015064	010403		3\$: MOV	R4, R3
3275	015066	042703	177770	BIC	#177770, R3
3276	015072	062703	000260	ADD	#260, R3
3277	015076	110320		MOVB	R3, (R0)+
3278	015100	006204		ASR	R4
3279	015102	006204		ASR	R4
3280	015104	006204		ASR	R4
3281	015106	005305		DEC	R5
3282	015110	001365		BNE	3\$
3283	015112	012703	016152	MOV	#MDATA, R3
3284	015116	114023		4\$: MOVB	-(R0), (R3)+
3285	015120	105367	000042	DECB	CHRCNT

015511 PFC

```

015508 012767 015516 1623.2 MOV #RESTART,24 ;SET UP FOR POWER UP TRAP
015510 000000 HALT ;HALT ON POWER DOWN NORMAL
015514 000000 BR .

;PROCESSOR WILL TRAP HERE WHEN POWER IS RESTORED

015516 016706 177722 RESTAR: MOV SAVSP,SP ;RESTORE STACK PCINTER
015518 012605 MOV (SP)+,R5 ;RESTORE R0-R5
015520 012604 MOV (SP)+,R4
015522 012603 MOV (SP)+,R3
015524 012602 MOV (SP)+,R2
015526 012601 MOV (SP)+,R1
015528 012600 MOV (SP)+,R0
015530 012767 015460 152250 MOV #PFAIL,24 ;SET UP FOR POWER FAILURE
015532 012767 000340 162224 MOV #340,PS
015534 012766 017102 MOV #STACK,SP
015536 005067 000356 CLR TEMP
015538 005267 000352 INC TEMP
015540 001375 BNE .-4
015542 104402 OCTASC
015544 015614 PFTAB
015546 104401 TYPE
015548 015770 MPFAIL
015550 005067 177604 CLR ERRFLG
015552 005067 177644 CLR LAST
015554 000177 177602 JMP #RETURN
015556 000001 PFTAB: 1
015558 000006 6
015560 000207 2
015562 005015 042012 030510 MTITLE: .ASCIZ <15><12><12>/CH11 TRANSMITTER AND RECEIVER LOGIC TEST <15><12>
015564 020061 051124 047101
015566 045523 052111 042524
015568 020122 047101 020104
015570 042522 042503 053111
015572 051105 046040 043517
015574 041511 052040 051505
015576 020124 005015 000
015578 015 053012 041505 MVECT0: .ASCIZ <15><12>/VECTOR ADDRESS-
015580 047524 020122 042101
015582 051104 051505 026523
015584 000
015586 015 041412 047117 MREGAD: .ASCIZ <15><12>/CONTROL REGISTER ADDRESS-
015588 051124 046117 051040
015590 043505 051511 042524
015592 020122 042101 051104
015594 051505 026523 000
015596 040 037440 000
015598 015 000012
015600 020040 047520 042527
015602 020122 040506 046111
015604 051125 026105 050040
015606 047522 051107 046501
015608 051040 051505 040524
015610 052122 040440 020124
015612 042524 052123 044440
015614 020116 051120 043517

```

016050	042522	051523	000
016055	015	042012	042132
016060	041510	051010	000
016065	015	052012	051505
016070	020124	041520	000055

```

MEPASS: .ASCIZ  (15)(12)/DZDHC/
MR: .ASCIZ  (15)(12)/R/
MTSTPC: .ASCIZ  (15)(12)/TEST PC-

```

:TABLE OF POINTERS FOR TRAP DECODING

016104	014122
016106	014474
016110	015014
016112	014526
016114	014620
016116	014630
016120	015122
016122	015232
016124	014222

```

TRPTAB: SCOPER
        TYPER
        OCTASN
        INSTAG
        INSTRE
        PARAMS
        SVOSP
        RSOS
        SCOPR

```

:BUFFERS FOR INPUT-OUTPUT

016126	000000
	016140
016140	000000
	016152
016152	000000
	016164

```

INBUF: 0
        =.+10
TEMP: 0
        =.+10
MDATA: 0
        =.+10

```

:TABLE OF POINTERS TO ERROR MESSAGES AND DATA

016164			
016164	016230		
016166	016656		
016170	016310		
016172	000000		
016174	015325		
016176	000000		
016200	016256		
016202	016656		
016204	016415		
016206	016656		
016210	016453		
016212	000000		
016214	016507		
016216	016656		
016220	016544		
016222	016656		
016224	016603		
016226	016670		
016230	047125	054105	042520
016236	052103	042105	044440
016244	052116	051105	052522
016252	052120		
016254	005015	047503	052116
016262	047522	020114	042522
016270	044507	052123	051105

```

ERRTAB:
        EMO
        DT1
        EM1
        0
        EM2
        0
        EM3
        DT1
        EM4
        DT1
        EM5
        0
        EM6
        DT1
        EM7
        DT1
        EM10
        DT2
EMO: .ASCII /UNEXPECTED INTERRUPT/

.ASCIZ (15)(12)/CONTROL REGISTER CONTENTS

```


3566	016670	000002
3567	016672	002
3568	016674	015442
3569	016676	002
3570	016700	015438
3571	016702	000000
3572		000001

014
000

DT2: 2
 .BYTE 14
 SAVR5
 .BYTE 0
 SAVR3
 ENDCOD: 0
 .END

		2597	2600*	2641	2644*	2685	2688*	2729	2732*	2773	2776*	2817	2820*	2861
Y	= 000011	2864*	2908	2911*	2947	2951*	2982	2986*	3027	3031*				
.	= 016704	1*	882	883*	884*	885*	886*	887*	888*	889*	890*	891*		
		606*	607	609	611	613	615	617	619	621	623	625	627	629
		631	633	635	637	639	641	643	645	647	649	651	653	655
		657	659	661	663	665	667	669	671	673	675	677	679	681
		683	685	687	689	691	693	695	697	699	701	703	705	707
		709	711	713	715	717	719	721	723	725	727	729	731	733
		735	737	739	741	743	745	747	749	751	753	755	757	759
		761	763	765	767	769	771	773	775	777	779	781	783	785
		787	789	791	793	795	797	799	801	803	805	807	809	811
		813	815	817	819	821	823	825	827	829	831	833	835	837
		839	841	843	845	847	849	851	853	855	857	859	861	863
		873*	891*	893*	895*	3039	3400	3416	3476*	3478*	3480*	3557*		865*

