

DQ11

BASIC LOGIC TEST PART 1
MD-11-DZDQA-B

EP-DZDQA-B-DL-A
COPYRIGHT © 1976
FICHE 1 OF 1

NOV 1976
digital
MADE IN U.S.A.

This microfiche card contains a grid of frames, each representing a test case or data point. The frames are arranged in approximately 15 rows and 10 columns. Each frame contains a small table or set of data, which is too small to read clearly but appears to consist of several columns of numbers or alphanumeric characters. The frames are separated by thin white lines, and the overall card has a dark, textured background.

IDENTIFICATION

PRODUCT CODE: MAINDOC-11-DZDQA-B-D
PRODUCT NAME: BASIC LOGIC TEST PART 1
DATE: 21 JUNE 1976
MAINTAINER: DIAGNOSTIC GROUP

THE INFORMATION IN THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY DIGITAL EQUIPMENT CORPORATION. DIGITAL EQUIPMENT CORPORATION ASSUMES NO RESPONSIBILITY FOR ANY ERRORS THAT MAY APPEAR IN THIS DOCUMENT.

THE SOFTWARE DESCRIBED IN THIS DOCUMENT IS FURNISHED UNDER A LICENSE AND MAY ONLY BE USED OR COPIED IN ACCORDANCE WITH THE TERMS OF SUCH LICENSE.

DIGITAL EQUIPMENT CORPORATION ASSUMES NO RESPONSIBILITY FOR THE USE OR RELIABILITY OF ITS SOFTWARE ON EQUIPMENT THAT IS NOT SUPPLIED BY DIGITAL.

COPYRIGHT © 1974, 1976 BY DIGITAL EQUIPMENT CORPORATION

1. ABSTRACT

THE FUNCTION OF THE DQ11 DIAGNOSTICS ARE TO VERIFY THAT THE OPTION OPERATES ACCORDING TO SPECIFICATIONS.

THIS BASIC READ/WRITE TEST FIRST CHECKS THAT THE DQ11 WILL RESPOND TO ADDRESSING. THEN THE TEST VERIFIES ALL THE READ/WRITE BITS IN THE:
 RECEIVER CSR
 TRANSMITTER CSR
 ERROR REGISTER
 SYNC REGISTER

CURRENTLY THERE ARE SEVEN OFF LINE DIAGNOSTICS THAT ARE TO BE RUN IN SEQUENCE TO INSURE THAT IF AN ERROR SHOULD OCCUR IT WILL BE DETECTED AT AN EARLY STAGE AND INSURING THAT DIAGNOSIS OF ERROR WILL BE IMMEDIATE TO PROBLEM
 NOTE: ADDITIONAL DIAGNOSTICS MAY BE ADDED IN THE FUTURE.

THE SEVEN DIAGNOSTICS ARE:

1. DZDQA [REV] BASIC R/W TEST #1
2. DZDQB [REV] BASIC R/W TEST #2
3. DZDQC [REV] BASIC NPR AND INTERRUPT TEST
4. DZDQD [REV] RECEIVER TRANSMITTER EXERCISER TEST
5. DZDQE [REV] MISC. RX AND TX TESTS. PLUS BCC TESTS.
6. DZDQF [REV] CHARACTER DETECT TESTS.
7. DZDQH [REV] CHARACTER LENGTH AND INTERRUPT TESTS.

THERE IS ALSO AN ONLINE TEST TO BE DISCUSSED LATER.

1. DZDQC [REV] ONLINE TEST. (ITEP OVERLAY)

AND A PARAMETER INPUT PROGRAM IS AVAILABLE

1. DZDQG [REV] DQ11 TRIAL PROGRAM (PARAMETER INPUT)

2. REQUIREMENTS

2.1 EQUIPMENT

ANY PDP11 FAMILY CPU (WITH MINIMUM 8K MEMORY)-WITH OR WITHOUT A HARDWARE SWITCH REGISTER (LOC. I77570) ASR 33 (OR EQUIVALENT)

DQ11
 SYNC MODEM (ONLY REQUIRED FOR ONLINE TEST)

2.2 STORAGE

PROGRAM WILL LOAD AND RUN IN 8K OF MEMORY.
 LOCATION 1400 THRU 1600 ARE ESPECIALLY TO

BE NOTED AND TO BE UNTOUCHED BY OPERATOR
 AFTER DQ11 TRIAL PROGRAM HAS BEEN EXECUTED.
 OR AFTER THE "AUTO SIZING" HAS BEEN DONE.

3. LOADING PROCEEDURE

3.1 METHOD

ALL PROGRAMS ARE IN ABSOLUTE FORMAT AND
 ARE LOADED USING THE ABSOLUTE LOADER.

ABSOLUTE LOADER STARTING ADDRESS *500

MEMORY *
 SIZE

4K	17
8K	37
12K	57
16K	77
20K	117
24K	137
28K	157

3.1.1 LOAD THE ADDRESS OF ABS. LOADER (LOC.XXX500)

3.1.2 THEN START

4. STARTING PROCEEDURE

A. LOAD LOC. 200

B. SET SWR TO ZERO FOR "AUTO SIZING" OR LEAVE
 LEAVE SWR BIT 7=1 TO USE EXISTING PARAMETERS SET UP
 BY DQ11 TRIAL PROGRAM OR A PREVICUSLY RUN DQ11 DIAGNOSTIC
 THAT USED THE "AUTO SIZING".

***REFER TO SECTION 4.1 FOR SOFTWARE SWITCH REGISTER OPERATION
 AND OPTIONS.***

NOTE: THE SOFTWARE SWITCH REGISTER IS LOCATED AT LOC.176
 SOFTWARE DISPLAY REGISTER IS LOCATED AT LOC.174

C. THEN START

THE PROGRAM WILL TYPE MAINDEC NAME AND PROGRAM NAME
 IF THIS WAS THE FIRST START UP OF THE PROGRAM) AND ALSO
 THE FOLLOWING:

"MAP OF DQ11 STATUS"

1400	160010
1402	152300
1404	160020
1406	150310

THE ABOVE IS ONLY AN EXAMPLE!
 THIS WOULD INDICATE THE STATUS TABLE STARTING AT ADD.

1400 IN THE PROGRAM. THE STATUS TABLE MUST BE VERIFIED BY THE USER IF AUTO SIZING IS DONE. FOR INFORMATION OF STATUS TABLE SEE SECTION 8.4 FOR HELP.

****IF THE SOFTWARE SWITCH REGISTER IS SELECTED THEN THE FOLLOWING WILL BE TYPED AFTER THE PROGRAM IDENTIFIES ITSELF:
SWR=XXXXXX NEW= (REFER TO SECTION 4.1 FOR OPERATOR'S OPTION)****
NOTE: IF USING THE SOFTWARE SWITCH REGISTER WHEN A HARDWARE SWITCH REGISTER IS AVAILABLE THE PROGRAM WILL NOT TYPE OUT THE TITLE.

THE PROGRAM WILL TYPE "R"
AND PROCEED TO RUN THE DIAGNOSTIC

4.1 CONTROL SWITCH SETTINGS

IF THE DIAGNOSTIC IS RUN ON A CPU WITHOUT A SWITCH REGISTER THEN A SOFTWARE SWITCH REGISTER IS USED WHICH ALLOWS THE USER THE SAME SWITCH OPTIONS AS THE HARDWARE SWITCH REGISTER. IF THE HARDWARE SWITCH REGISTER DOES NOT EXIST OR IF ONE DOES AND IT CONTAINS ALL ONES (177777) THEN THE SOFTWARE SWITCH REGISTER (LOC. 176) IS USED.

CONTROL:

THIS PROGRAM ALSO SUPPORTS THE DYNAMIC LOADING OF THE SOFTWARE SWITCH REGISTER (LOC. 176) FROM THE TTY. THIS CAN BE ACCOMPLISHED BY DOING THE FOLLOWING:

- 1) TYPE CONTROL G (<G>); THIS WILL ALLOW THE TTY TO ENTER DATA INTO LOC. 176 AT SELECTED POINTS WITHIN THE PROGRAM.
- 2) THE MACHINE WILL THEN TYPE: SWR=XXXXXXNEW= (XXXXXX IS THE OCTAL CONTENTS OF THE SOFTWARE SWITCH REGISTER.)
- 3) AFTER THE "NEW=" HAS BEEN TYPED THEN THE OPERATOR CAN DO ONE OF THE FOLLOWING AT THE TTY:
 - A) TYPE A NUMBER TO BE LOADED INTO LOC. 176 FOLLOWED BY A <CR>. (ONLY NUMBERS BETWEEN 0-7 WILL BE ACCEPTED AND ONLY 6 NUMBERS WILL BE ALLOWED)
IF A <CR> IS THE FIRST KEY DEPRESSED THE SOFTWARE SWITCH REGISTER CONTENTS WILL NOT BE CHANGED.
 - B) IF A CONTROL U (<U>) IS DEPRESSED THEN THE PROGRAM WILL SEND YOU BACK TO STEP 2.

SW 15	SET: HALT ON ERROR
SW 14	SET: LOOP ON CURRENT TEST
SW 13	SET: INHIBIT ERROR PRINT OUT
SW 12	SET: INHIBIT TYPE OUT/BELL ON ERROR.
SW 11	SET: INHIBIT ITERATIONS
SW 10	SET: ESCAPE TO NEXT TEST

SW 09 SET: LOOP WITH CURRENT DATA
 SW 08 SET: CATCH ERROR AND LOOP ON IT
 SW 07 SET: USE PREVIOUS STATUS TABLE. CLR-DO AUTO SIZE.
 SW 06 SET:
 SW 05 SET:
 SW 04 SET:
 SW 03 SET:
 SW 02 SET: LOCK ON SELECTED TEST
 SW 01 SET: RESTART PROGRAM AT SELECTED TEST:
 SW 00 SET: RESELECT DQ11'S DESIRED ACTIVE.

4.1.2 SWITCH REGISTER RESTRICTIONS

SW 00 RESELECT DQ11'S DESIRED ACTIVE.
 PLEASE NOTE THAT A MESSAGE IS TYPED
 OUT FOR SWITCH REGISTER BEING EQUAL TO DQ11'S
 ACTIVE. THIS MEANS IF THE SYSTEM HAS
 FOUR DQ11S: BITS 00,01,02,03 WILL
 BE SET IN LOC "DQACTV". USING THIS
 SWITCH ALTERS THAT LOCATION; THEREFORE
 IF FOUR DQ11S ARE IN THE SYSTEM
 DO NOT SET SWITCHS GREATER THAN
 SW 03 IN THE UP POSITION. THIS WOULD BE
 A FATAL ERROR. DO NOT SELECT MORE ACTIVE
 DQ11S THAN HAS BEEN GIVEN INFORMATION
 ABOUT IN TRIAL PROGRAM.

METHOD: A: LOAD ADDRESS 200
 B: START WITH SW 00=1
 C: PROGRAM WILL TYPE MESSAGE
 D: CONTINUE THE BINARY NUMBER OF DQ11S DESIRED ACTIVE
 EXAMPLE: 1=1 DQ11; 3=2 DQ11; 7=3 DQ11; 17=4 DQ11 37=5 DQ11 ETC.
 E: NUMBER (IF VALID) WILL BE IN DATA LIGHTS (EXCLUDING 11/05, 11/04, 11/34)
 F: CONTINUE WITH ANY OTHER SWITCH SETTINGS DESIRED.

SW 01 IT IS STRONGLY SUGGESTED THAT
 AT LEAST ONE PASS HAS BEEN MADE
 BEFORE TRYING TO SELECT A TEST
 THAT IS NOT IN THE ORDER OF SEQUENCE
 THE REASON BEING IS THAT THE
 PROGRAM HAS TO CLEAR AREAS AND SET
 UP PARAMETERS. ALSO WHEN A TEST IS
 SELECTED ALWAYS START AT THE VERY
 BEGINNING OF THAT TEST.

SW 09 LOOP ON CURRENT DATA:
 THIS SWITCH WILL ONLY WORK IF
 CALL "SCOPI" IS IN THAT TEST.
 THE REASON BEING THAT MOST TESTS
 DEAL WITH BLOCKS OF DIFFERENT DATA
 TO BE SENT OR RECEIVED ALL AT ONCE
 THUS IN BLOCK DATA; ONE PATTERN CANN'T BE SINGLED OUT.

4.1.3 SWITCH REGISTER PRIORITYS

ERROR SWITCHES

1. SW 12 DELETE PRINT OUT/BELL ON ERROR.
2. SW 13 DELETE ERROR PRINTOUT.
3. SW 15 HALT ON THE ERROR.
4. SW 09 GOTO BEGINNING OF THE TEST.
5. SW 10 GOTO NEXT TEST ON ERROR.

****HLT (ERROR) ROUTINE SUPPORTS <↑G> OPERATION****

SCOPE SWITCHES

1. SW 09 (IF ENABLED BY "SCOPI")
2. SW 14
3. SW 11

****SCOPE ROUTINE WILL SUPPORT <↑G> OPERATION****

4.2 STARTING ADDRESS

STARTING ADDRESS IS AT 000200
THERE ARE NO OTHER STARTING ADDRESSES
FOR THE DQ11 DIAGNOSTICS PREVIOUSLY MENTIONED

NOTE: IF ADDRESS 000042 IS NON-ZERO
THE PROGRAM ASSUMES IT IS UNDER
ACT11 OR DDP CONTROL AND WILL ACT ACCORDINGLY
AFTER *ALL* AVAILABLE DQ11'S ARE TESTED
THE PROGRAM WILL RETURN TO "DDP2" OR "ACT-11".

5. OPERATING PROCEDURE

WHEN PROGRAM IS INITIALLY STARTED MESSAGES AS DESCRIBED IN SECTION
FOUR WILL BE PRINTED.

AND PROGRAM WILL BEGIN RUNNING THE
DIAGNOSTIC

5.2 PROGRAM AND/OR OPERATOR ACTION

THE TYPICAL APPROACH SHOULD BE

1. HALT ON ERROR (VIA SW 15=1)
WHEN EVER AN ERROR OCCURS
2. CLEAR SW 15
3. SET SW 14: (LOOP ON THIS TEST)
4. SET SW 13: (INHIBIT ERROR PRINT OUT)

THE TEST NUMBER AND PC WILL BE TYPED OUT AND
POSSIBLY AN ERROR MESSAGE (THIS DEPENDS ON THE TEST)
TO GIVE THE OPERATOR AN IDEA AS TO THE SOURCE OF THE
PROBLEM. IF IT IS NECESSARY TO KNOW MORE INFORMATION
CONCERNING THE ERROR REPORT; LOOK IN THE LISTING
FOR THAT TEST NUMBER WHICH WAS TYPED OUT
AND THEN NOTE THE PC OF THE ERROR REPORT
THIS WAY THE EXACT FUNCTIONING OF THE TEST
CAN BE INTERPEDITED

6. ERRORS

AS DESCRIBED PREVIOUSLY THERE WILL ALWAYS BE A TEST NUMBER AND PC TYPED OUT AT THE TIME OF AN ERROR (PROVIDING SW 13=0 AND SW 12=0). IN MOST CASES ADDITIONAL INFORMATION WILL BE SUPPLIED THE THE ERROR MESSAGE WHICH IS TO GIVE THE OPERATOR AN INDICATION OF THE ERROR.

6.2 ERROR RECOVERY

IF FOR SOME REASON THE DQ11 SHOULD "HANG THE BUS" (GAIN CONTROL OF BUS SO THAT CONSOLE MANUAL FUNCTIONS ARE INHIBITED) AN INIT OR POWER DOWN/UP IS NECESSARY FOR OPERATOR TO REGAIN CONTROL OF CPU.
IF THIS SHOULD HAPPEN; LOOK IN LOCATION "TSTNO" (ADDRESS 1222) FOR THE NUMBER OF THE TEST THAT WAS RUNNING AT THE TIME OF THE CATASTROPHIC ERROR.
IN THIS WAY THE OPERATOR WILL HAVE AN IDEA AS TO WHAT THE DQ11 WAS DOING AT THE TIME OF THE ERROR.

6.3 ****HALT RECOVERY WHEN USING SOFTWARE SWITCH REGISTER****

IF THE SOFTWARE SWITCH REGISTER IS TO BE CHANGED AFTER A HALT THE THE OPERATOR IS REQUIRED TO TYPE A <↑G> BEFORE DEPRESSING CONTINUE.
THE FOLLOWING WILL BE TYPED:
SWR=XXXXXX NEW= (REFER TO SECTION 4.1 FOR OPERATOR OPTION)

7. RESTRICTIONS

7.1 STARTING RESTRICTIONS

SEE SECTION 4. (PLEASE)

7.2 OPERATING RESTRICTIONS

DQ11 TRIAL PROGRAM MUST BE RUN PRIOR TO THE FIRST AND ONLY THE FIRST RUNNING OF ANY DQ11 DIAGNOSTIC
NOTE: IF NO PROGRAM OTHER THAN A DQ11 DIAGNOSTIC WAS LOADED AFTER DQ11 TRIAL OR IF CORE MEMORY HAS NOT BEEN CHANGED; OR IF THERE IS NO DQ11 CONFIGURATION CHANGES; THE DQ11 TRIAL PROGRAM NEED NEVER BE RUN AGAIN.
HOWEVER IF ANY OF THE ABOVE HAVE BEEN VIOLATED THE DQ11 TRIAL PROGRAM MUST BE RUN AGAIN BEFORE RUNNING THE DIAGNOSTICS
NOTE: AN ALTERNATIVE TO THE ABOVE IS ATTEMPTING THE "AUTO SIZING" WHEN PROGRAM IS INITIALLY STARTED WITH SW07=0.

8. MISCELLANECUS

8.1 EXECUTION TIME

8.2 PASS COMPLETE

WHEN THE DIAGNOSTIC HAS COMPLETED
 A PASS THE FOLLOWING IS AN EXAMPLE
 OF THE PRINT OUT TO BE EXPECTED.

END PASS DZDQA-B CSR: 150000 VEC: 300 PASSES: 000001 ERRORS: 000000

NOTE: THE NUMBERS FOR CSR AND VEC ARE
 NOT NECESSARILY THE VALUES FOR THE DEVICE
 THEY ARE ONLY FOR THIS EXAMPLE.

8.3 TST1 (MINI MONITOR)

THE VERY FIRST "TEST" (TST1)
 IS *NOT* A TEST OF THE DQ11 HARDWARE
 IT IS A MINI-MONITOR USED TO CYCLE DQ11 IN THE
 SYSTEM THROUGH THE DIAGNOSTIC.

REMEMBER: TST1 IS NOT A TEST OF DQ11 HARDWARE!!!!!!!

8.4 KEY LOCATIONS

RETURN (1210) CONTAINS THE ADDRESS WHERE PROGRAM WILL
 RETURN WHEN ITERATION COUNT IS REACHED
 OR IF LOOP ON TEST IS ASSERTED.
 NEXT (1212) CONTAINS THE ADDRESS OF THE NEXT TEST
 TO BE PERFORMED.
 TSTNO (1222) CONTAINS THE NUMBER OF THE TEST NOW
 BEING PERFORMED.
 RUN (1272) THE BIT IN "RUN" ALWAYS POINTS ONE
 PAST THE DQ11 CURRENTLY BEING TESTED.
 EXAMPLE:
 (RUN) 1272/0000000001000000
 MEANS THAT DQ11 NO.05 IS THE DQ11 NOW
 RUNNING.

DQCROO-DQCR17
 DQSTOO-DQST17
 (1400)-(1476)

THESE LOCATIONS CONTAIN THE INFORMATION
 NEEDED TO TEST UP TO 16 (DECIMAL) DQ11S
 SEQUENTIALY. THEY CONTAIN THE CSR, VECTOR
 AND STATUS CONCERNING THE CONFIGURATION
 OF EACH DQ11.

DQACTV (1500) EACH BIT SET IN THIS LOCATION INDICATES
 THAT THE ASSOCIATED DQ11 WILL BE TESTED
 IN TURN.
 EXAMPLE:
 (DQACTV) 1500/0000000000011111
 MEANS THAT DQ11 NO. 00,01,02,03,04
 WILL BE TESTED.
 EXAMPLE:
 (DQACTV) 1500/0000000000010001
 MEANS THAT DQ11 NO. 00,04
 WILL BE TESTED.

DQCSR (1506) CONTAINS THE RECEIVER CSR OF THE
CURRENT DQ11 UNDER TEST.
DQSTAT (1510) CONTAINS THE STATUS OF THE CURRENT
DQ11 UNDER TEST.

BIT 15	SET:	TWO SYNC CHARS/ONE SYNC CHAR
BIT 14	SET:	TEST JUMPER INSTALLED/NOT INSTALLED
BIT 13	SET:	BB OPTION INSTALLED/NOT INSTALLED
BIT 12	SET:	BA OPTION INSTALLED/NOT INSTALLED
BIT 11	SET:	ACTIVE ON FIRST NON-SYNC/ACTIVE AFTER NO. OF SYNC
BIT 10	SET:	AB OPTION INSTALLED/NOT INSTALLED
BIT 09	SET:	ODD VRC/EVEN VRC
BIT 00-08		VECTOR "A" OF DEVICE

8.5 *** METHOD OF AUTO SIZING ***

8.5.1 FINDING THE CONTROL STATUS REGISTER.

WHEN LOOKING FOR THE CSR IT IS NECESSARY TO TAKE CARE THAT WHEN A CSR IS FOUND THAT IT IS INDEED A DQ11. THAT IS THE METHOD OF MY MADNESS FOR THIS ROUTINE. AN ATTEMPT TO CLEAR THE MISC. REGISTER IS TRIED IF A TIME-OUT TRAP OCCURES POINTERS ARE UPDATED AND ATTEMPTED AGAIN. IF NO TIME-OUT; THE RECEIVER "ACTIVE BIT" (BIT 12) IS SET AND A *COMPARE* FOR BOTH SYNC1 AND SYNC 2 IS DONE AT THE MISC. REGISTER. IF THEY ARE THERE THIS IS A DQ11. THE INFORMATION IS STORED AWAY.

8.5.2 ONE SYNC BIT OR TWO?

SINCE TOO MUCH HARDWARE MUST BE TURNED ON TO SENSE THE PRESENTS OF ONE SYNC OR TWO. THE PROGRAM ASSUMES TWO SYNC CHARS. NOTE: THIS ASSUMPTION MAY BE ALTERED AFTER AUTO SIZING BY ALTERING BIT 15 IN APPRIQATE DQSTXX: LOCATION.

8.5.3 "BB" OPTION INSTALLED?

TO SENSE FOR THE "BB" OPTION THE PROGRAM SELECTS THE CHARACTER DET. REGISTER AND THE LOADS IN ALL 1'S; IF ANY ONE OR COMBINATION OF BITS ARE SET THE BB OPTION IS ASSUMED TO EXIST.

8.5.4 "AB" OPTION INSTALLED?

TO SENSE FOR THE "AB" OPTION THE PROGRAM SELECTS THE POLYNOMIAL REGISTER AND WRITES ALL 1'S INTO IT; IF ANY ONE OR COMBINATION OF BITS ARE SET THE AB OPTION IS ASSUMED TO EXIST.

8.5.5 "BA" OPTION INSTALLED?

TO SENSE FOR "BA" OPTION REQUEST TO SEND AND DATA TERMINAL READY ARE SET; IF EITHER ONE OR BOTH ARE SET THE PROGRAM ASSUMES THE BA OPTION EXISTS

8.5.6 JUMPER ON END OF CABLE? _

THE PROGRAM CHECKS TO SEE IF EITHER OR BOTH CLEAR TO SEND AND CARRIER ARE SET; IF SO THE PROGRAM ASSUMES THE TEST JUMPER IS ON THE END OF THE CABLE.

9.5.7 ACTIVE ON FIRST NON-SYNC?

SINCE TOO MUCH HARDWARE MUST BE TURNED ON TO SENSE FOR WHEN THE DQ11 GOES ACTIVE THE PROGRAM ASSUMES "ACTIVE ON FIRST NON-SYNC". NOTE: THIS CAN BE CHANGED BY ALTERING BIT 11 IN THE APPRIATE DQSTXX: AFTER AUTO SIZING

9.5.9 SET FOR ODD OR EVEN PARITY?

AS ABOVE TOO MUCH HARDWARE IS NEED TO SENSE WHICH PARITY WAS SELECTED.SO THE PROGRAM ASSEMES ODD PARITY.
NOTE: THIS CAN BE CHANGED BY ALTERING BIT 9 IN APPRIORATE DQSTXX: LOCATION. AFTER AUTO SIZING

9.5.9 FINDING THE VECTOR.

THE PROGRAM SETS "PRIMARY DONE" "SECONDAY DONE", AND "INTERUPT ENABLE" AND LOOKS FOR AN INTERUPT. IF IT INTERUPTS IT IS PICKED UP AND STORED AWAY. IF NO INTERUPT OCCURES THE PROGRAM ASSUMES VECTOR =300. THIS PROBLEM WILL BE FIXED IN ONE OF THE DIAGNOSTICS AND *AUTO SIZING* SHOULD BE REDONE TO GET THE CORRECT VECTOR.

9. PROGRAM DESCRIPTION
CONTAINED WITHIN LISTING
10. LISTING
FOLLOWING

501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600

```
.ENABLE AMA
:MAINDEC-11-DZDQA-B/<377>/DQ11 STATIC LOGIC TEST-PART 1
:COPYRIGHT 1975, DIGITAL EQUIPMENT CORP., MAYNARD, MASS. 01754
:REVISED 21-JUNE-76 BY S. CARPENTER
: A)SUPPORTS SOFTWARE SWITCH REGISTER
: B)SUPPORTS THE DYNAMIC LOADING OF THE SOFTWARE SWITCH REGISTER
: BY <↑G>.
:STARTING PROCEDURE
:LOAD PROGRAM
:LOAD ADDRESS 000200
:PRESS START
:PROGRAM WILL TYPE "MAINDEC-11-DZDQA-B/<377>/DQ11 STATIC LOGIC TEST-PART 1"
:PROGRAM WILL TYPE "R" TO INDICATE THAT TESTING HAS STARTED
:AT THE END OF A PASS, PROGRAM WILL TYPE PASS COMPLETE MESSAGE
:AND THEN RESUME TESTING
```

;SWITCH REGISTER OPTIONS

```
100000 SW15=100000 ;=1,HALT ON ERROR
040000 SW14=40000 ;=1,LOOP ON CURRENT TEST
020000 SW13=20000 ;=1,INHIBIT ERROR TYPEOUT
010000 SW12=10000 ;=1,DELETE TYPEOUT/BELL ON ERROR.
004000 SW11=4000 ;=1,INHIBIT ITERATIONS
002000 SW10=2000 ;=1,ESCAPE TO NEXT TEST ON ERROR
001000 SW09=1000 ;=1,LOOP WITH CURRENT DATA
000400 SW08=400 ;=1,LOOP ON ERROR
000100 SW06=100
000040 SW05=40
000020 SW04=20
000010 SW03=10
000004 SW02=4 ;LOCK ON TEST SELECT
000002 SW01=2 ;RESTART PROGRAM AT SELECTED TEST
000001 SW00=1 ;RESELECT DQ11 DESIRED ACTIVE
;NOTE: THIS MUST NOT EXCEED ORIGINAL COUNT
```

```

568
569
570           ;REGISTER DEFINITIONS
571
572           000000      RO=%0           .GENERAL REGISTER
573           000001      R1=%1           ;GENERAL REGISTER
574           000002      R2=%2           ;GENERAL REGISTER
575           000003      R3=%3           ;GENERAL REGISTER
576           000004      R4=%4           ;GENERAL REGISTER
577           000005      R5=%5           ;GENERAL REGISTER
578           000006      SP=%6           ;PROCESSOR STACK POINTER
579           000007      PC=%7           ;PROGRAM COUNTER
580
581           ;LOCATION EQUIVALENCIES
582
583           177570      DSWR= 177570    ;HARDWARE SWITCH REGISTER LOC.
584           177570      DLIGHTS=177570 ;HARDWARE DISPLAY REGISTER LOC.
585           177776      PS=177776      ;PROCESSOR STATUS WORD
586           001200      STACK=1200     ;START OF PROCESSOR STACK
587
588           ;INSTRUCTION DEFINITIONS
589
590           005746      PUSH1SP=5746    ;DECREMENT PROCESSOR STACK 1 WORD
591           005726      POP1SP=5726     ;INCREMENT PROCESSOR STACK 1 WORD
592           010046      PUSHRO=10046    ;SAVE RO ON STACK
593           012600      POPRO=12600     ;RESTORE RO FROM STACK
594           024646      PUSH2SP=24646   ;DECREMENT STACK TWICE
595           022626      POP2SP=22626    ;INCREMENT STACK TWICE
596           .EQUIV EMT,HLT ;BASIC DEFINITION OF ERROR CALL
597
598
599           100000      BIT15=100000
600           040000      BIT14=40000
601           020000      BIT13=20000
602           010000      BIT12=10000
603           004000      BIT11=4000
604           002000      BIT10=2000
605           001000      BIT9=1000
606           000400      BIT8=400
607           000200      BIT7=200
608           000100      BIT6=100
609           000040      BIT5=40
610           000020      BIT4=20
611           000010      BIT3=10
612           000004      BIT2=4
613           000002      BIT1=2
614           000001      BIT0=1
615
616           ;DQ11 OPTIONAL DEFINITIONS
617
618           002000      ABBIT=2000
619           004000      ACTBIT=4000
620           010000      BABIT=10000
621           020000      BBBIT=20000
622           040000      JUMBIT=40000
623

```

624 001000 ODDBIT=1000
625 100000 SYNBIT=100000
626
627
628

:DQ11 SECONDARY REGISTER DEFINATIONS

629	000000	RXBA.P=0	:RECEIVER BUS ADDRESS PRIMARY.
630	000001	RXWC.P=1	:RECEIVER WORD COUNT PRIMARY.
631	000002	TXBA.P=2	:TRANSMITTER BUS ADDRESS PRIMARY.
632	000003	TXWC.P=3	:TRANSMITTER BUS ADDRESS PRIMARY.
633	000004	RXBA.S=4	:RECEIVER BUS ADDRESS SECONDARY.
634	000005	RXWC.S=5	:RECEIVER WORD COUNT SECONDARY.
635	000006	TXBA.S=6	:TRANSMITTER BUS ADDRESS SECONDARY.
636	000007	TXWC.S=7	:TRANSMITTER WORD COUNT SECONDARY.
637			
638			
639	000010	CHARDT=10	:CHARACTER DETECT REGISTER.
640	000011	SYNC.=11	:SYNC REGISTER.
641	000012	MISC.=12	:MISCELLANEOUS REGISTER.
642	000013	TX.MUX=13	:TRANSMITTER MUX REGISTER.
643	000014	SEQ.=14	:SEQUENCE REGISTER.
644	000015	RX.BCC=15	:RECEIVER BCC REGISTER.
645	000016	TX.BCC=16	:TRANSMITTER BCC REGISTER.
646	000017	POLY.=17	:POLYNOMIAL REGISTER.
647			
648			

775	000334	000336	.+2	:UNEXPECTED TRAP TO THIS LOCATION
776	000336	000000	HALT	:EXAMINE STACK TO FIND CAUSE
777	000340	000342	.+2	:UNEXPECTED TRAP TO THIS LOCATION
778	000342	000000	HALT	:EXAMINE STACK TO FIND CAUSE
779	000344	000346	.+2	:UNEXPECTED TRAP TO THIS LOCATION
780	000346	000000	HALT	:EXAMINE STACK TO FIND CAUSE
781	000350	000352	.+2	:UNEXPECTED TRAP TO THIS LOCATION
782	000352	000000	HALT	:EXAMINE STACK TO FIND CAUSE
783	000354	000356	.+2	:UNEXPECTED TRAP TO THIS LOCATION
784	000356	000000	HALT	:EXAMINE STACK TO FIND CAUSE
785	000360	000362	.+2	:UNEXPECTED TRAP TO THIS LOCATION
786	000362	000000	HALT	:EXAMINE STACK TO FIND CAUSE
787	000364	000366	.+2	:UNEXPECTED TRAP TO THIS LOCATION
788	000366	000000	HALT	:EXAMINE STACK TO FIND CAUSE
789	000370	000372	.+2	:UNEXPECTED TRAP TO THIS LOCATION
790	000372	000000	HALT	:EXAMINE STACK TO FIND CAUSE
791	000374	000376	.+2	:UNEXPECTED TRAP TO THIS LOCATION
792	000376	000000	HALT	:EXAMINE STACK TO FIND CAUSE
793	000400	000402	.+2	:UNEXPECTED TRAP TO THIS LOCATION
794	000402	000000	HALT	:EXAMINE STACK TO FIND CAUSE
795	000404	000406	.+2	:UNEXPECTED TRAP TO THIS LOCATION
796	000406	000000	HALT	:EXAMINE STACK TO FIND CAUSE
797	000410	000412	.+2	:UNEXPECTED TRAP TO THIS LOCATION
798	000412	000000	HALT	:EXAMINE STACK TO FIND CAUSE
799	000414	000416	.+2	:UNEXPECTED TRAP TO THIS LOCATION
800	000416	000000	HALT	:EXAMINE STACK TO FIND CAUSE
801	000420	000422	.+2	:UNEXPECTED TRAP TO THIS LOCATION
802	000422	000000	HALT	:EXAMINE STACK TO FIND CAUSE
803	000424	000426	.+2	:UNEXPECTED TRAP TO THIS LOCATION
804	000426	000000	HALT	:EXAMINE STACK TO FIND CAUSE
805	000430	000432	.+2	:UNEXPECTED TRAP TO THIS LOCATION
806	000432	000000	HALT	:EXAMINE STACK TO FIND CAUSE
807	000434	000436	.+2	:UNEXPECTED TRAP TO THIS LOCATION
808	000436	000000	HALT	:EXAMINE STACK TO FIND CAUSE
809	000440	000442	.+2	:UNEXPECTED TRAP TO THIS LOCATION
810	000442	000000	HALT	:EXAMINE STACK TO FIND CAUSE
811	000444	000446	.+2	:UNEXPECTED TRAP TO THIS LOCATION
812	000446	000000	HALT	:EXAMINE STACK TO FIND CAUSE
813	000450	000452	.+2	:UNEXPECTED TRAP TO THIS LOCATION
814	000452	000000	HALT	:EXAMINE STACK TO FIND CAUSE
815	000454	000456	.+2	:UNEXPECTED TRAP TO THIS LOCATION
816	000456	000000	HALT	:EXAMINE STACK TO FIND CAUSE
817	000460	000462	.+2	:UNEXPECTED TRAP TO THIS LOCATION
818	000462	000000	HALT	:EXAMINE STACK TO FIND CAUSE
819	000464	000466	.+2	:UNEXPECTED TRAP TO THIS LOCATION
820	000466	000000	HALT	:EXAMINE STACK TO FIND CAUSE
821	000470	000472	.+2	:UNEXPECTED TRAP TO THIS LOCATION
822	000472	000000	HALT	:EXAMINE STACK TO FIND CAUSE
823	000474	000476	.+2	:UNEXPECTED TRAP TO THIS LOCATION
824	000476	000000	HALT	:EXAMINE STACK TO FIND CAUSE
825	000500	000502	.+2	:UNEXPECTED TRAP TO THIS LOCATION
826	000502	000000	HALT	:EXAMINE STACK TO FIND CAUSE
827	000504	000506	.+2	:UNEXPECTED TRAP TO THIS LOCATION
828	000506	000000	HALT	:EXAMINE STACK TO FIND CAUSE
829	000510	000512	.+2	:UNEXPECTED TRAP TO THIS LOCATION
830	000512	000000	HALT	:EXAMINE STACK TO FIND CAUSE

817	000514	000516	.+2	:UNEXPECTED TRAP TO THIS LOCATION
818	000516	000000	HALT	:EXAMINE STACK TO FIND CAUSE
819	000520	000522	.+2	:UNEXPECTED TRAP TO THIS LOCATION
820	000522	000000	HALT	:EXAMINE STACK TO FIND CAUSE
821	000524	000526	.+2	:UNEXPECTED TRAP TO THIS LOCATION
822	000526	000000	HALT	:EXAMINE STACK TO FIND CAUSE
823	000530	000532	.+2	:UNEXPECTED TRAP TO THIS LOCATION
824	000532	000000	HALT	:EXAMINE STACK TO FIND CAUSE
825	000534	000536	.+2	:UNEXPECTED TRAP TO THIS LOCATION
826	000536	000000	HALT	:EXAMINE STACK TO FIND CAUSE
827	000540	000542	.+2	:UNEXPECTED TRAP TO THIS LOCATION
828	000542	000000	HALT	:EXAMINE STACK TO FIND CAUSE
829	000544	000546	.+2	:UNEXPECTED TRAP TO THIS LOCATION
830	000546	000000	HALT	:EXAMINE STACK TO FIND CAUSE
831	000550	000552	.+2	:UNEXPECTED TRAP TO THIS LOCATION
832	000552	000000	HALT	:EXAMINE STACK TO FIND CAUSE
833	000554	000556	.+2	:UNEXPECTED TRAP TO THIS LOCATION
834	000556	000000	HALT	:EXAMINE STACK TO FIND CAUSE
835	000560	000562	.+2	:UNEXPECTED TRAP TO THIS LOCATION
836	000562	000000	HALT	:EXAMINE STACK TO FIND CAUSE
837	000564	000566	.+2	:UNEXPECTED TRAP TO THIS LOCATION
838	000566	000000	HALT	:EXAMINE STACK TO FIND CAUSE
839	000570	000572	.+2	:UNEXPECTED TRAP TO THIS LOCATION
840	000572	000000	HALT	:EXAMINE STACK TO FIND CAUSE
841	000574	000576	.+2	:UNEXPECTED TRAP TO THIS LOCATION
842	000576	000000	HALT	:EXAMINE STACK TO FIND CAUSE
843	000600	000602	.+2	:UNEXPECTED TRAP TO THIS LOCATION
844	000602	000000	HALT	:EXAMINE STACK TO FIND CAUSE
845	000604	000606	.+2	:UNEXPECTED TRAP TO THIS LOCATION
846	000606	000000	HALT	:EXAMINE STACK TO FIND CAUSE
847	000610	000612	.+2	:UNEXPECTED TRAP TO THIS LOCATION
848	000612	000000	HALT	:EXAMINE STACK TO FIND CAUSE
849	000614	000616	.+2	:UNEXPECTED TRAP TO THIS LOCATION
850	000616	000000	HALT	:EXAMINE STACK TO FIND CAUSE
851	000620	000622	.+2	:UNEXPECTED TRAP TO THIS LOCATION
852	000622	000000	HALT	:EXAMINE STACK TO FIND CAUSE
853	000624	000626	.+2	:UNEXPECTED TRAP TO THIS LOCATION
854	000626	000000	HALT	:EXAMINE STACK TO FIND CAUSE
855	000630	000632	.+2	:UNEXPECTED TRAP TO THIS LOCATION
856	000632	000000	HALT	:EXAMINE STACK TO FIND CAUSE
857	000634	000636	.+2	:UNEXPECTED TRAP TO THIS LOCATION
858	000636	000000	HALT	:EXAMINE STACK TO FIND CAUSE
859	000640	000642	.+2	:UNEXPECTED TRAP TO THIS LOCATION
860	000642	000000	HALT	:EXAMINE STACK TO FIND CAUSE
861	000644	000646	.+2	:UNEXPECTED TRAP TO THIS LOCATION
862	000646	000000	HALT	:EXAMINE STACK TO FIND CAUSE
863	000650	000652	.+2	:UNEXPECTED TRAP TO THIS LOCATION
864	000652	000000	HALT	:EXAMINE STACK TO FIND CAUSE
865	000654	000656	.+2	:UNEXPECTED TRAP TO THIS LOCATION
866	000656	000000	HALT	:EXAMINE STACK TO FIND CAUSE
867	000660	000662	.+2	:UNEXPECTED TRAP TO THIS LOCATION
868	000662	000000	HALT	:EXAMINE STACK TO FIND CAUSE
869	000664	000666	.+2	:UNEXPECTED TRAP TO THIS LOCATION
870	000666	000000	HALT	:EXAMINE STACK TO FIND CAUSE
871	000670	000672	.+2	:UNEXPECTED TRAP TO THIS LOCATION
872	000672	000000	HALT	:EXAMINE STACK TO FIND CAUSE

873	000674	000676	.+2	:UNEXPECTED TRAP TO THIS LOCATION
874	000676	000000	HALT	:EXAMINE STACK TO FIND CAUSE
875	000700	000702	.+2	:UNEXPECTED TRAP TO THIS LOCATION
876	000702	000000	HALT	:EXAMINE STACK TO FIND CAUSE
877	000704	000706	.+2	:UNEXPECTED TRAP TO THIS LOCATION
878	000706	000000	HALT	:EXAMINE STACK TO FIND CAUSE
879	000710	000712	.+2	:UNEXPECTED TRAP TO THIS LOCATION
880	000712	000000	HALT	:EXAMINE STACK TO FIND CAUSE
881	000714	000716	.+2	:UNEXPECTED TRAP TO THIS LOCATION
882	000716	000000	HALT	:EXAMINE STACK TO FIND CAUSE
883	000720	000722	.+2	:UNEXPECTED TRAP TO THIS LOCATION
884	000722	000000	HALT	:EXAMINE STACK TO FIND CAUSE
885	000724	000726	.+2	:UNEXPECTED TRAP TO THIS LOCATION
886	000726	000000	HALT	:EXAMINE STACK TO FIND CAUSE
887	000730	000732	.+2	:UNEXPECTED TRAP TO THIS LOCATION
888	000732	000000	HALT	:EXAMINE STACK TO FIND CAUSE
889	000734	000736	.+2	:UNEXPECTED TRAP TO THIS LOCATION
890	000736	000000	HALT	:EXAMINE STACK TO FIND CAUSE
891	000740	000742	.+2	:UNEXPECTED TRAP TO THIS LOCATION
892	000742	000000	HALT	:EXAMINE STACK TO FIND CAUSE
893	000744	000746	.+2	:UNEXPECTED TRAP TO THIS LOCATION
894	000746	000000	HALT	:EXAMINE STACK TO FIND CAUSE
895	000750	000752	.+2	:UNEXPECTED TRAP TO THIS LOCATION
896	000752	000000	HALT	:EXAMINE STACK TO FIND CAUSE
897	000754	000756	.+2	:UNEXPECTED TRAP TO THIS LOCATION
898	000756	000000	HALT	:EXAMINE STACK TO FIND CAUSE
899	000760	000762	.+2	:UNEXPECTED TRAP TO THIS LOCATION
900	000762	000000	HALT	:EXAMINE STACK TO FIND CAUSE
901	000764	000766	.+2	:UNEXPECTED TRAP TO THIS LOCATION
902	000766	000000	HALT	:EXAMINE STACK TO FIND CAUSE
903	000770	000772	.+2	:UNEXPECTED TRAP TO THIS LOCATION
904	000772	000000	HALT	:EXAMINE STACK TO FIND CAUSE
905	000774	000776	.+2	:UNEXPECTED TRAP TO THIS LOCATION
906	000776	000000	HALT	:EXAMINE STACK TO FIND CAUSE

G02

0200A MACY11 27(732) 24-SEP-75 10:03 PAGE 20
 0200AB.P11 ROUTINES USED FOR AUTO SIZING.

```

907                                     ;STANDARD INTERRUPT VECTORS
908
909                                     . =24
910 000024 000024                                     .PFAIL                                     ;POWER FAIL HANDLER
911 000026 000340                                     340                                     ;SERVICE AT LEVEL 7
912 000030 015634                                     .HLT                                     ;ERROR HANDLER
913 000032 000340                                     340                                     ;SERVICE AT LEVEL 7
914 000034 015602                                     .TRPSRV                                  ;GENERAL HANDLER DISPATCH SERVICE
915 000036 000340                                     340                                     ;SERVICE AT LEVEL 7
916                                     . =46
917 000046 0:4362                                     LOGICAL                                  ;ACT HOOKS
918                                     . =52
919 000052 000000                                     .WORD 0
920                                     ;THIS ROUTINE TRIES TO FORCE THE RECEIVER TO INTERRUPT
921                                     ;TO ITS VECTOR WHERE IT WILL PICK UP THE STATUS LOCATION
922                                     ;FOR ITS NEW PC; AND PICK UP AN IOT INSTRUCTION FOR ITS
923                                     ;NEW PS. WHEN THE NEW PC IS FETCHED AN IOT INSTRUCTION IS
924                                     ;EXECUTED, TRAPPING TO LOCATION 20 WHERE A ROUTINE IS EXECUTED
925                                     ;TO TAKE THE PC FROM THE STACK AND USE IT AS THE VECTOR ADDRESS
926 000056                                     . =56
927
928 VECMAP:
929 000056 010120                                     1$: MOV R1,(R0)+                                     ;START FILLING THE VECTOR AREA
930 000060 012721 000004                                     MOV #4,(R1)+                                     ;WITH +2: IOT (4)
931 000064 022021                                     CMP (R0)+,(R1)+                                     ;UPDATE THE POINTERS
932 000066 020127 001000                                     CMP R1,#1000                                     ;IS ALL FLOATING VECTOR AREA DONE
933 000072 101771                                     BLOS 1$                                           ;BR IF NOT ALL DONE
934 000074 012737 000146 000020                                     MOV #4$,$#20                                     ;SET FOR IOT TRAP BY DQ11
935 000102 013737 001500 001244                                     MOV DQACTV,TEMP1                                  ;GET THE ACTIVE DQ11 S
936 000110 006037 001244                                     2$: ROR TEMP1                                     ;ARE YOU ACTIVE.. DQ11
937 000114 103023                                     BCC 5$                                           ;IF CARRY CLEAR.. NO MORE DQ11S
938 000116 005037 177776                                     CLR PS                                           ;CLEAR PS
939 000122 005722                                     TST (R2)+                                         ;PUT POINTER TO STATUS TABLE
940 000124 012772 000340 177776                                     MOV #340,$-2(R2)                                  ;TRY AND SET PRI/SEC DONE AND IE
941 000132 105200                                     INCB RO                                           ;DELAY.....DELAY
942 000134 001376                                     BNE -2                                           ;.....DELAY
943 000136 112712 000300                                     MOVB #300,(R2)                                    ;NO INTERRUPT ASSUME 300 FIX IN TEST C
944 000142 005722                                     3$: TST (R2)+                                     ;UPDATE POINTERS
945 000144 000761                                     BR 2$                                             ;GO DO IT AGAIN
946 000146 051612                                     4$: BIS (SP),(R2)                                  ;ENTERD BY IOT TRAP BY DQ11
947 000150 042712 000007                                     BIC #7,(R2)                                       ;CLEAR UNWANTED BITS
948 000154 022626                                     CMP (SP)+,(SP)+                                    ;POP IOT JUNK OFF STACK
949 000156 012716 000142                                     MOV #3$,(SP)                                       ;SET RETURN PC ON STACK
950 000162 000002                                     RTI                                               ;GO HOME
951 000164 000207                                     5$: RTS PC                                         ;ALL SIZING IS DONE
952
953 ;****SOFTWARE SWITCH REGISTER****
954                                     . =174
955 000174 000000                                     DISPREG: 0                                       ;SOFTWARE DISPLAY REGISTER
956 000176 000000                                     SWREG: 0                                          ;SOFTWARE SWITCH REGISTER
957
958 ;PROGRAM START
959
960                                     . =200
961 000200 00020C 000137 001512                                     JMP .START                                       ;GO TO START OF PROGRAM
962

```

963		000220		.=220				
964	000220	012702	001400	CSRMAP:	MOV	#1400,R2	;CLEAR ALL STATUS TABLE	
965	000224	005022			CLR	(R2)+	;DO CLEAR	
966	000226	022702	001512		CMP	#1512,R2	;ALL TABLE DONE	
967	000232	001374			BNE	-6	;BR IF MORE TO GO	
969	000234	005037	001504		CLR	DQNUM	;SET NUMBER OF DQ11S TO 0	
969	000240	012702	001400		MOV	#1400,R2	;SET TABLE POINTER	
970	000244	012701	160000		MOV	#160000,R1	;GET FIRST FLOATING ADDRESS	
971	000250	012737	000614	000004	MOV	#58,2#4	;SET FOR TIME OUT TRAP--NO DEVICE--	
972	000256	112761	000012	000005	1\$:	MOVB	#12,5(R1)	;TRY AND SEL MISC REGISTER
973	000264	005061	000006		CLR	6(R1)	;TRY AND CLEAR MISC REG	
974	000270	012711	010000		MOV	#10000,(R1)	;TRY AND SET RX ACTIVE	
975	000274	022761	030000	000006	CMP	#30000,6(R1)	;LOOK FOR SYNC 1 AND SYNC 2	
976	000302	001071			BNE	2\$;THIS IS NOT A DQ11 IF I BRANCH	
977	000304	010122			MOV	R1,(R2)+	;NOW THIS IS A DQ11 --STORE CSR	
978	000306	052712	100000		BIS	#SYNBIT,(R2)	;SET FOR TWO SYNC CHARS	
979	000312	005011			CLR	(R1)	;CLEAR DQ ACTIVE BIT	
980	000314	112761	000010	000005	MOVB	#10,5(R1)	;SEL CHAR DET REGISTER	
981	000322	012761	177777	000006	MOV	#-1,6(R1)	;WRITE INTO CHAR DET REG	
982	000330	005761	000006		TST	6(R1)	;WAS THE REGISTER WRITTEN?	
983	000334	001402			BEQ	+6	;APPARENTLY NO BB OPTION.	
984	000336	052712	020000		BIS	#BBBIT,(R2)	;SET FOR BB OPTION	
985	000342	112761	000017	000005	MOVB	#17,5(R1)	;SEL POLYNO. REGISTER	
986	000350	012761	177777	000006	MOV	#-1,6(R1)	;WRITE POLYNO.REGISTER	
987	000356	005761	000006		TST	6(R1)	;WAS REG WRITTEN??	
989	000362	001402			BEQ	+6	;BR IF NO AB OPTION	
989	000364	052712	002000		BIS	#ABBIT,(R2)	;SET FOR AB OPTION	
990	000370	012761	001400	000002	MOV	#1400,2(R1)	;TRY TO SET .DTR. .RS.	
991	000376	032761	001400	000002	BIT	#1400.2(R1)	;DID ANY OF THEM SET	
992	000404	001402			BEQ	+6	;BR IF NO BA OPTION	
993	000406	052712	010000		BIS	#BABIT,(R2)	;SET FOR BA OPTION	
994	000412	032761	030000	000002	BIT	#30000,2(R1)	;DID .CS. .CO. SET	
995	000420	001402			BEQ	+6	;BR IF NO JUMPER	
996	000422	052712	040000		BIS	#JUMBIT,(R2)	;SET FOR JUMPER	
997	000426	052712	004000		BIS	#ACTBIT,(R2)	;SET FOR ACTIVE ON FIRST NON-SYNC	
998	000432	052712	001000		BIS	#ODDBIT,(R2)	;SET FOR ODD VRC.....	
999	000436	005722			TST	(R2)+	;POP POINTER	
1000	000440	005011			CLR	(R1)	;CLEAR RCSR	
1001	000442	005061	000002		CLR	2(R1)	;CLEAR TCSR	
1002	000446	005061	000002		CLR	2(R1)	;CLEAR AGAIN	
1003	000452	005061	000004		CLR	4(R1)	;CLEAR ERROR REG	
1004	000456	005061	000006		CLR	6(R1)	;CLEAR SEC REG	
1005	000462	005237	001504		INC	DQNUM	;UPDATE NUMBER OF DQ11S	
1006	000466	062701	000010	2\$:	ADD	#10,R1	;UPDATE CSR POINTER BY 10 (9)	
1007	000472	022701	164000		CMP	#164000,R1	;HAVE ALL FLOATING ADDRESSES BEEN CHECKED??	
1008	000476	001267			BNE	1\$;BR IF NOT ALL DONE	
1009	000500	005037	001500		CLR	DQACTV	;ZERO ACTIVE DQ11S	
1010	000504	005737	001504		TST	DQNUM	;WERE ANY DQ11S FOUND	
1011	000510	001434			BEQ	4\$;HEY BUDDY. NO DQ11S FOUND IN SYSTEM	
1012	000512	013701	001504		MOV	DQNUM,R1	;SAVE NUMBER OF DQ11S	
1013	000516	010137	001276		MOV	R1,SAVNUM	;SAVE NUMBER FOR ACT11	
1014	000522	000241		3\$:	CLC		;CLEAR CARRY	
1015	000524	006137	001500		ROL	DQACTV	;***** ACTIVE ADDRESS	
1016	000530	005237	001500		INC	DQACTV	;SET BIT 0	
1017	000534	005301			DEC	R1	;DEC NUMBER OF DQ11S	
1018	000536	001371			BNE	3\$;BR IF MORE TO GO	

```

1019 000540 012737 000006 000004      MOV      #6,J#4      ;RESET TIME OUT VECTOR
1020 000546 013737 001500 001502      MOV      DQACTV,SAVACT ;SAVE ACTIVE
1021 000554 012737 000340 000022      MOV      #340,J#22   ;SET IOT TRAP PRIO: TO 7
1022 000562 012702 001400      MOV      #1400,R2    ;SET TABLE POINTER
1023 000566 012700 000300      MOV      #300,R0     ;SET VECTOR START
1024 000572 012701 000302      MOV      #302,R1     ;SET VECTOR+2 START
1025 000576 000137 000056      JMP      VECMAP      ;GO FIND THE VECTORS
1026 000602 104402      4$:      TYPE        ;TYPE MESSAGE
1027 000604 016525      MERR2     ;I DIDN'T FIND ANY DQ11S. DON'T USE AUTO SIZE.
1029 000606 005000      CLR      R0         ;
1029 000610 000000      HALT     ;HOW CAN I TEST NO DQ11S
1030 000612 000776      BR      -2          ;DON'T LET OPR HIT CONT. SW
1031 000614 012716 000466      5$:      MOV      #2$, (SP) ;ENTERED BY TIME OUT TRAP
1032 000620 000002      RTI     ;GO HOME.
1033
1034
1035      .=1000
1036 001000 005377 040515 047111  MTITLE: .ASCIZ <377><12>/MAINDEC-11-DZCQA-8/<377>/DQ11 STATIC LOGIC TEST-PART 1/<377>
1037 001006 042504 026503 030461
1038 001014 042055 042132 040521
1039 001022 041055 042377 030521
1040 001030 020061 052123 052101
1041 001036 041511 046040 043517
1042 001044 041511 052040 051505
1043 001052 026524 040520 052122
1044 001060 030440 000377
1045
1046      .=1200
1047      ;INDIRECT POINTERS
1048
1049 001200 177570      SWR:     177570     ;SWITCH REGISTER POINTER
1050 001202 177570      LIGHTS: 177570     ;DISPLAY REGISTER POINTER
1051 001204 177560      TKCSR:   177560     ;TELETYPE KEYBOARD CONTROL REGISTER
1052 001206 177562      TKDBR:   177562     ;TELETYPE KEYBOARD DATA BUFFER
1053 001210 177564      TPCSR:   177564     ;TELEPRINTER CONTROL REGISTER
1054 001212 177566      TPDBR:   177566     ;TELEPRINTER DATA BUFFER
1055
1056      ;PROGRAM CONTROL PARAMETERS
1057
1058 001214 000000      RETURN:  0          ;SCOPE ADDRESS FOR LOOP ON TEST
1059 001216 000000      NEXT:    0          ;ADDRESS OF NEXT TEST TO BE EXECUTED
1060 001220 000000      LOCK:    0          ;ADDRESS FOR LOCK ON CURRENT DATA
1061 001222 000003      ICOUNT:  3          ;NUMBER OF ITERATIONS THAT CURRENT TEST WILL BE EXECUTED
1062 001224 000000      LPCNT:   0          ;NUMBER OF ITERATIONS COMPLETED
1063 001226 000000      TSTNO:   0          ;NUMBER OF TEST IN PROGRESS
1064 001230 000000      PASCNT:  0          ;NUMBER OF PASSES COMPLETED
1065 001232 000000      ERRCNT:  0          ;TOTAL NUMBER OF ERRORS
1066 001234 000000      LSTERR:  0          ;PC OF LAST ERROR CALL
1067
1068      ;PROGRAM VARIABLES
1069
1070 001236 000000      CHAR1:   0
1071 001240 000000      CHAR2:   0
1072 001242 000000      CHAR3:   0
1073 001244 000000      TEMP1:   0          ;TEMPORARY STORAGE
1074 001246 000000      TEMP2:   0          ;TEMPORARY STORAGE
  
```

0200A MACY11 27(732) 24-SEP-76 10:03 PAGE 23
0200AB.P11 PROGRAM PARAMETERS, VARIABLES, AND TRAP CALLS.

1075 001250 000000
1076 001252 000000
1077 001254 000000
1078 001256 000000
1079 001260 000000
1080 001262 000000
1081 001254 000000
1082 001266 000000
1083 001270 000000
1084 001272 000000
1085 001274 000000
1086 001276 000000
1087 001300 000001
1088 001302 000000
1089 001304 000000
1090 001306 000000

TEMP3: 0
TEMP4: 0
TEMP5: 0
SAVR0: 0
SAVR1: 0
SAVR2: 0
SAVR3: 0
SAVR4: 0
SAVR5: 0
SAVSP: 0
SAVPC: 0
SAVNUM: 0
CREAM: .BLKW 1
RUNFLG: 0
RUN: 0
RUNCNT: 0

; TEMPORARY STORAGE
; TEMPORARY STORAGE
; TEMPORARY STORAGE
; R0 STORAGE
; R1 STORAGE
; R2 STORAGE
; R3 STORAGE
; R4 STORAGE
; R5 STORAGE
; STACK POINTER STORAGE
; PROGRAM COUNTER STORAGE

```

1091
1092                ;PROGRAM CONTROL FLAGS
1093
1094 001310          000          INIFLG: .BYTE 0          ;PROGRAM INITIALIZATION FLAG
1095 001311          000          STFLG:  .BYTE 0          ;TEST START FLAG
1096 001312          000          ERPFLG: .BYTE 0          ;ERROR OCCURED FLAG
1097 001313          000          LOKFLG: .BYTE 0          ;LOCK ON CURRENT TEST FLAG
1098                000000          $Y=0
1099
1100                ;DEFINITIONS FOR TRAP SUBROUTINE CALLS
1101                ;POINTERS TO SUBROUTINES CAN BE FOUND
1102                ;IN THE TABLE IMMEDIATLY FOLLOWING THE DEFINITIONS
1103
1104                ;*****
1105                ;*****
1106 001314          104400          .TRPTAB:
1107                SCOPE=TRAP+0          ;CALL TO SCOPE LOOP AND ITERATION HANDLER
1108 001314          014436          .SCOPE
1109                SCOPI=TRAP+1          ;CALL TO LOOP ON CURRENT DATA HANDLER
1110 001316          014550          .SCOPI
1111                TYPE=TRAP+2          ;CALL TO TELETYPE OUTPUT ROUTINE
1112 001320          014570          .TYPE
1113                INSTR=TRAP+3          ;CALL TO ASCII STRING INPUT ROUTINE
1114 001322          014576          .INSTR
1115                INSTER=TRAP+4          ;CALL TO INPUT ERROR HANDLER
1116 001324          015014          .INSTER
1117                PARAM=TRAP+5          ;CALL TO NUMERICAL DATA INPUT ROUTINE
1118 001326          015046          .PARAM
1119                SAVOS=TRAP+6          ;CALL TO REGISTER SAVE ROUTINE
1120 001330          015262          .SAVOS
1121                RESOS=TRAP+7          ;CALL TO REGISTER RESTORE ROUTINE
1122 001332          015322          .RESOS
1123                CONVRT=TRAP+10          ;CALL TO DATA OUTPUT ROUTINE
1124 001334          015354          .CONVRT
1125                CNVRT=TRAP+11          ;CALL TO DATA OUTPUT ROUTINE WITHOUT CR/LF.
1126 001336          015360          .CNVRT
1127                MSTCLR=TRAP+12          ;CALL TO ISSUE MASTER CLEAR
1128 001340          017222          .MSTCLR
1129                MEMCLR=TRAP+13          ;CALL TO CLEAR ALL SCRATCH PAD MEMORIES
1130 001342          017220          .MEMCLR
1131                CKSWR=TRAP+14          ;CALL TO ALLOW SWREG TO BE LOADED FROM TTY
1132 001344          016262          .CKSWR
1133                CNTLU=TRAP+15          ;CALL TO ALLOW LOADING OF SWREG FROM TTY
1134 001346          016336          .CNTLU
1135
1136                ;*****
1137                ;*****
1138
1139                ;DQ11 VECTOR AND REGISTER INDIRECT POINTERS
1140
1141 001350          000000          DQRVEC: 0          ;POINTER TO DQ11 RECEIVER INTERRUPT VECTOR
1142 001352          000000          DQRLVL: 0          ;POINTER TO DQ11 RECEIVER INTERRUPT SERVICE PS
1143 001354          000000          DQIVC: 0          ;POINTER TO DQ11 TRANSMITTER INTERRUPT VECTOR
1144 001356          000000          DQTLVL: 0          ;POINTER TO DQ11 TRANSMITTER INTERRUPT SERVICE PS
1145 001360          000000          DQRCSR: 0          ;POINTER TO DQ11 RECEIVER CONTROL REGISTER
1146 001362          000000          DQRCSH: 0          ;POINTER TO HIGH BYTE OF DQ11 RECEIVER CONTROL REGISTER

```



```

1147 001364 000000          DGTCSR: 0          ; POINTER TO DQ11 TRANSMITTER CONTROL REGISTER
1148 001366 000000          DQERR:  0          ; POINTER TO DQ11 ERROR REGISTER
1149 001370 000000          DQREG:  0          ; POINTER TO HIGH BYTE OF ERROR REGISTER
1150 001372 000000          DQSEC:  0          ; POINTER TO DQ11 SECONDARY REGISTER
1151 001374 000000          DQSECH: 0          ; POINTER TO HIGH BYTE OF DQ11 SECONDARY REGISTER
1152
1153
1154
1155
1156
1157          001400          . =1400
1158 001400 000001          DQCR00: .BLKW 1      ; CONTROL STATUS REGISTER FOR DEVICE NO: 00
1159 001402 000001          DQST00: .BLKW 1      ; VECTOR AND CONFIGURATION STATUS FOR DEVICE NO: 00
1160 001404 000001          DQCR01: .BLKW 1      ; CONTROL STATUS REGISTER FOR DEVICE NO: 01
1161 001406 000001          DQST01: .BLKW 1      ; VECTOR AND CONFIGURATION STATUS FOR DEVICE NO: 01
1162 001410 000001          DQCR02: .BLKW 1      ; CONTROL STATUS REGISTER FOR DEVICE NO: 02
1163 001412 000001          DQST02: .BLKW 1      ; VECTOR AND CONFIGURATION STATUS FOR DEVICE NO: 02
1164 001414 000001          DQCR03: .BLKW 1      ; CONTROL STATUS REGISTER FOR DEVICE NO: 03
1165 001416 000001          DQST03: .BLKW 1      ; VECTOR AND CONFIGURATION STATUS FOR DEVICE NO: 03
1166 001420 000001          DQCR04: .BLKW 1      ; CONTROL STATUS REGISTER FOR DEVICE NO: 04
1167 001422 000001          DQST04: .BLKW 1      ; VECTOR AND CONFIGURATION STATUS FOR DEVICE NO: 04
1168 001424 000001          DQCR05: .BLKW 1      ; CONTROL STATUS REGISTER FOR DEVICE NO: 05
1169 001426 000001          DQST05: .BLKW 1      ; VECTOR AND CONFIGURATION STATUS FOR DEVICE NO: 05
1170 001430 000001          DQCR06: .BLKW 1      ; CONTROL STATUS REGISTER FOR DEVICE NO: 06
1171 001432 000001          DQST06: .BLKW 1      ; VECTOR AND CONFIGURATION STATUS FOR DEVICE NO: 06
1172 001434 000001          DQCR07: .BLKW 1      ; CONTROL STATUS REGISTER FOR DEVICE NO: 07
1173 001436 000001          DQST07: .BLKW 1      ; VECTOR AND CONFIGURATION STATUS FOR DEVICE NO: 07
1174 001440 000001          DQCR10: .BLKW 1      ; CONTROL STATUS REGISTER FOR DEVICE NO: 10
1175 001442 000001          DQST10: .BLKW 1      ; VECTOR AND CONFIGURATION STATUS FOR DEVICE NO: 10
1176 001444 000001          DQCR11: .BLKW 1      ; CONTROL STATUS REGISTER FOR DEVICE NO: 11
1177 001446 000001          DQST11: .BLKW 1      ; VECTOR AND CONFIGURATION STATUS FOR DEVICE NO: 11
1178 001450 000001          DQCR12: .BLKW 1      ; CONTROL STATUS REGISTER FOR DEVICE NO: 12
1179 001452 000001          DQST12: .BLKW 1      ; VECTOR AND CONFIGURATION STATUS FOR DEVICE NO: 12
1180 001454 000001          DQCR13: .BLKW 1      ; CONTROL STATUS REGISTER FOR DEVICE NO: 13
1181 001456 000001          DQST13: .BLKW 1      ; VECTOR AND CONFIGURATION STATUS FOR DEVICE NO: 13
1182 001460 000001          DQCR14: .BLKW 1      ; CONTROL STATUS REGISTER FOR DEVICE NO: 14
1183 001462 000001          DQST14: .BLKW 1      ; VECTOR AND CONFIGURATION STATUS FOR DEVICE NO: 14
1184 001464 000001          DQCR15: .BLKW 1      ; CONTROL STATUS REGISTER FOR DEVICE NO: 15
1185 001466 000001          DQST15: .BLKW 1      ; VECTOR AND CONFIGURATION STATUS FOR DEVICE NO: 15
1186 001470 000001          DQCR16: .BLKW 1      ; CONTROL STATUS REGISTER FOR DEVICE NO: 16
1187 001472 000001          DQST16: .BLKW 1      ; VECTOR AND CONFIGURATION STATUS FOR DEVICE NO: 16
1188 001474 000001          DQCR17: .BLKW 1      ; CONTROL STATUS REGISTER FOR DEVICE NO: 17
1189 001476 000001          DQST17: .BLKW 1      ; VECTOR AND CONFIGURATION STATUS FOR DEVICE NO: 17
1190 001500 000001          DQACTV: .BLKW 1      ; HOLD ACTIVE BITS FOR TESTING
1191 001502 000001          SAVACT: .BLKW 1      ; SAVE NUMBER OF ACTIVE DQ11S
1192 001504 000001          DQNUM:  .BLKW 1      ; OCTAL NUMBER OF TOTAL NUMBER OF DQ11S
1193 001506 000001          DQCSR:  .BLKW 1      ; CSR OF DQ11 UNDER TEST
1194 001510 000001          DQSTAT: .BLKW 1      ; VECTOR AND CONFIGURATION STATUS OF DQ11 UNDER TEST
1195
1196          ; PROGRAM INITIALIZATION
1197          ; LOCK OUT INTERRUPTS
1198          ; SET UP PROCESSOR STACK
1199          ; SET UP POWER FAIL VECTOR
1200          ; CLEAR PROGRAM CONTROL FLAGS AND COUNTS
1201          ; TYPE TITLE MESSAGE
1202

```

M02

DZDQA MACY:1 27(732) 24-SEP-76 10:03 PAGE 26
 DZDQAB.P11 PROGRAM INITIALIZATION AND START UP.

```

1203 001512 012737 000340 177776 .START: MOV #340,PS ;LOCK OUT INTERRUPTS
1204 001520 012706 001200 MOV #STACK,SP ;SET UP STACK
1205 001524 012737 016164 000024 MOV #.PFAIL,@#24 ;SET UP POWER FAIL VECTOR
1206 001532 013737 001504 001276 MOV DQNUM,SAVNUM
1207 001540 105037 001311 CLR STFLG ;CLEAR START FLAG
1208 001544 005037 001230 CLR PASCNT ;CLEAR PASS COUNT
1209 001550 105037 001312 CLR ERRFLG ;CLEAR ERROR FLAG
1210 001554 005037 001302 CLR RUNFLG
1211 001560 012737 001400 001300 MOV #1400,CREAM
1212 001566 005037 001232 CLR ERRCNT ;CLEAR ERROR COUNT
1213 001572 005037 001234 CLR LSTERR ;CLEAR LAST ERROR POINTER
1214 001576 012737 000001 001226 MOV #1,TSTNO ;SET UP FOR TEST 1
1215 001604 012737 001512 001214 MOV #.START,RETURN ;SET UP FOR POWER FAIL BEFORE
1216 ;TESTING STARTS
1217 001612 105737 001310 TSTB INIFLG ;HAS INITIALIZATION BEEN PERFORMED
1218 001616 001075 BNE 12$
1219 001620 104402 001000 TYPE ,MTITLE ;TYPE TITLE MESSAGE
1220 001624 105137 001310 COMB INIFLG ;IF NOT SET FLAG AND DO
1221
1222 001630 012737 177570 001200 MOV #DSWR,SWR ;MOV HARDWARE SWR TO SWR
1223 001636 012737 177570 001202 MOV #DLIGHTS,LIGHTS ;MOV DISPLAY LIGHTS TO LIGHTS
1224 001644 013746 000006 MOV @#6,-(SP) ;SAVE VECTORS
1225 001650 013746 000004 MOV @#4,-(SP)
1226 001654 012737 001674 000004 MOV #64$,@#4 ;SET UP FOR TIMEOUT
1227 001662 022777 177777 177310 CMP #-1,@SWR ;REFERENCE HARDWARE SWITCH REGISTER
1228 001670 001402 BEQ 65$
1229 001672 000407 BR 66$
1230 001674 022626 64$: CMP (SP)+,(SP)+ ;ADJUST STACK
1231 001676 012737 000176 001200 65$: MOV #SWREG,SWR ;POINT TO SOFTWARE SWITCH REG
1232 001704 012737 000174 001202 MOV #DISPREG,LIGHTS ;POINT TO SOFT DISPLAY REG
1233 001712 012637 000004 66$: MOV (SP)+,@#4 ;RESTORE VECTORS
1234 001716 012637 000006 MOV (SP)+,@#6
1235 001722 005737 000042 TST @#4 ;UNDER MONITOR
1236 001726 001005 BNE 67$
1237 001730 022737 000176 001200 CMP #SWREG,SWR ;IS SWREG USED
1238 001736 001001 BNE 67$
1239 001740 104415 CNTLU
1240 001742 105777 177232 67$: TSTB @SWR
1241 001746 100402 BMI .+6
1242 001750 004737 000220 JSR PC,CSRMAP
1243 001754 104402 017012 TYPE .XHEAD
1244 001750 012737 001400 001244 MOV #1400,TEMP1
1245 001766 017737 177252 001246 MOV @TEMP1,TEMP2
1246 001774 001406 BEQ .+16
1247 001776 104410 CONVRT
1248 002000 017040 XSTATQ
1249 002002 062737 000002 001244 ADD #2,TEMP1
1250 002010 000766 BR .-22
1251 002012 032777 000001 177160 12$: BIT #SW00,@SWR
1252 002020 001424 BEQ 1$
1253 002022 104402 TYPE
1254 002024 016733 MNEW
1255 002026 005000 CLR RG
1256 002030 000000 HALT
1257 002032 104414 CKSWR
1258 002034 027737 177140 001502 CMP @SWR,SAVACT

```

```

1259 002042 101404      BLOS      11$
1260 002044 104402      TYPE
1261 002046 016574      MERR3
1262 002050 000000      HALT
1263 002052 000776      BR      -2
1264 002054 017737 177120 001500 11$:  MOV      @SWR,DQACTV
1265 002052 013700 001500      MOV      DQACTV,RO
1266 002066 000000      HALT
1267 002070 104414      CKSWR
1268 002072 012700 000300 1$:  MOV      #300,RO
1269 002076 012701 000302      MOV      #302,R1
1270 002102 010120 2$:  MOV      R1,(R0)+
1271 002104 005021      CLR      (R1)+
1272 002106 022021      CMP      (R0)+,(R1)+
1273 002110 022700 001000      CMP      #1000,RO
1274 002114 001372      BNE      2$
1275
1276      ;TEST START AND RESTART
1277
1278 002116 012737 000340 177776 .BEGIN: MOV      #340,PS      ;LOCK OUT INTERRUPTS
1279 002124 012706 001200      MOV      #STACK,SP  ;SET UP STACK
1280 002130 005737 000042      TST      @#42      ;IS PROGRAM UNDER MONITOR CONTROL
1281 002134 001040      BNE      3$
1282 002136 104414      CKSWP      ;CHECK FOR <↑G>
1283 002140 032777 000004 177032      BIT      #BIT2,@SWR ;CHECK FOR LOCK ON TEST
1284 002146 001411      BEQ      1$
1285 002150 104402 016632      TYPE      ,MLOCK
1286 002154 012737 000240 014446      MOV      #NOP,TTST
1287 002162 012737 000240 014450      MOV      #NOP,TTST+2 ;SET UP TO LOCK
1288 002170 000406      BR      2$
1289 002172 013737 014544 014446 1$:  MOV      BRW,TTST
1290 002200 013737 014546 014450      MOV      BRX,TTST+2 ;LOCK NOT SELECTED, SET UP FOR NORMAL SCOPE LOOP
1291 002206 032777 000002 176764 2$:  BIT      #SW01,@SWR ;IF SW01=1, GET STARTING PC
1292 002214 001410      BEQ      3$
1293 002216 104403      INSTR
1294 002220 016620      MTSTPC
1295 002222 104405      PARAM
1296 002224 002254      TST1
1297 002226 014160      TLAST
1298 002230 000207      RETURN
1299 002232 001      .BYTE 1
1300 002233 001      .BYTE 1
1301 002234 000403      BR      4$
1302 002236 012737 002254 001214 3$:  MOV      #TST1,RETURN ;START AT TEST 1
1303 002244 104402 016522 4$:  TYPE      ,MR      ;TYPE R
1304 002250 000177 176740      JMP      @RETURN ;START TESTING
1305      ; TEST 1
1306      ;*****
1307 002254 012737 000001 001226 TST1: MOV      #1,TSTNO
1308 002262 012737 002644 001214      MOV      #TST2,RETURN
1309 002270 012737 002644 001216      MOV      #TST2,NEXT
1310 002276 105737 001302      TSTB     RUNFLG ;IS THIS MY FIRST TIME HERE?
1311 002302 001010      BNE      1$ ;BR IF FLAG IS SFT
1312 002304 012737 000001 001304      MOV      #BIT0,RUN ;SET RUN POINTER.
1313 002312 012737 000020 001306      MOV      #16,RUNCNT ;SET FOR MAX OF 16 DQ11'S PER SYSTEM
1314 002320 105137 001302      COMB     RUNFLG ;SET RUN FLAG

```

```

00000000 00000000 00000000 001304 001500 15: BIT RUN,DQACTV ;FIND AN ACTIVE DQ11 TO TEST.
00000000 00000000 00000000 001500 001500 35 BNE 35 ;BR IF I FOUND ONE TO TEST.
00000000 00000000 00000000 001500 001500 TST DQACTV ;FIND OUT IF THERE ARE NO DQ11 ACTIVE.
00000000 00000000 00000000 001304 001300 BEQ 25 ;BR TO FATAL ERROR. WHY AM I HERE IF NO ACTIVE DQ11'S??
00000000 00000000 00000000 000004 001300 CCC ;CLEAR ALL THE CONDITION CODES OF CPU
00000000 00000000 00000000 001304 001300 RCL RUN ;UPDATE RUN POINTER
00000000 00000000 00000000 000004 001300 ADD #4,CREAM ;UPDATE ADDRESS POINTER.
00000000 00000000 00000000 001306 001306 DEC RUNCNT ;DEC NUMBER OF TIMES I LOOKED AT ACTIVE.
00000000 00000000 00000000 000000 001306 BNE 15 ;BR AND KEEP LOOKING.
00000000 00000000 00000000 000000 001306 MOV #16,RUNCNT ;START RESTORING MY POINTERS.
00000000 00000000 00000000 001400 001300 MOV #1400,CREAM ;RESTORE ADDRESS POINTER
00000000 00000000 00000000 000001 001304 MOV #1,RUN ;RESTORE RUN POINTER.
00000000 00000000 00000000 000000 001304 BR 15 ;KEEP ON TESTING.
00000000 00000000 00000000 000000 001304 BR 15 ;ALLERT OPERATOR OF FATAL ERROR
00000000 00000000 00000000 000000 001304 BR 15 ;NO DQ11 ACTIVE. WHY AM I HERE??
00000000 00000000 00000000 000000 001304 BR 15 ;YOU MUST RELOAD DQ11 DIAGNOSTIC!!
00000000 00000000 00000000 000000 001304 BR 15 ;STICK HERE ON CONT.
00000000 00000000 00000000 000000 001304 BR 15 ;CLEAR CPU COND. CODES
00000000 00000000 00000000 000000 001304 BR 15 ;UPDATE RUN. ACTIVE DQ11 FOUND.
00000000 00000000 00000000 000000 001304 BR 15 ;PLACE ADDRESS OF DQ11 AT DQCSR
00000000 00000000 00000000 000000 001304 BR 15 ;UPDATE ADDRESS POINTER
00000000 00000000 00000000 000000 001304 BR 15 ;PLACE STATUS OF DQ11 AT DQSTAT
00000000 00000000 00000000 000000 001304 BR 15 ;UPDATE ADDRESS POINTER
00000000 00000000 00000000 000000 001304 BR 15 ;GENERATE ADDRESS OF RECEIVER INTERRUPT SERVICE PS
00000000 00000000 00000000 000000 001304 BR 15 ;GENERATE ADDRESS OF TRANSMITTER INTERRUPT VECTOR
00000000 00000000 00000000 000000 001304 BR 15 ;GENERATE ADDRESS OF TRANSMITTER INTERRUPT SERVICE PS
00000000 00000000 00000000 000000 001304 BR 15 ;GENERATE ADDRESS OF HIGH BYTE
00000000 00000000 00000000 000000 001304 BR 15 ;GENERATE ADDRESS OF TRANSMITTER CONTROL REGISTER
00000000 00000000 00000000 000000 001304 BR 15 ;GENERATE ADDRESS OF ERROR REGISTER
00000000 00000000 00000000 000000 001304 BR 15 ;GENERATE ADDRESS OF HIGH BYTE OF ERROR REGISTER
00000000 00000000 00000000 000000 001304 BR 15 ;GENERATE ADDRESS OF SECONDARY REGISTER
00000000 00000000 00000000 000000 001304 BR 15 ;GENERATE ADDRESS OF HIGH BYTE

```

: ADDRESS SELECTOR TEST
: ADDRESS RECEIVER CONTROL REGISTER
: VERIFY THAT RECEIVER CONTROL REGISTER RESPONDS TO ADDRESSING

: TEST 2
: *****

```

00000000 00000000 00000000 000000 001226 TST2: MOV #2,TSTNO ;SET UP TO RETURN FROM
00000000 00000000 00000000 000000 001216 MOV #TST3,NEXT ;BUS ERROR TRAP
00000000 00000000 00000000 000004 MOV #15,2#4 ;SET ADDRESS OF RECEIVER CONTROL REGISTER
00000000 00000000 00000000 000004 MOV #340,2#6
00000000 00000000 00000000 000000 MOV DQCSR,RE

```

```

002700 005777 176454 TST 00QRCR :ADDRESS RECEIVER CONTROL REGISTER
002704 000401 BR 25 :NO TRAP REGISTER RESPONDED
002706 104000 15: HLT 0 :RECEIVER CONTROL REGISTER DID NOT
:RESPOND TO ADDRESSING
002710 012706 001200 25: MOV #STACK,SP :RESTORE STACK
002714 012737 000006 000004 MOV #6,2#4 :RESTORE TRAPCATCHER
002722 005037 000006 CLR 2#6
002726 104400 35: SCOPE :CHECK FOR ITERATIONS, LOOP

```

```

:ADDRESS SELECTOR TEST
:ADDRESS TRANSMITTER CONTROL REGISTER
:VERIFY THAT TRANSMITTER CONTROL REGISTER RESPONDS TO ADDRESSING

```

: TEST 3

```

002730 012737 000003 001226 TST3: MOV #3,TSTNO
002736 012737 003014 001216 MOV #TST4,NEXT
002744 012737 002772 000004 MOV #15,2#4 :SET UP TO RETURN FROM
002752 012737 000340 000006 MOV #340,2#6 :BUS ERROR TRAP
002760 013705 001364 MOV 00TCSR,RS :GET ADDRESS OF TRANSMITTER CONTROL REGISTER
002764 005777 176374 TST 00TCSR :ADDRESS TRANSMITTER CONTROL REGISTER
002770 000401 BR 25 :NO TRAP REGISTER RESPONDED
002772 104000 15: HLT 0 :TRANSMITTER CONTROL REGISTER DID NOT
:RESPOND TO ADDRESSING
002774 012706 001200 25: MOV #STACK,SP :RESTORE STACK
003000 012737 000006 000004 MOV #6,2#4 :RESTORE TRAPCATCHER
003006 005037 000006 CLR 2#6
003012 104400 35: SCOPE :CHECK FOR ITERATIONS, LOOP

```

```

:ADDRESS SELECTOR TEST
:ADDRESS ERROR REGISTER
:VERIFY THAT ERROR REGISTER RESPONDS TO ADDRESSING

```

: TEST 4

```

003014 012737 000004 001226 TST4: MOV #4,TSTNO
003022 012737 003100 001216 MOV #TST5,NEXT
003030 012737 003056 000004 MOV #15,2#4 :SET UP TO RETURN FROM
003036 012737 000340 000006 MOV #340,2#6 :BUS ERROR TRAP
003044 013705 001366 MOV 00ERR,RS :GET ADDRESS OF ERROR REGISTER
003050 005777 176312 TST 00ERR :ADDRESS ERROR REGISTER
003054 000401 BR 25 :NO TRAP REGISTER RESPONDED
003056 104000 15: HLT 0 :ERROR REGISTER DID NOT
:RESPOND TO ADDRESSING
003060 012706 001200 25: MOV #STACK,SP :RESTORE STACK
003064 012737 000006 000004 MOV #6,2#4 :RESTORE TRAPCATCHER
003072 005037 000006 CLR 2#6
003076 104400 35: SCOPE :CHECK FOR ITERATIONS, LOOP

```

```

:ADDRESS SELECTOR TEST
:ADDRESS SECONDARY REGISTER
:VERIFY THAT SECONDARY REGISTER RESPONDS TO ADDRESSING

```

: TEST 5

```

003100 012737 000005 001226 TST5: MOV #5,TSTNO

```

```

1427 003106 012737 003164 001216
1428 003114 012737 003142 000004
1429 003122 012737 000340 000006
1430 003130 013705 001372
1431 003134 005777 176232
1432 003140 000401
1433 003142 104000
1434
1435 003144 012706 001200
1436 003150 012737 000006 000004
1437 003156 005037 000006
1438 003152 104400
1439
1440
1441
1442
1443
1444
1445
1446
1447 003164 012737 000006 001226
1448 003172 012737 003364 001216
1449 003200 012777 000040 176152
1450
1451 003206 012777 000100 176150
1452
1453 003214 012777 000200 176144
1454
1455 003222 012777 000400 176142
1456
1457 003230 012705 000040
1458 003234 017704 176120
1459 003240 013703 001360
1460 003244 020504
1461 003246 001401
1462 003250 104001
1463 003252 006305
1464 003254 017704 176104
1465 003260 042704 077400
1466 003264 062703 000002
1467 003270 020504
1468 003272 001401
1469 003274 104001
1470 003276 006305
1471 003300 017704 176062
1472 003304 042704 170000
1473 003310 062703 000002
1474 003314 020504
1475 003316 001401
1476 003320 104001
1477 003322 006305
1478 003324 017704 176042
1479 003330 062703 000002
1480 003334 020504
1481 003336 001401
1482 003340 104001

```

```

MOV #TST6,NEXT
MOV #15,R#4
MOV #340,R#6
MOV DQSEC,R5
TST DQSEC
BR 2$
HLT 0
MOV #STACK,SP
MOV #6,R#4
CLR #6
SCOPE

```

```

;SET UP TO RETURN FROM
;BUS ERROR TRAP
;GET ADDRESS OF SECONDARY REGISTER
;ADDRESS SECONDARY REGISTER
;NO TRAP, REGISTER RESPONDED
;SECONDARY REGISTER DID NOT
;RESPOND TO ADDRESSING
;RESTORE STACK
;RESTORE TRAPCATCHER
;CHECK FOR ITERATIONS. LOOP

```

```

;PRIMARY REGISTER ADDRESSING TEST
;LOAD EACH PRIMARY REGISTER WITH A DIFFERENT
;NUMBER AND VERIFY THAT THE CORRECT REGISTER
;WAS ADDRESSED

```

```

; TEST 6
*****

```

```

TST6: MOV #6,TSTNO
MOV #TST7,NEXT
MOV #40,DQRCR
MOV #100,DQTCSR
MOV #200,DQERR
MOV #400,DQSEC
MOV #40,R5
MOV DQRCR,R4
MOV DQRCR,R3
CMP R5,R4
BEQ 1$
HLT 1
ASL R5
MOV DQTCSR,R4
BIC #77400,R4
ADD #2,R3
CMP R5,R4
BEQ 2$
HLT 1
ASL R5
MOV DQERR,R4
BIC #170000,R4
ADD #2,R3
CMP R5,R4
BEQ 3$
HLT 1
ASL R5
MOV DQSEC,R4
ADD #2,R3
CMP R5,R4
BEQ 4$
HLT 1

```

```

;LOAD RECEIVER CONTROL REGISTER
;WITH BITS
;LOAD TRANSMITTER CONTROL
;REGISTER WITH BITS
;LOAD ERROR REGISTER
;WITH BIT7
;LOAD SECONDARY REGISTER
;WITH BITS
;FIRST EXPECTED DATA
;READ RECEIVER CONTROL REGISTER
;SET UP ADDRESS OF RECEIVER CONTROL REGISTER
;WAS RECEIVER CONTROL REGISTER ADDRESSED
;BR IF GOOD
;REGISTER ADDRESSING ERROR
;NEXT EXPECTED DATA
;READ TRANSMITTER CONTROL REGISTER
;CLEAR UNWANTED BITS
;UPDATE ADDRESS OF EXPECTED REGISTER
;WAS TRANSMITTER CONTROL REGISTER ADDRESSED
;BR IF GOOD
;REGISTER ADDRESSING ERROR
;NEXT EXPECTED DATA
;READ ERROR REGISTER
;CLEAR UNWANTED BITS
;UPDATE EXPECTED REGISTER ADDRESS
;WAS ERROR REGISTER ADDRESSED
;BR IF GOOD
;REGISTER ADDRESSING ERROR
;NEXT EXPECTED DATA
;READ SECONDARY REGISTER
;UPDATE EXPECTED REGISTER ADDRESS
;WAS SECONDARY REGISTER ADDRESSED
;BR IF GOOD
;REGISTER ADDRESSING ERROR

```

1493	003342	005077	176012	45:	CLR	00QRCR	:CLEAR SEL 0
1494	003346	005077	176012		CLR	00QTCR	:CLEAR SEL 2
1495	003352	005077	176010		CLR	00JERR	:CLEAR SEL 4
1496	003356	005077	176010		CLR	00JSEC	:CLEAR SEL 6
1497	003362	104400		55:	SCOPE		:CHECK FOR ITERATIONS. LOOP

F03

0200A MACY11 27(732) 24-SEP-76 10:03 PAGE 32
 0200AB.P11 BASIC RECEIVER READ/WRITE TESTS.

```

1488
1489
1490
1491
1492
1493
1494
1495 003364 012737 000007 001226
1496 003372 012737 003440 001216
1497 003400 013703 001360
1498
1499 003404 012705 000002
1500
1501 003410 010513
1502 003412 011304
1503
1504 003414 020504
1505 003416 001401
1506 003420 104002
1507 003422 040513
1508
1509 003424 011304
1510 003426 005005
1511
1512 003430 020504
1513 003432 001401
1514 003434 104002
1515 003436 104400
1516
1517
1518
1519
1520
1521
1522
1523 003440 012737 000010 001226
1524 003446 012737 003514 001216
1525 003454 013703 001360
1526
1527 003460 012705 000010
1528
1529 003464 010513
1530 003466 011304
1531
1532 003470 020504
1533 003472 001401
1534 003474 104002
1535 003476 040513
1536
1537 003500 011304
1538 003502 005005
1539
1540 003504 020504
1541 003506 001401
1542 003510 104002
1543 003512 104400

```

```

:RECEIVER CONTROL REGISTER READ/WRITE TEST
:SET BIT1, VERIFY BIT1 WAS SET
:CLEAR BIT1, VERIFY BIT1 WAS CLEARED

: TEST 7
:*****
TST7: MOV #7,TSTNO
      MOV #TST10,NEXT
      MOV DQRCSR,R3
      ;LOAD R3 WITH ADDRESS
      ;OF RECEIVER CONTROL REGISTER
      ;RECEIVER CONTROL REGISTER WILL
      ;BE SET TO BIT1
      MOV #BIT1,R5
      ;LOAD RECEIVER CONTROL
      ;(R4)=ACTUAL DATA
      MOV R5,(R3),R4
      ;IN RECEIVER CONTROL REGISTER
      ;ARE EXPECTED AND RECEIVED VALUES THE SAME ?
      CMP R5,R4
      BEQ 1$
      HLT 2$
1$: BIC R5,(R3)
      ;RECEIVER CONTROL REGISTER DATA ERROR
      ;CLEAR BITS SET
      ;IN RECEIVER CONTROL REGISTER
      MOV (R3),R4
      ;READ RECEIVER CONTROL REGISTER
      CLR R5
      ;(R5)=EXPECTED CONTENTS
      ;OF RECEIVER CONTROL REGISTER, 0
      CMP R5,R4
      BEQ 2$
      HLT 2$
2$: SCOPE
      ;WAS RECEIVER CONTROL CLEARED
      ;RECEIVER CONTROL REGISTER DATA ERROR
      ;CHECK FOR ITERATIONS, LOOP

:RECEIVER CONTROL REGISTER READ/WRITE TEST
:SET BIT3, VERIFY BIT3 WAS SET
:CLEAR BIT3, VERIFY BIT3 WAS CLEARED

: TEST 10
:*****
TST10: MOV #10,TSTNO
       MOV #TST11,NEXT
       MOV DQRCSR,R3
       ;LOAD R3 WITH ADDRESS
       ;OF RECEIVER CONTROL REGISTER
       ;RECEIVER CONTROL REGISTER WILL
       ;BE SET TO BIT3
       MOV #BIT3,R5
       ;LOAD RECEIVER CONTROL
       MOV R5,(R3),R4
       ;(R4)=ACTUAL DATA
       ;IN RECEIVER CONTROL REGISTER
       ;ARE EXPECTED AND RECEIVED VALUES THE SAME ?
       CMP R5,R4
       BEQ 1$
       HLT 2$
1$: BIC R5,(R3)
      ;RECEIVER CONTROL REGISTER DATA ERROR
      ;CLEAR BITS SET
      ;IN RECEIVER CONTROL REGISTER
      MOV (R3),R4
      ;READ RECEIVER CONTROL REGISTER
      CLR R5
      ;(R5)=EXPECTED CONTENTS
      ;OF RECEIVER CONTROL REGISTER, 0
      CMP R5,R4
      BEQ 2$
      HLT 2$
2$: SCOPE
      ;WAS RECEIVER CONTROL CLEARED
      ;RECEIVER CONTROL REGISTER DATA ERROR
      ;CHECK FOR ITERATIONS, LOOP

```



```

1656 003774 032737 020000 001510 CKBEO: BIT #BBBIT,DQSTAT
1657 004002 001530 BEQ CONT.0
1658
1659 :RECEIVER CONTROL REGISTER READ/WRITE TEST
1660 :SET BITS, VERIFY BIT8 WAS SET
1661 :CLEAR BIT8, VERIFY BIT8 WAS CLEARED
1662
1663 ; TEST 15
1664 :*****
1665 004004 012737 000015 001226 †TST15: MOV #15,TSTNO
1666 004012 012737 004060 001216 MOV #TST16,NEXT
1667 004020 013703 001360 MOV DQRCSR,R3 ;LOAD R3 WITH ADDRESS
1668 ;OF RECEIVER CONTROL REGISTER
1669 004024 012705 000400 MOV #BIT8,R5 ;RECEIVER CONTROL REGISTER WILL
1670 ;BE SET TO BIT8
1671 004030 010513 MOV R5,(R3) ;LOAD RECEIVER CONTROL
1672 004032 011304 MOV (R3),R4 ;(R4)=ACTUAL DATA
1673 ;IN RECEIVER CONTROL REGISTER
1674 004034 020504 CMP R5,R4 ;ARE EXPECTED AND RECEIVED VALUES THE SAME ?
1675 004036 001401 BEQ 1$
1676 004040 104002 HLT 2 ;RECEIVER CONTROL REGISTER DATA ERROR
1677 004042 040513 1$: BIC R5,(R3) ;CLEAR BITS SET
1678 ;IN RECEIVER CONTROL REGISTER
1679 004044 011304 MOV (R3),R4 ;READ RECEIVER CONTROL REGISTER
1680 004046 005005 CLR R5 ;(R5)=EXPECTED CONTENTS
1681 ;OF RECEIVER CONTROL REGISTER, 0
1682 004050 020504 CMP R5,R4 ;WAS RECEIVER CONTROL CLEARED
1683 004052 001401 BEQ 2$
1684 004054 104002 HLT 2 ;RECEIVER CONTROL REGISTER DATA ERROR
1685 004056 104400 2$: SCOPE ;CHECK FOR ITERATIONS, LOOP
1686
1687 ;RECEIVER CONTROL REGISTER READ/WRITE TEST
1688 :SET BIT9, VERIFY BIT9 WAS SET
1689 :CLEAR BIT9, VERIFY BIT9 WAS CLEARED
1690
1691 ; TEST 16
1692 :*****
1693 004060 012737 000016 001226 †TST16: MOV #16,TSTNO
1694 004066 012737 004134 001216 MOV #TST17,NEXT
1695 004074 013703 001360 MOV DQRCSR,R3 ;LOAD R3 WITH ADDRESS
1696 ;OF RECEIVER CONTROL REGISTER
1697 004100 012705 001000 MOV #BIT9,R5 ;RECEIVER CONTROL REGISTER WILL
1698 ;BE SET TO BIT9
1699 004104 010513 MOV R5,(R3) ;LOAD RECEIVER CONTROL
1700 004106 011304 MOV (R3),R4 ;(R4)=ACTUAL DATA
1701 ;IN RECEIVER CONTROL REGISTER
1702 004110 020504 CMP R5,R4 ;ARE EXPECTED AND RECEIVED VALUES THE SAME ?
1703 004112 001401 BEQ 1$
1704 004114 104002 HLT 2 ;RECEIVER CONTROL REGISTER DATA ERROR
1705 004116 040513 1$: BIC R5,(R3) ;CLEAR BITS SET
1706 ;IN RECEIVER CONTROL REGISTER
1707 004120 011304 MOV (R3),R4 ;READ RECEIVER CONTROL REGISTER
1708 004122 005005 CLR R5 ;(R5)=EXPECTED CONTENTS
1709 ;OF RECEIVER CONTROL REGISTER, 0
1710 004124 020504 CMP R5,R4 ;WAS RECEIVER CONTROL CLEARED
1711 004126 001401 BEQ 2$

```

```

1712 004130 104002          HLT      2          ;RECEIVER CONTROL REGISTER DATA ERROR
1713 004132 104400          2$:    SCOPE          ;CHECK FOR ITERATIONS. LOOP
1714
1715          ;RECEIVER CONTROL REGISTER READ/WRITE TEST
1716          ;SET BIT10, VERIFY BIT10 WAS SET
1717          ;CLEAR BIT10, VERIFY BIT10 WAS CLEARED
1718
1719          : TEST 17
1720          ;*****
1721 004134 012737 000017 001226 1$T17:  MOV     #17,TSTNO
1722 004142 012737 004210 001216      MOV     #T$T20,NEXT
1723 004150 013703 001360          MOV     DQRCR,R3          ;LOAD R3 WITH ADDRESS
1724          ;OF RECEIVER CONTROL REGISTER
1725 004154 012705 002000          MOV     #BIT10,R5        ;RECEIVER CONTROL REGISTER WILL
1726          ;BE SET TO BIT10
1727 004160 010513          MOV     R5,(R3)          ;LOAD RECEIVER CONTROL
1728 004162 011304          MOV     (R3),R4          ;(R4)=ACTUAL DATA
1729          ;IN RECEIVER CONTROL REGISTER
1730 004164 020504          CMP     R5,R4            ;ARE EXPECTED AND RECEIVED VALUES THE SAME ?
1731 004166 001401          BEQ     1$
1732 004170 104002          HLT     2
1733 004172 040513          1$:    BIC     R5,(R3)        ;RECEIVER CONTROL REGISTER DATA ERROR
1734          ;CLEAR BITS SET
1735 004174 011304          MOV     (R3),R4          ;IN RECEIVER CONTROL REGISTER
1736 004176 005005          CLR     R5              ;READ RECEIVER CONTROL REGISTER
1737          ;(R5)=EXPECTED CONTENTS
1738 004200 020504          CMP     R5,R4            ;OF RECEIVER CONTROL REGISTER, 0
1739 004202 001401          BEQ     2$              ;WAS RECEIVER CONTROL CLEARED
1740 004204 104002          HLT     2
1741 004206 104400          2$:    SCOPE          ;RECEIVER CONTROL REGISTER DATA ERROR
1742          ;CHECK FOR ITERATIONS. LOOP
1743          ;RECEIVER CONTROL REGISTER READ/WRITE TEST
1744          ;SET BIT11, VERIFY BIT11 WAS SET
1745          ;CLEAR BIT11, VERIFY BIT11 WAS CLEARED
1746
1747          : TEST 20
1748          ;*****
1749 004210 012737 000020 001226 1$T20:  MOV     #20,TSTNO
1750 004216 012737 004264 001216      MOV     #T$T21,NEXT
1751 004224 013703 001360          MOV     DQRCR,R3          ;LOAD R3 WITH ADDRESS
1752          ;OF RECEIVER CONTROL REGISTER
1753 004230 012705 004000          MOV     #BIT11,R5        ;RECEIVER CONTROL REGISTER WILL
1754          ;BE SET TO BIT11
1755 004234 010513          MOV     R5,(R3)          ;LOAD RECEIVER CONTROL
1756 004236 011304          MOV     (R3),R4          ;(R4)=ACTUAL DATA
1757          ;IN RECEIVER CONTROL REGISTER
1758 004240 020504          CMP     R5,R4            ;ARE EXPECTED AND RECEIVED VALUES THE SAME ?
1759 004242 001401          BEQ     1$
1760 004244 104002          HLT     2
1761 004246 040513          1$:    BIC     R5,(R3)        ;RECEIVER CONTROL REGISTER DATA ERROR
1762          ;CLEAR BITS SET
1763 004250 011304          MOV     (R3),R4          ;IN RECEIVER CONTROL REGISTER
1764 004252 005005          CLR     R5              ;READ RECEIVER CONTROL REGISTER
1765          ;(R5)=EXPECTED CONTENTS
1766 004254 020504          CMP     R5,R4            ;OF RECEIVER CONTROL REGISTER, 0
1767 004256 001401          BEQ     2$              ;WAS RECEIVER CONTROL CLEARED
    
```

K03

DZDQA MACY11 27(732) 24-SEP-76 10:03 PAGE 37
 DZDQAB.P11 BASIC RECEIVER READ/WRITE TESTS.

```

1768 004260 104002          HLT      2          ;RECEIVER CONTROL REGISTER DATA ERROR
1769 004262 104400          2$:    SCOPE          ;CHECK FOR ITERATIONS, LOOP
1770 004264          CONT.O:
1771
1772          ;RECEIVER CONTROL REGISTER READ/WRITE TEST
1773          ;SET BIT12, VERIFY BIT12 WAS SET
1774          ;CLEAR BIT12, VERIFY BIT12 WAS CLEARED
1775
1776          ; TEST 21
1777          ;*****
1778 004264 012737 000021 001226 †ST21:  MOV     #21,TSTNO
1779 004272 012737 004340 001216      MOV     #CHKBA1,NEXT
1780 004300 013703 001360          MOV     DQRCSR,R3          ;LOAD R3 WITH ADDRESS
1781          ;OF RECEIVER CONTROL REGISTER
1782 004304 012705 010000          MOV     #BIT12,R5        ;RECEIVER CONTROL REGISTER WILL
1783          ;BE SET TO BIT12
1784 004310 010513          MOV     R5,(R3)        ;LOAD RECEIVER CONTROL
1785 004312 011304          MOV     (R3),R4        ;(R4)=ACTUAL DATA
1786          ;IN RECEIVER CONTROL REGISTER
1787 004314 020504          CMP     R5,R4          ;ARE EXPECTED AND RECEIVED VALUES THE SAME ?
1788 004316 001401          BEQ     1$
1789 004320 104002          HLT     2          ;RECEIVER CONTROL REGISTER DATA ERROR
1790 004322 040513          1$:    BIC     R5,(R3)  ;CLEAR BITS SET
1791          ;IN RECEIVER CONTROL REGISTER
1792 004324 011304          MOV     (R3),R4        ;READ RECEIVER CONTROL REGISTER
1793 004326 005005          CLR     R5            ;(R5)=EXPECTED CONTENTS
1794          ;OF RECEIVER CONTROL REGISTER, 0
1795 004330 020504          CMP     R5,R4          ;WAS RECEIVER CONTROL CLEARED
1796 004332 001401          BEQ     2$
1797 004334 104002          HLT     2          ;RECEIVER CONTROL REGISTER DATA ERROR
1798 004336 104400          2$:    SCOPE          ;CHECK FOR ITERATIONS, LOOP
1799
1800          ;IF DATASET CONTROL OPTION IS INSTALLED,
1801          ;TEST 22 AND TEST 23 WILL BE EXECUTED
1802
1803 004340 032737 010000 001510  CHKBA1: BIT     #BABIT,DQSTAT
1804 004346 001454          BEQ     TST24
1805
1806          ;RECEIVER CONTROL REGISTER READ/WRITE TEST
1807          ;SET BIT13, VERIFY BIT13 WAS SET
1808          ;CLEAR BIT13, VERIFY BIT13 WAS CLEARED
1809
1810          ; TEST 22
1811          ;*****
1812 004350 012737 000022 001226 †ST22:  MOV     #22,TSTNO
1813 004356 012737 004424 001216      MOV     #TST23,NEXT
1814 004364 013703 001360          MOV     DQRCSR,R3          ;LOAD R3 WITH ADDRESS
1815          ;OF RECEIVER CONTROL REGISTER
1816 004370 012705 020000          MOV     #BIT13,R5        ;RECEIVER CONTROL REGISTER WILL
1817          ;BE SET TO BIT13
1818 004374 010513          MOV     R5,(R3)        ;LOAD RECEIVER CONTROL
1819 004376 011304          MOV     (R3),R4        ;(R4)=ACTUAL DATA
1820          ;IN RECEIVER CONTROL REGISTER
1821 004400 020504          CMP     R5,R4          ;ARE EXPECTED AND RECEIVED VALUES THE SAME ?
1822 004402 001401          BEQ     1$
1823 004404 104002          HLT     2          ;RECEIVER CONTROL REGISTER DATA ERROR
  
```

```

1824 004406 040513 1$: BIC R5,(R3) ;CLEAR BITS SET
1825 ;IN RECEIVER CONTROL REGISTER
1826 004410 011304 MOV (R3),R4 ;READ RECEIVER CONTROL REGISTER
1827 004412 005005 CLR R5 ;(R5)=EXPECTED CONTENTS
1828 ;OF RECEIVER CONTROL REGISTER, 0
1829 004414 020504 CMP R5,R4 ;WAS RECEIVER CONTROL CLEARED
1830 004416 001401 BEQ 2$
1831 004420 104002 HLT 2 ;RECEIVER CONTROL REGISTER DATA ERROR
1832 004422 104400 2$: SCOPE ;CHECK FOR ITERATIONS, LOOP
1833
1834 ;RECEIVER CONTROL REGISTER READ/WRITE TEST
1835 ;SET BIT14, VERIFY BIT14 WAS SET
1836 ;CLEAR BIT14, VERIFY BIT14 WAS CLEARED
1837
1838 ; TEST 23
1839 ;*****
1840 004424 012737 000023 001226 †TST23: MOV #23,TSTNO
1841 004432 012737 004500 001216 MOV #TST24,NEXT
1842 004440 013703 001360 MOV DQRCSR,R3 ;LOAD R3 WITH ADDRESS
1843 ;OF RECEIVER CONTROL REGISTER
1844 004444 012705 040000 MOV #BIT14,R5 ;RECEIVER CONTROL REGISTER WILL
1845 ;BE SET TO BIT14
1846 004450 010513 MOV R5,(R3) ;LOAD RECEIVER CONTROL
1847 004452 011304 MOV (R3),R4 ;(R4)=ACTUAL DATA
1848 ;IN RECEIVER CONTROL REGISTER
1849 004454 020504 CMP R5,R4 ;ARE EXPECTED AND RECEIVED VALUES THE SAME ?
1850 004456 001401 BEQ 1$
1851 004460 104002 HLT 2 ;RECEIVER CONTROL REGISTER DATA ERROR
1852 004462 040513 1$: BIC R5,(R3) ;CLEAR BITS SET
1853 ;IN RECEIVER CONTROL REGISTER
1854 004464 011304 MOV (R3),R4 ;READ RECEIVER CONTROL REGISTER
1855 004466 005005 CLR R5 ;(R5)=EXPECTED CONTENTS
1856 ;OF RECEIVER CONTROL REGISTER, 0
1857 004470 020504 CMP R5,R4 ;WAS RECEIVER CONTROL CLEARED
1858 004472 001401 BEQ 2$
1859 004474 104002 HLT 2 ;RECEIVER CONTROL REGISTER DATA ERROR
1860 004476 104400 2$: SCOPE ;CHECK FOR ITERATIONS, LOOP
1861
1862 ;RECEIVER CONTROL REGISTER READ/WRITE TEST
1863 ;SET BIT15, VERIFY BIT15 WAS SET
1864 ;CLEAR BIT15, VERIFY BIT15 WAS CLEARED
1865
1866 ; TEST 24
1867 ;*****
1868 004500 012737 000024 001226 †TST24: MOV #24,TSTNO
1869 004506 012737 004554 001216 MOV #TST25,NEXT
1870 004514 013703 001360 MOV DQRCSR,R3 ;LOAD R3 WITH ADDRESS
1871 ;OF RECEIVER CONTROL REGISTER
1872 004520 012705 100000 MOV #BIT15,R5 ;RECEIVER CONTROL REGISTER WILL
1873 ;BE SET TO BIT15
1874 004524 010513 MOV R5,(R3) ;LOAD RECEIVER CONTROL
1875 004526 011304 MOV (R3),R4 ;(R4)=ACTUAL DATA
1876 ;IN RECEIVER CONTROL REGISTER
1877 004530 020504 CMP R5,R4 ;ARE EXPECTED AND RECEIVED VALUES THE SAME ?
1878 004532 001401 BEQ 1$
1879 004534 104002 HLT 2 ;RECEIVER CONTROL REGISTER DATA ERROR
  
```

M03

DZDQA MACY11 27(732) 24-SEP-75 10:03 PAGE 39
DZDQAB.P11 BASIC RECEIVER READ/WRITE TESTS.

1880	004536	040513	1\$:	BIC	R5, (R3)	; CLEAR BITS SET
1881						; IN RECEIVER CONTROL REGISTER
1882	004540	011304		MOV	(R3), R4	; READ RECEIVER CONTROL REGISTER
1883	004542	005005		CLR	R5	; (R5)=EXPECTED CONTENTS
1884						; OF RECEIVER CONTROL REGISTER, 0
1885	004544	020504		CMP	R5, R4	; WAS RECEIVER CONTROL CLEARED
1886	004546	001401		SEQ	2\$	
1887	004550	104002		HLT	2	; RECEIVER CONTROL REGISTER DATA ERROR
1888	004552	104400	2\$:	SCOPE		; CHECK FOR ITERATIONS, LOOP

N03

DZDQA MACY11 27(732) 24-SEP-76 10:03 PAGE 40
 DZDQAB.P11 BASIC TRANSMITTER READ/WRITE TESTS.

```

1889
1890
1891
1892
1893
1894
1895
1896 004554 012737 000025 001226
1897 004562 012737 004640 001216
1898 004570 013703 001360
1899
1900 004574 012702 001400
1901
1902 004600 012705 000010
1903
1904 004604 010513
1905 004606 011304
1906
1907 004610 040204
1908 004612 020504
1909 004614 001401
1910 004616 104003
1911 004620 040513
1912
1913 004622 011304
1914 004624 040204
1915 004626 005005
1916
1917 004630 020504
1918 004632 001401
1919 004634 104003
1920 004636 104400
1921 004640 032737 010000 001510
1922 004646 001432
1923
1924
1925
1926
1927
1928
1929
1930 004650 012737 000026 001226
1931 004656 012737 004734 001216
1932 004664 013703 001364
1933
1934 004670 012702 001400
1935
1936 004674 012705 000020
1937
1938 004700 010513
1939 004702 011304
1940
1941 004704 040204
1942 004706 020504
1943 004710 001401
1944 004712 104003

; TRANSMITTER CONTROL REGISTER READ/WRITE TEST
; SET BIT3, VERIFY BIT3 WAS SET
; CLEAR BIT3, VERIFY BIT3 WAS CLEARED

; TEST 25
*****
TST25: MOV #25, TSTNO
MOV #CKBA1, NEXT
MOV DQRCR, R3 ; LOAD R3 WITH ADDRESS
; OF TRANSMITTER CONTROL REGISTER
MOV #1400, R2 ; LOAD R2 WITH 1400
; TO CLEAR UNWANTED BITS
MOV #BIT3, R5 ; TRANSMITTER CONTROL REGISTER WILL
; BE SET TO BIT3
MOV R5, (R3) ; LOAD TRANSMITTER CONTROL
MOV (R3), R4 ; (R4)=ACTUAL DATA
; IN TRANSMITTER CONTROL REGISTER
BIC R2, R4 ; CLEAR UNWANTED BITS
CMP R5, R4 ; ARE EXPECTED AND RECEIVED VALUES THE SAME ?
BEQ 1$
HLT 3 ; TRANSMITTER CONTROL REGISTER DATA ERROR
1$: BIC R5, (R3) ; CLEAR BITS SET
; IN TRANSMITTER CONTROL REGISTER
MOV (R3), R4 ; READ TRANSMITTER CONTROL REGISTER
BIC R2, R4 ; CLEAR UNWANTED BITS
CLR R5 ; (R5)=EXPECTED CONTENTS
; OF TRANSMITTER CONTROL REGISTER, 0
; WAS TRANSMITTER CONTROL CLEARED
CMP R5, R4
BEQ 2$
HLT 3 ; TRANSMITTER CONTROL REGISTER DATA ERROR
2$: SCOPE ; CHECK FOR ITERATIONS, LOOP
CKBA1: BIT #BABIT, DQSTAT
BEQ CONT.1

; TRANSMITTER CONTROL REGISTER READ/WRITE TEST
; SET BIT4, VERIFY BIT4 WAS SET
; CLEAR BIT4, VERIFY BIT4 WAS CLEARED

; TEST 26
*****
TST26: MOV #26, TSTNO
MOV #TST27, NEXT
MOV DQTCR, R3 ; LOAD R3 WITH ADDRESS
; OF TRANSMITTER CONTROL REGISTER
MOV #1400, R2 ; LOAD R2 WITH 1400
; TO CLEAR UNWANTED BITS
MOV #BIT4, R5 ; TRANSMITTER CONTROL REGISTER WILL
; BE SET TO BIT4
MOV R5, (R3) ; LOAD TRANSMITTER CONTROL
MOV (R3), R4 ; (R4)=ACTUAL DATA
; IN TRANSMITTER CONTROL REGISTER
BIC R2, R4 ; CLEAR UNWANTED BITS
CMP R5, R4 ; ARE EXPECTED AND RECEIVED VALUES THE SAME ^
BEQ 1$
HLT 3 ; TRANSMITTER CONTROL REGISTER DATA ERROR
  
```


004714 040513
004716 011304
004718 020504
004720 011304
004722 020504
004724 011304
004726 020504
004728 011304
004730 020504
004732 011304
004734 012737 000027 001226
004736 012737 005020 001216
004750 013703 001364
004754 012702 001400
004760 012705 000040
004764 010513
004766 011304
004770 040204
004772 020504
004774 001401
004776 104003
005000 040513
005002 011304
005004 040204
005006 005005
005010 020504
005012 001401
005014 104003
005016 104400
005020 012737 000020 001226
005022 012737 005104 001216
005024 013703 001364
005040 012702 001400

15: BIC R5,(R3)
MOV (R3),R4
BIC R2,R4
CLR R5
CMP R5,R4
BEQ ZS
HLT 3
25: SCOPE
CONT.1:

:CLEAR BITS SET
:IN TRANSMITTER CONTROL REGISTER
:READ TRANSMITTER CONTROL REGISTER
:CLEAR UNWANTED BITS
:(R5)=EXPECTED CONTENTS
:OF TRANSMITTER CONTROL REGISTER, 0
:WAS TRANSMITTER CONTROL CLEARED
:TRANSMITTER CONTROL REGISTER DATA ERROR
:CHECK FOR ITERATIONS, LOOP

:TRANSMITTER CONTROL REGISTER READ WRITE TEST
:SET BITS, VERIFY BITS WAS SET
:CLEAR BITS, VERIFY BITS WAS CLEARED

: TEST 27

↑ST27: MOV #27,TSTNO
MOV #TST30,NEXT
MOV DGTCSR,R3
MOV #1400,R2
MOV #BITS,R5
MOV R5,(R3)
MOV (R3),R4
BIC R2,R4
CMP R5,R4
BEQ 15
HLT 3
15: BIC R5,(R3)
MOV (R3),R4
BIC R2,R4
CLR R5
CMP R5,R4
BEQ ZS
HLT 3
25: SCOPE

:LOAD R3 WITH ADDRESS
:OF TRANSMITTER CONTROL REGISTER
:LOAD R2 WITH 1400
:TO CLEAR UNWANTED BITS
:TRANSMITTER CONTROL REGISTER WILL
:BE SET TO BITS
:LOAD TRANSMITTER CONTROL
:(R4)=ACTUAL DATA
:IN TRANSMITTER CONTROL REGISTER
:CLEAR UNWANTED BITS
:ARE EXPECTED AND RECEIVED VALUES THE SAME ?
:TRANSMITTER CONTROL REGISTER DATA ERROR
:CLEAR BITS SET
:IN TRANSMITTER CONTROL REGISTER
:READ TRANSMITTER CONTROL REGISTER
:CLEAR UNWANTED BITS
:(R5)=EXPECTED CONTENTS
:OF TRANSMITTER CONTROL REGISTER, 0
:WAS TRANSMITTER CONTROL CLEARED
:TRANSMITTER CONTROL REGISTER DATA ERROR
:CHECK FOR ITERATIONS, LOOP

:TRANSMITTER CONTROL REGISTER READ WRITE TEST
:SET BIT6, VERIFY BIT6 WAS SET
:CLEAR BIT6, VERIFY BIT6 WAS CLEARED

: TEST 30

↑ST30: MOV #30,TSTNO
MOV #TST31,NEXT
MOV DGTCSR,R3
MOV #1400,R2

:LOAD R3 WITH ADDRESS
:OF TRANSMITTER CONTROL REGISTER
:LOAD R2 WITH 1400
:TO CLEAR UNWANTED BITS

```

005044 012705 000100      MOV      #BIT6,R5      :TRANSMITTER CONTROL REGISTER WILL
                                :BE SET TO BIT6
005050 010513      MOV      R5,(R3)      :LOAD TRANSMITTER CONTROL
005052 011304      MOV      (R3),R4      :(R4)=ACTUAL DATA
                                :IN TRANSMITTER CONTROL REGISTER
005054 040204      BIC      R2,R4        :CLEAR UNWANTED BITS
005056 020504      CMP      R5,R4        :ARE EXPECTED AND RECEIVED VALUES THE SAME ?
005060 001401      BEQ      15           :TRANSMITTER CONTROL REGISTER DATA ERROR
005062 104003      HLT      3            :CLEAR BITS SET
005064 040513      BIC      R5,(R3)      :IN TRANSMITTER CONTROL REGISTER
                                :READ TRANSMITTER CONTROL REGISTER
005066 011304      MOV      (R3),R4      :CLEAR UNWANTED BITS
005070 040204      BIC      R2,R4        :R5)=EXPECTED CONTENTS
005072 005005      CLR      R5           :OF TRANSMITTER CONTROL REGISTER, 0
                                :WAS TRANSMITTER CONTROL CLEARED
005074 020504      CMP      R5,R4
005076 001401      BEQ      25
005080 104003      HLT      3            :TRANSMITTER CONTROL REGISTER DATA ERROR
005102 104400      SCOPE              :CHECK FOR ITERATIONS, LOOP

                                :TRANSMITTER CONTROL REGISTER READ/WRITE TEST
                                :SET BIT7, VERIFY BIT7 WAS SET
                                :CLEAR BIT7, VERIFY BIT7 WAS CLEARED

```

: TEST 31

```

005104 012737 000031 001226  *STG1: MOV      #31,TSTNO
005112 012737 005170 001216      MOV      #CHKBA2,NEXT
005120 013703 001364      MOV      DQTCR,R3      :LOAD R3 WITH ADDRESS
                                :OF TRANSMITTER CONTROL REGISTER
005124 012702 001400      MOV      #1400,R2      :LOAD R2 WITH 1400
                                :TO CLEAR UNWANTED BITS
005130 012705 000200      MOV      #BIT7,R5      :TRANSMITTER CONTROL REGISTER WILL
                                :BE SET TO BIT7
005134 010513      MOV      R5,(R3)      :LOAD TRANSMITTER CONTROL
005136 011304      MOV      (R3),R4      :(R4)=ACTUAL DATA
                                :IN TRANSMITTER CONTROL REGISTER
005140 040204      BIC      R2,R4        :CLEAR UNWANTED BITS
005142 020504      CMP      R5,R4        :ARE EXPECTED AND RECEIVED VALUES THE SAME ?
005144 001401      BEQ      15           :TRANSMITTER CONTROL REGISTER DATA ERROR
005146 104003      HLT      3            :CLEAR BITS SET
005150 040513      BIC      R5,(R3)      :IN TRANSMITTER CONTROL REGISTER
                                :READ TRANSMITTER CONTROL REGISTER
005152 011304      MOV      (R3),R4      :CLEAR UNWANTED BITS
005154 040204      BIC      R2,R4        :R5)=EXPECTED CONTENTS
005156 005005      CLR      R5           :OF TRANSMITTER CONTROL REGISTER, 0
                                :WAS TRANSMITTER CONTROL CLEARED
005160 020504      CMP      R5,R4
005162 001401      BEQ      25
005164 104003      HLT      3            :TRANSMITTER CONTROL REGISTER DATA ERROR
005166 104400      SCOPE              :CHECK FOR ITERATIONS, LOOP

```

: IF DATASET CONTROL OPTION IS INSTALLED,
: TEST 32 AND TEST 33 WILL BE EXECUTED

005170 032737 010000 001510 CHKBA2: BIT #BABIT,DQSTAT

005176 001002
005200 000137 005626

BNE .+6
JMP CHKBA3

: TRANSMITTER CONTROL REGISTER READ/WRITE TEST
: SET BITS IN TRANSMITTER CONTROL REGISTER
: VERIFY THAT BIT8, BIT 10 AND BIT11 ARE SET
: CLEAR BITS
: VERIFY THAT BIT8, BIT 10 AND BIT11 WERE CLEARED

: TEST 32

:*****

005204 012737 000032 00:226
005212 012737 005366 001216
005220 013703 001364
005224 012705 000400
005230 010513
005232 112777 000012 174130
005240 012777 000002 174124
005246 005277 174120
005252 005277 174114
005256 004737 005524
005262 011304
005264 032737 040000 001510
005272 001404
005274 052705 006000
005300 052705 100000

TST32: MOV #32, TSTNO
MOV #TST33, NEXT
MOV DQTCR, R3
MOV #BIT8, R5
MOV R5, (R3)
MOVB #12, DQREG
MOV #2, DQSEC
INC DQSEC
DEC DQSEC
JSR PC, DELAY
MOV (R3), R4
BIT #JUMBIT, DQSTAT
BEQ .+12
BIS #BIT10+BIT11, R5
BIS #BIT15, R5

: ADDRESS OF TRANSMITTER CONTROL REGISTER
: (R5)=BIT8
: LOAD TRANSMITTER CONTROL REGISTER
: TRY TO SEL MISC REGISTER
: TRY TO SET AUTO/STEP
: CLOCK UP!!
: CLOCK DN!!
: DELAY FOR REAL CABLE.
: READ TRANSMITTER CONTROL REGISTER
: IS TEST JUMPER INSTALLED
: BR IF NO JUMPER
: EXPECT BIT8, BIT 10 AND BIT11
: ADJUST EXPECTED RESULTS.
: FOR DATA SET INTR
: ARE EXPECTED AND RECEIVED DATA THE SAME ?

005304 020504
005306 001401
005310 104003
005312 042713 000400
005316 112777 000012 174044
005324 012777 000002 174040
005332 005277 174034
005336 005377 174030
005342 004737 005524
005346 011304
005350 042704 100000
005354 005005
005356 020504
005360 001401
005362 104003
005364 104400

13: BIC #BIT8, (R3)
MOVB #12, DQREG
MOV #2, DQSEC
INC DQSEC
DEC DQSEC
JSR PC, DELAY
MOV (R3), R4
BIC #BIT15, R4
CLR R5
CMP R5, R4
BEQ 25
HLT 3
23: SCOPE

: TRANSMITTER CONTROL REGISTER DATA ERROR
: CLEAR BIT8
: TRY AND SELECT THE MISC REG
: TRY AND SET AUTO/STEP TO STEP
: SET CLOCK UP!
: CLOCK DOWN!
: DELAY.
: READ TRANSMITTER CONTROL REGISTER
: IGNORE BIT 15 FOR NOW.
: EXPECT 0
: WAS TRANSMITTER CONTROL REGISTER CLEARED
: BR IF GOOD
: TRANSMITTER CONTROL REGISTER DATA ERROR
: CHECK FOR ITERATIONS, LOOP

: TRANSMITTER CONTROL REGISTER READ/WRITE TEST
: SET BIT9 IN TRANSMITTER CONTROL REGISTER
: VERIFY THAT BIT9, BIT12 AND BIT13 ARE SET
: CLEAR BIT9
: VERIFY THAT BIT9, BIT12 AND BIT13 WERE CLEARED

: TEST 33

:*****

005366 012737 000033 00:226
005374 012737 005540 001216
005402 013703 001364
005406 012705 001000

TST33: MOV #33, TSTNO
MOV #TST34, NEXT
MOV DQTCR, R3
MOV #BIT9, R5

: ADDRESS OF TRANSMITTER CONTROL REGISTER
: (R5)=BIT9

```

2113 005412 010513      MOV      R5,(R3)      ;LOAD TRANSMITTER CONTROL REGISTER
2114 005414 004737 005524 JSR      PC,DELAY    ;DELAY FOR REAL CABLE.
2115 005420 011304      MOV      (R3),R4     ;READ TRANSMITTER CONTROL REGISTER
2116 005422 032737 040000 001510 BIT      #JUMBIT,DQSTAT ;IS TEST JUMPER INSTALLED
2117 005430 001404      BEQ     .+12        ;BR IF NO JUMPER
2118 005432 052705 030000      BIS      #BIT12+BIT13,R5 ;EXPECT BIT9,BIT12 AND BIT13
2119 005436 052705 100000      BIS      #BIT15,R5    ;ADJUST EXPECTED RESULTS.
2120                                ;FOR DATA SET INTR
2121                                ;ARE EXPECTED AND RECEIVED DATA THE SAME ?
2122 005442 020504      CMP      R5,R4
2123 005444 001401      BEQ     1$
2124 005446 104003      HLT     3
2125 005450 042713 001000 15:      BIC      #BIT9,(R3)   ;TRANSMITTER CONTROL REGISTER DATA ERROR
2126 005454 112777 000012 173706 MOVB     #12,DQREG    ;CLEAR BIT9
2127 005462 012777 000002 173702 MOV      #2,DQSEC    ;TRY AND SELECT THE MISC REG
2128 005470 005277 173676      INC     DQSEC       ;TRY AND SET AUTO/STEP TO STEP
2129 005474 005377 173672      DEC     DQSEC       ;SET CLOCK UP!
2130 005500 004737 005524      JSR     PC,DELAY    ;CLOCK DOWN!
2131 005504 011304      MOV      (R3),R4     ;DELAY.
2132 005506 042704 100000      BIC      #BIT15,R4   ;READ TRANSMITTER CONTROL REGISTER
2133 005512 005005      CLR     R5          ;IGNORE BIT 15 FOR NOW.
2134 005514 020504      CMP      R5,R4     ;EXPECT 0
2135 005516 001401      BEQ     2$         ;WAS TRANSMITTER CONTROL REGISTER CLEARED
2136 005520 104003      HLT     3          ;BR IF GOOD
2137 005522 104400 25:      SCOPE   ;TRANSMITTER CONTROL REGISTER DATA ERROR
2138 005524 010046 DELAY:  MOV     RO,-(SP)   ;CHECK FOR ITERATIONS. LOOP
2139 005526 005000      CLR     RO         ;SAVE RO ON THE STACK
2140 005530 105200      INCB   RO         ;ZERO RO
2141 005532 100376      BPL    .-2        ;DELAY.
2142 005534 012602      MOV     (SP)+,RO   ;DONE YET?
2143 005536 000207      RTS     PC        ;RESTORE RO
2144                                ;RETURN.

```

;READ WRITE TEST OF BIT 15 OF TRANSMITTER CSR.
;SET BIT 15 VERIFY SET; CLEAR BIT 15 VERIFY CLEARED.

: TEST 34

```

2145 005540 012737 000034 001226 TST34: MOV     #34,TSTNO
2146 005546 012737 005626 001216 MOV     #CHKBA3,NEXT
2147 005554 013703 001364      MOV     DQCSR,R3    ;GET TX CSR
2148 005560 005005      CLR     R5          ;CLR TX CSR
2149 005562 005013      CLR     (R3)       ;DO IT AGAIN.
2150 005564 005013      CLR     (R3)       ;READ TX CSR
2151 005566 011304      MOV     (R3),R4
2152 005570 001401      BEQ     1$
2153 005572 104003      HLT     3          ;TX CSR NOT ZERO.
2154 005574 052705 100000 15:      BIS     #BIT15,R5   ;SET EXPECTED.
2155 005600 010513      MOV     R5,(R3)    ;SET BIT 15
2156 005602 011304      MO     (R3),R4     ;READ CSR.
2157 005604 020504      CMP     R5,R4     ;EXPECTED=RECEIVED?
2158 005606 001401      BEQ     2$
2159 005610 104003      HLT     3          ;TRANSMITTER DATA ERROR.
2160 005612 005005 25:      CLR     R5          ;SET EXPECTED
2161 005614 010513      MOV     R5,(R3)    ;CLEAR BIT 15
2162 005616 011304      MOV     (R3),R4     ;READ CSR
2163 005620 001401      BEQ     .+4
2164 005622 104003      HLT     3          ;TX CSR NOT ZERO

```

F04

```

2169 005624 104400 SCOPE
2170
2171 : IF DATASET CONTROL OPTION IS NOT INSTALLED,
2172 : TEST 35 WILL BE EXECUTED
2173
2174 005626 032737 010000 001510 CHKBA3: BIT #BABIT.DQSTAT
2175 005634 001017 SNE TST36
2176
2177 : IF DATASET CONTROL OPTION IS NOT INSTALLED,
2178 : THE WHOLE UPPER BYTE OF THE TX CSR SHOULD BE
2179 : EQUAL TO ZERO.
2180
2181 ; TEST 35
2182 :*****
2183 TST35: MOV #35,TSTNO
2184 MOV #TST36,NEXT
2185 MOV DQTCR,R3 :LOAD REG
2186 CLR R5 :SET EXPECTED.
2187 MOV #177400,(R3) :SET UPPER BYTE TO ALL 1'S
2188 MOV (R3),R4 :READ IT BACK.
2189 BEQ +4
2190 HLT 3 :TRANSMITTER CSR NOT ZERO.
2191 IS: SCOPE
2192
2193 :ERROR REGISTER READ/WRITE TEST
2194 :SET BIT0, VERIFY BIT0 AND BIT15 WERE SET
2195 :CLEAR BIT0, VERIFY BIT0 AND BIT15 WERE CLEARED
2196
2197 ; TEST 36
2198 :*****
2199 TST36: MOV #36,TSTNO
2200 MOV #TST37,NEXT
2201 MOV DQERR,R3 :LOAD R3 WITH ADDRESS
2202 :OF ERROR REGISTER
2203 MOV #60000,R2 :LOAD R2 WITH 60000
2204 :TO CLEAR UNWANTED BITS
2205 MOV #BIT0,R5 :ERROR REGISTER WILL
2206 :BE SET TO BIT0
2207 MOV R5,(R3) :LOAD ERROR
2208 MOV (R3),R4 : (R4)=ACTUAL DATA
2209 :IN ERROR REGISTER
2210 BIS #BIT15,R5 :EXPECT BIT15 TO BE SET ALSO
2211 BIC R2,R4 :CLEAR UNWANTED BITS
2212 CMP R5,R4 :ARE EXPECTED AND RECEIVED VALUES THE SAME ?
2213 BEQ IS
2214 HLT 4 :ERROR REGISTER DATA ERROR
2215 IS: BIC R5,(R3) :CLEAR BITS SET
2216 :IN ERROR REGISTER
2217 MOV (R3),R4 :READ ERROR REGISTER
2218 BIC R2,R4 :CLEAR UNWANTED BITS
2219 CLR R5 : (R5)=EXPECTED CONTENTS
2220 :OF ERROR REGISTER, 0
2221 :WAS ERROR CLEARED?
2222 CMP R5,R4
2223 BEQ 29
2224 HLT 4 :ERROR REGISTER DATA ERROR
  
```

G04

```

2225 005762 104400 2$: SCOPE ;CHECK FOR ITERATIONS, LCCP
2226
2227 ;ERROR REGISTER READ/WRITE TEST
2228 ;SET BIT1, VERIFY BIT1 AND BIT15 WERE SET
2229 ;CLEAR BIT1, VERIFY BIT1 AND BIT15 WERE CLEARED
2230
2231 ; TEST 37
2232 ;*****
2233 005764 012737 000037 001226 †TST37: MOV #37,TSTNO
2234 005772 012737 006054 001216 MOV #TST40,NEXT
2235 006000 013703 001366 MOV DQERR,R3 ;LOAD R3 WITH ADDRESS
2236 ;OF ERROR REGISTER
2237 006004 012702 060000 MOV #60000,R2 ;LOAD R2 WITH 60000
2238 ;TO CLEAR UNWANTED BITS
2239 006010 012705 000002 MOV #BIT1,R5 ;ERROR REGISTER WILL
2240 ;BE SET TO BIT1
2241 006014 010513 MOV R5,(R3) ;LOAD ERROR
2242 006016 011304 MOV (R3),R4 ;(R4)=ACTUAL DATA
2243 ;IN ERROR REGISTER
2244 006020 052705 100000 BIS #BIT15,R5 ;EXPECT BIT15 TO BE SET ALSO
2245 006024 040204 BIC R2,R4 ;CLEAR UNWANTED BITS
2246 006026 020504 CMP R5,R4 ;ARE EXPECTED AND RECEIVED VALUES THE SAME ?
2247 006030 001401 BEQ 1$
2248 006032 104004 HLT 4 ;ERROR REGISTER DATA ERROR
2249 006034 040513 1$: BIC R5,(R3) ;CLEAR BITS SET
2250 ;IN ERROR REGISTER
2251 006036 011304 MOV (R3),R4 ;READ ERROR REGISTER
2252 006040 040204 BIC R2,R4 ;CLEAR UNWANTED BITS
2253 006042 005005 CLR R5 ;(R5)=EXPECTED CONTENTS
2254 ;OF ERROR REGISTER, 0
2255 006044 020504 CMP R5,R4 ;WAS ERROR CLEARED
2256 006046 001401 BEQ 2$
2257 006050 104004 HLT 4 ;ERROR REGISTER DATA ERROR
2258 006052 104400 2$: SCOPE ;CHECK FOR ITERATIONS, LOOP
2259
2260 ;ERROR REGISTER READ/WRITE TEST
2261 ;SET BIT2, VERIFY BIT2 AND BIT15 WERE SET
2262 ;CLEAR BIT2, VERIFY BIT2 AND BIT15 WERE CLEARED
2263
2264 ; TEST 40
2265 ;*****
2266 006054 012737 000040 001226 †TST40: MOV #40,TSTNO
2267 006062 012737 006144 001216 MOV #TST41,NEXT
2268 006070 013703 001366 MOV DQERR,R3 ;LOAD R3 WITH ADDRESS
2269 ;OF ERROR REGISTER
2270 006074 012702 060000 MOV #60000,R2 ;LOAD R2 WITH 60000
2271 ;TO CLEAR UNWANTED BITS
2272 006100 012705 000004 MOV #BIT2,R5 ;ERROR REGISTER WILL
2273 ;BE SET TO BIT2
2274 006104 010513 MOV R5,(R3) ;LOAD ERROR
2275 006106 011304 MOV (R3),R4 ;(R4)=ACTUAL DATA
2276 ;IN ERROR REGISTER
2277 006110 052705 100000 BIS #BIT15,R5 ;EXPECT BIT15 TO BE SET ALSO
2278 006114 040204 BIC R2,R4 ;CLEAR UNWANTED BITS
2279 006116 020504 CMP R5,R4 ;ARE EXPECTED AND RECEIVED VALUES THE SAME ?
2280 006120 001401 BEQ 1$

```

H04

DZDQA MACY11 27(732) 24-SEP-75 10:03 PAGE 47
 DZDQAB.P11 ERROR REGISTER READ/WRITE TESTS.

```

2281 006122 104004          HLT      4          ;ERROR REGISTER DATA ERROR
2282 006124 040513      1$: BIC      R5,(R3)      ;CLEAR BITS SET
2283                                     ;IN ERROR REGISTER
2284 006126 011304          MOV      (R3),R4      ;READ ERROR REGISTER
2285 006130 040204          BIC      R2,R4        ;CLEAR UNWANTED BITS
2286 006132 005005          CLR      R5          ;(R5)=EXPECTED CONTENTS
2287                                     ;OF ERROR REGISTER, 0
2288 006134 020504          CMP      R5,R4        ;WAS ERROR CLEARED
2289 006136 001401          BEQ      2$          ;
2290 006140 104004          HLT      4          ;ERROR REGISTER DATA ERROR
2291 006142 104400      2$: SCOPE      ;CHECK FOR ITERATIONS, LOOP
2292                                     ;
2293                                     ;ERROR REGISTER READ/WRITE TEST
2294                                     ;SET BIT3, VERIFY BIT3 AND BIT15 WERE SET
2295                                     ;CLEAR BIT3, VERIFY BIT3 AND BIT15 WERE CLEARED
2296                                     ;
2297                                     ; TEST 41
2298                                     ;*****
2299 006144 012737 000041 001226 †TST41: MOV      #41,TSTNO
2300 006152 012737 006234 001216      MOV      #TST42,NEXT
2301 006160 013703 001366      MOV      DQERR,R3      ;LOAD R3 WITH ADDRESS
2302                                     ;OF ERROR REGISTER
2303 006164 012702 060000      MOV      #60000,R2     ;LOAD R2 WITH 60000
2304                                     ;TO CLEAR UNWANTED BITS
2305 006170 012705 000010      MOV      #BIT3,R5      ;ERROR REGISTER WILL
2306                                     ;BE SET TO BIT3
2307 006174 010513          MOV      R5,(R3)      ;LOAD ERROR
2308 006176 011304          MOV      (R3),R4      ;(R4)=ACTUAL DATA
2309                                     ;IN ERROR REGISTER
2310 006200 052705 100000      BIS      #BIT15,R5     ;EXPECT BIT15 TO BE SET ALSO
2311 006204 040204          BIC      R2,R4        ;CLEAR UNWANTED BITS
2312 006206 020504          CMP      R5,R4        ;ARE EXPECTED AND RECEIVED VALUES THE SAME ?
2313 006210 001401          BEQ      1$          ;
2314 006212 104004          HLT      4          ;ERROR REGISTER DATA ERROR
2315 006214 040513      1$: BIC      R5,(R3)      ;CLEAR BITS SET
2316                                     ;IN ERROR REGISTER
2317 006216 011304          MOV      (R3),R4      ;READ ERROR REGISTER
2318 006220 040204          BIC      R2,R4        ;CLEAR UNWANTED BITS
2319 006222 005005          CLR      R5          ;(R5)=EXPECTED CONTENTS
2320                                     ;OF ERROR REGISTER, 0
2321 006224 020504          CMP      R5,R4        ;WAS ERROR CLEARED
2322 006226 001401          BEQ      2$          ;
2323 006230 104004          HLT      4          ;ERROR REGISTER DATA ERROR
2324 006232 104400      2$: SCOPE      ;CHECK FOR ITERATIONS, LOOP
2325                                     ;
2326                                     ;ERROR REGISTER READ/WRITE TEST
2327                                     ;SET BIT4, VERIFY BIT4 AND BIT15 WERE SET
2328                                     ;CLEAR BIT4, VERIFY BIT4 AND BIT15 WERE CLEARED
2329                                     ;
2330                                     ; TEST 42
2331                                     ;*****
2332 006234 012737 000042 001226 †TST42: MOV      #42,TSTNO
2333 006242 012737 006324 001216      MOV      #TST43,NEXT
2334 006250 013703 001366      MOV      DQERR,R3      ;LOAD R3 WITH ADDRESS
2335                                     ;OF ERROR REGISTER
2336 006254 012702 060000      MOV      #60000,R2     ;LOAD R2 WITH 60000

```

```

2337
2338 006260 012705 000020      MOV      #BIT4,R5      ;TO CLEAR UNWANTED BITS
2339
2340 006264 010513      MOV      R5,(R3)      ;ERROR REGISTER WILL
2341 006266 011304      MOV      (R3),R4      ;BE SET TO BIT4
2342
2343 006270 052705 100000      BIS      #BIT15,R5    ;LOAD ERROR
2344 006274 040204      BIC      R2,R4        ;(R4)=ACTUAL DATA
2345 006276 020504      CMP      R5,R4        ;IN ERROR REGISTER
2346 006300 001401      BEQ      1$          ;EXPECT BIT15 TO BE SET ALSO
2347 006302 104004      HLT      4           ;CLEAR UNWANTED BITS
2348 006304 040513      1$: BIC      R5,(R3)    ;ARE EXPECTED AND RECEIVED VALUES THE SAME ?
2349
2350 006306 011304      MOV      (R3),R4      ;ERROR REGISTER DATA ERROR
2351 006310 040204      BIC      R2,R4        ;CLEAR BITS SET
2352 006312 005005      CLR      R5          ;IN ERROR REGISTER
2353
2354 006314 020504      CMP      R5,R4        ;READ ERROR REGISTER
2355 006316 001401      BEQ      2$          ;CLEAR UNWANTED BITS
2356 006320 104004      HLT      4           ;(R5)=EXPECTED CONTENTS
2357 006322 104400      2$: SCOPE           ;OF ERROR REGISTER, 0
2358
2359
2360
2361
2362
2363
2364
2365 006324 012737 000043 001226  ;TEST 43
2366 006332 012737 006414 001216  ;*****
2367 006340 013703 001366      TST43: MOV      #43,TSTNO
2368
2369 006344 012702 060000      MOV      #60000,R2   ;LOAD R3 WITH ADDRESS
2370
2371 006350 012705 000040      MOV      #BIT5,R5    ;OF ERROR REGISTER
2372
2373 006354 010513      MOV      R5,(R3)     ;LOAD R2 WITH 60000
2374 006356 011304      MOV      (R3),R4     ;TO CLEAR UNWANTED BITS
2375
2376 006360 052705 100000      BIS      #BIT15,R5    ;ERROR REGISTER WILL
2377 006364 040204      BIC      R2,R4        ;BE SET TO BITS
2378 006366 020504      CMP      R5,R4        ;LOAD ERROR
2379 006370 001401      BEQ      1$          ;(R4)=ACTUAL DATA
2380 006372 104004      HLT      4           ;IN ERROR REGISTER
2381 006374 040513      1$: BIC      R5,(R3)    ;EXPECT BIT15 TO BE SET ALSO
2382
2383 006376 011304      MOV      (R3),R4      ;CLEAR UNWANTED BITS
2384 006400 040204      BIC      R2,R4        ;ARE EXPECTED AND RECEIVED VALUES THE SAME ?
2385 006402 005005      CLR      R5          ;ERROR REGISTER DATA ERROR
2386
2387 006404 020504      CMP      R5,R4        ;CLEAR BITS SET
2388 006406 001401      BEQ      2$          ;IN ERROR REGISTER
2389 006410 104004      HLT      4           ;READ ERROR REGISTER
2390 006412 104400      2$: SCOPE           ;CLEAR UNWANTED BITS
2391
2392

```

;ERROR REGISTER READ/WRITE TEST

K04

```

2449 006556 011304      MOV      (R3),R4      ;READ ERROR REGISTER
2450 006560 040204      BIC      R2,R4        ;CLEAR UNWANTED BITS
2451 006562 005005      CLR      R5           ;(R5)=EXPECTED CONTENTS
2452                                     ;OF ERROR REGISTER, 0
2453 006564 020504      CMP      R5,R4        ;WAS ERROR CLEARED
2454 006566 001401      BEQ      2$          ;
2455 006570 104004      HLT      4           ;ERROR REGISTER DATA ERROR
2456 006572 104400      2$: SCOPE           ;CHECK FOR ITERATIONS, LOOP
2457
2458                                     ;ERROR REGISTER READ/WRITE TEST
2459                                     ;SET BIT8, VERIFY BIT8 WAS SET
2460                                     ;CLEAR BIT8, VERIFY BIT8 WAS CLEARED
2461
2462                                     ; TEST 46
2463                                     ;*****
2464 006574 012737 000046 001226  TST46: MOV      #46,TSTNO
2465 006602 012737 006660 001216  MOV      #TST47,NEXT
2466 006610 013703 001366  MOV      DQERR,R3      ;LOAD R3 WITH ADDRESS
2467                                     ;OF ERROR REGISTER
2468 006614 012702 060000  MOV      #60000,R2     ;LOAD R2 WITH 60000
2469                                     ;TO CLEAR UNWANTED BITS
2470 006620 012705 000400  MOV      #BIT8,R5      ;ERROR REGISTER WILL
2471                                     ;BE SET TO BIT8
2472 006624 010513  MOV      R5,(R3)       ;LOAD ERROR
2473 006626 011304  MOV      (R3),R4       ;(R4)=ACTUAL DATA
2474                                     ;IN ERROR REGISTER
2475 006630 040204  BIC      R2,R4         ;CLEAR UNWANTED BITS
2476 006632 020504  CMP      R5,R4         ;ARE EXPECTED AND RECEIVED VALUES THE SAME ?
2477 006634 001401  BEQ      1$          ;
2478 006636 104004  HLT      4           ;ERROR REGISTER DATA ERROR
2479 006640 040513  1$: BIC      R5,(R3)   ;CLEAR BITS SET
2480                                     ;IN ERROR REGISTER
2481 006642 011304  MOV      (R3),R4       ;READ ERROR REGISTER
2482 006644 040204  BIC      R2,R4         ;CLEAR UNWANTED BITS
2483 006646 005005  CLR      R5           ;(R5)=EXPECTED CONTENTS
2484                                     ;OF ERROR REGISTER, 0
2485 006650 020504  CMP      R5,R4        ;WAS ERROR CLEARED
2486 006652 001401  BEQ      2$          ;
2487 006654 104004  HLT      4           ;ERROR REGISTER DATA ERROR
2488 006656 104400  2$: SCOPE           ;CHECK FOR ITERATIONS, LOOP
2489
2490                                     ;ERROR REGISTER READ/WRITE TEST
2491                                     ;SET BIT9, VERIFY BIT9 WAS SET
2492                                     ;CLEAR BIT9, VERIFY BIT9 WAS CLEARED
2493
2494                                     ; TEST 47
2495                                     ;*****
2496 006660 012737 000047 001226  TST47: MOV      #47,TSTNO
2497 006666 012737 006744 001216  MOV      #TST50,NEXT
2498 006674 013703 001366  MOV      DQERR,R3      ;LOAD R3 WITH ADDRESS
2499                                     ;OF ERROR REGISTER
2500 006700 012702 060000  MOV      #60000,R2     ;LOAD R2 WITH 60000
2501                                     ;TO CLEAR UNWANTED BITS
2502 006704 012705 001000  MOV      #BIT9,R5      ;ERROR REGISTER WILL
2503                                     ;BE SET TO BIT9
2504 006710 010513  MOV      R5,(R3)       ;LOAD ERROR

```

```

2505 006712 011304      MOV      (R3),R4      ;(R4)=ACTUAL DATA
2506                                     ;IN ERROR REGISTER
2507 006714 040204      BIC      R2,R4      ;CLEAR UNWANTED BITS
2508 006716 020504      CMP      R5,R4      ;ARE EXPECTED AND RECEIVED VALUES THE SAME ?
2509 006720 001401      BEQ      1$
2510 006722 104004      HLT      4          ;ERROR REGISTER DATA ERROR
2511 006724 040513      1$:      BIC      R5,(R3)   ;CLEAR BITS SET
2512                                     ;IN ERROR REGISTER
2513 006726 011304      MOV      (R3),R4      ;READ ERROR REGISTER
2514 006730 040204      BIC      R2,R4      ;CLEAR UNWANTED BITS
2515 006732 005005      CLR      R5          ;(R5)=EXPECTED CONTENTS
2516                                     ;OF ERROR REGISTER, 0
2517 006734 020504      CMP      R5,R4      ;WAS ERROR CLEARED
2518 006736 001401      BEQ      2$
2519 006740 104004      HLT      4          ;ERROR REGISTER DATA ERROR
2520 006742 104400      2$:      SCOPE      ;CHECK FOR ITERATIONS, LOOP
2521
2522                                     ;ERROR REGISTER READ/WRITE TEST
2523                                     ;SET BIT10, VERIFY BIT10 WAS SET
2524                                     ;CLEAR BIT10, VERIFY BIT10 WAS CLEARED
2525
2526                                     ; TEST 50
2527                                     ;*****
2528 006744 012737 000050 001226  †TST50: MOV      #50,TSTNO
2529 006752 012737 007030 001216  MOV      #TST51,NEXT
2530 006760 013703 001366  MOV      DQERR,R3      ;LOAD R3 WITH ADDRESS
2531                                     ;OF ERROR REGISTER
2532 006764 012702 060000  MOV      #60000,R2     ;LOAD R2 WITH 60000
2533                                     ;TO CLEAR UNWANTED BITS
2534 006770 012705 002000  MOV      #BIT10,R5     ;ERROR REGISTER WILL
2535                                     ;BE SET TO BIT10
2536 006774 010513  MOV      R5,(R3)      ;LOAD ERROR
2537 006776 011304  MOV      (R3),R4      ;(R4)=ACTUAL DATA
2538                                     ;IN ERROR REGISTER
2539 007000 040204      BIC      R2,R4      ;CLEAR UNWANTED BITS
2540 007002 020504      CMP      R5,R4      ;ARE EXPECTED AND RECEIVED VALUES THE SAME ?
2541 007004 001401      BEQ      1$
2542 007006 104004      HLT      4          ;ERROR REGISTER DATA ERROR
2543 007010 040513      1$:      BIC      R5,(R3)   ;CLEAR BITS SET
2544                                     ;IN ERROR REGISTER
2545 007012 011304      MOV      (R3),R4      ;READ ERROR REGISTER
2546 007014 040204      BIC      R2,R4      ;CLEAR UNWANTED BITS
2547 007016 005005      CLR      R5          ;(R5)=EXPECTED CONTENTS
2548                                     ;OF ERROR REGISTER, 0
2549 007020 020504      CMP      R5,R4      ;WAS ERROR CLEARED
2550 007022 001401      BEQ      2$
2551 007024 104004      HLT      4          ;ERROR REGISTER DATA ERROR
2552 007026 104400      2$:      SCOPE      ;CHECK FOR ITERATIONS, LOOP
2553
2554                                     ;ERROR REGISTER READ/WRITE TEST
2555                                     ;SET BIT11, VERIFY BIT11 WAS SET
2556                                     ;CLEAR BIT11, VERIFY BIT11 WAS CLEARED
2557
2558                                     ; TEST 51
2559                                     ;*****
2560 007030 012737 000051 001226  †TST51: MOV      #51,TSTNO

```

M04

DZDQA MACY11 27(732) 24-SEP-76 10:03 PAGE 52
 DZDQAB.P11 ERROR REGISTER READ WRITE TESTS.

2561	007036	012737	007114	001216	MOV	#TST52,NEXT	
2562	007044	013703	001366		MOV	DQERR,R3	;LOAD R3 WITH ADDRESS
2563							;OF ERROR REGISTER
2564	007050	012702	060000		MOV	#60000,R2	;LOAD R2 WITH 60000
2565							;TO CLEAR UNWANTED BITS
2566	007054	012705	004000		MOV	#BIT11,R5	;ERROR REGISTER WILL
2567							;BE SET TO BIT11
2568	007060	010513			MOV	R5,(R3)	;LOAD ERROR
2569	007062	011304			MOV	(R3),R4	; (R4)=ACTUAL DATA
2570							;IN ERROR REGISTER
2571	007064	040204			BIC	R2,R4	;CLEAR UNWANTED BITS
2572	007066	020504			CMP	R5,R4	;ARE EXPECTED AND RECEIVED VALUES THE SAME ?
2573	007070	001401			BEQ	1\$	
2574	007072	104004			HLT	4	
2575	007074	040513		1\$:	BIC	R5,(R3)	;ERROR REGISTER DATA ERROR
2576							;CLEAR BITS SET
2577	007076	011304			MOV	(R3),R4	;IN ERROR REGISTER
2578	007100	040204			BIC	R2,R4	;READ ERROR REGISTER
2579	007102	005005			CLR	R5	;CLEAR UNWANTED BITS
2580							; (R5)=EXPECTED CONTENTS
2581	007104	020504			CMP	R5,R4	;OF ERROR REGISTER, 0
2582	007106	001401			BEQ	2\$;WAS ERROR CLEARED
2583	007110	104004			HLT	4	
2584	007112	104400		2\$:	SCOPE		;ERROR REGISTER DATA ERROR
							;CHECK FOR ITERATIONS, LOOP

2595
2596
2597
2598
2599
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640

007114 012737 000052 001226
007122 012737 007240 001216
007130 012737 007202 001220
007136 012700 000010
007142 012701 020016
007146 005003
007150 012105
007152 110377 172212
007156 010577 172210
007162 005203
007164 005300
007166 001370
007170 012700 000010
007174 012701 020016
007200 005003
007202 110377 172162
007206 017704 172160
007212 011105
007214 020504
007216 001401
007220 104005
007222 104401
007224 005203
007226 062701 000002
007232 005300
007234 001362
007236 104400

```

; IF CHARACTER DETECT AND BCC OPTIONS ARE OR ARE NOT
; INSTALLED, TEST 52 WILL BE EXECUTED

; SECONDARY REGISTER ADDRESSING TEST

; TEST 52
;*****
†ST52: MOV #52,TSTNO
MOV #OPT1,NEXT
MOV #2$,LOCK
MOV #10,RO
MOV #DATAB,R1
CLR R3 ;GET POINTER TO ADDRESS TEST DATA
;FIRST SECONDARY REGISTER=0
1$: MOV (R1)+,R5 ;GET DATA TO BE LOADE
MOV R3,ADQREG ;SELECTED SECONDARY REGISTER
MOV R5,ADQSEC ;LOAD SECONDARY REGISTER
INC R3 ;ADDRESS OF NEXT SECONDARY REGISTER
DEC RO ;CONTINUE IF NOT DONE
BNE 1$
MOV #10,RO
MOV #DATAB,R1 ;GET POINTER TO ADDRESS TEST DATA
CLR R3 ;FIRST SECONDARY REGISTER TO BE CHECKED
2$: MOV R3,ADQREG ;SELECT SECONDARY REGISTER
MOV ADQSEC,R4 ;READ SECONDARY REGISTER
MOV (R1),R5 ;GET TEST DATA
CMP R5,R4 ;CHECK DATA
BEQ 3$
HLT 5 ;SECONDARY REGISTER ADDRESSING ERROR
3$: SCOPE ;CHECK FOR LOOP ON CURENT ADDRESS
INC R3 ;UPDATE ADDRESS
ADD #2,R1 ;UPDATE REGISTER DATA POINTER
DEC RO ;CONTINUE IF NOT DONE
BNE 2$
4$: SCOPE ;CHECK FOR ITERATIONS, LOOP

; IF CHARACTER DETECT OPTION IS INSTALLED,
; TEST 53 WILL BE EXECUTED

OPT1: BIT #BBBIT,DQSTAT
BNE .+14
MOV #OPT2X,RETURN
JMP @RETURN

; SECONDARY REGISTER ADDRESSING TEST

; TEST 53
;*****
†ST53: MOV #53,TSTNO
MOV #EOPT1,NEXT
MOV #2$,LOCK
MOV #13,RO
MOV #DATAB,R1 ;GET POINTER TO ADDRESS TEST DATA
CLR R3 ;FIRST SECONDARY REGISTER=0
1$: MOV (R1)+,R5 ;GET DATA TO BE LOADE
```

```

172044      MOV      R3, @D0REG      ;SELECTED SECONDARY REGISTER
172042      MOV      R5, @D0SEC      ;LOAD SECONDARY REGISTER
                                ;ADDRESS OF NEXT SECONDARY REGISTER
                                ;CONTINUE IF NOT DONE
000015      MOV      #13, R0
020016      MOV      @DATA6, R1      ;GET POINTER TO ADDRESS TEST DATA
                                ;FIRST SECONDARY REGISTER TO BE CHECKED
25:        MCVB     R3, @D0REG      ;SELECT SECONDARY REGISTER
                                ;READ SECONDARY REGISTER
                                ;GET TEST DATA
                                ;CHECK DATA
                                ;SECONDARY REGISTER ADDRESSING ERROR
                                ;CHECK FOR LOOP ON CURENT ADDRESS
                                ;UPDATE ADDRESS
                                ;UPDATE REGISTER DATA POINTER
                                ;CONTINUE IF NOT DONE
000002      DEC      R0
                                ;CHECK FOR ITERATIONS, LOOP
45:        SCOPE
EOP1:      BIT      @ABBIT, @D0STAT
                                ;IF CHARACTER DETECT AND BCC OPTIONS ARE INSTALLED,
                                ;EXECUTE TEST 54
007554      MOV      @OPT2X, RETURN
171564      JMP      @RETURN

```

:IF CHARACTER DETECT AND BCC OPTIONS ARE INSTALLED,
:EXECUTE TEST 54

:SECONDARY REGISTER ADDRESSING TEST

```

: TEST 54
:*****
TST54:    MOV      #54, TSTNO
                                ;*****
                                ;GET POINTER TO ADDRESS TEST DATA
                                ;FIRST SECONDARY REGISTER=0
                                ;GET DATA TO BE LOADE
                                ;SELECTED SECONDARY REGISTER
                                ;LOAD SECONDARY REGISTER
                                ;ADDRESS OF NEXT SECONDARY REGISTER
                                ;CONTINUE IF NOT DONE
15:      MOV      (R1)+, R5
                                ;SECONDARY REGISTER ADDRESSING ERROR
                                ;CHECK FOR LOOP ON CURENT ADDRESS
                                ;UPDATE REGISTER DATA POINTER
                                ;CONTINUE IF NOT DONE
25:      MCVB     R3, @D0REG      ;SELECT SECONDARY REGISTER
                                ;READ SECONDARY REGISTER
                                ;GET TEST DATA
                                ;CHECK DATA
                                ;SECONDARY REGISTER ADDRESSING ERROR
                                ;CHECK FOR LOOP ON CURENT ADDRESS
35:      SCOPE

```

```

007543      012737 000054 001225
007544      012737 007554 001216
007545      012737 007516 001220
007546      012700 000020
007547      012701 020016
007548      005002
007549      012105
00754A      110377 171676
00754B      010577 171674
00754C      005203
00754D      005300
00754E      001370
00754F      012700 000020
007550      012701 020016
007551      005003
007552      110377 171646
007553      017704 171644
007554      011105
007555      020504
007556      001401
007557      104005
007558      104401

```

0200A MACY11 27(732) 24-SEP-75 10:03 PAGE 55
0200AB.P11 SECONDARY REGISTER ADDRESSING TESTS

007597	007540	005203		INC	R3
007598	007542	062701	000002	ADD	R2,R1
007599	007544	005300		DEC	R0
007600	007550	001362		CNE	R5
007601	007552	104400	45:	SCOFF	

```

:UPDATE ADDRESS
:UPDATE REGISTER DATA POINTER
:CONTINUE IF NOT DONE
:CHECK FOR ITERATIONS. LOOP

```

000000
000001
000002
000003
000004
000005
000006
000007
000008
000009
000010
000011
000012
000013
000014
000015
000016
000017
000018
000019
000020
000021
000022
000023
000024
000025
000026
000027
000028
000029
000030
000031
000032
000033
000034
000035
000036
000037
000038
000039
000040
000041
000042
000043
000044
000045
000046
000047
000048
000049
000050
000051
000052
000053
000054
000055
000056
000057
000058
000059
000060
000061
000062
000063
000064
000065
000066
000067
000068
000069
000070
000071
000072
000073
000074
000075
000076
000077
000078
000079
000080
000081
000082
000083
000084
000085
000086
000087
000088
000089
000090
000091
000092
000093
000094
000095
000096
000097
000098
000099
000100

```

007554          OPT24:
007554          :SECONDARY REGISTER READ/WRITE TEST
007554          :SET BIT0 IN SYNC REGISTER
007554          :VERIFY THAT BIT0 WAS SET
007554          :CLEAR BIT0
007554          :VERIFY THAT BIT0 WAS CLEARED

: TEST 55
*****
007554 012737 000055 001226 †TST55: MOV #55,TSTNO
007552 012737 007644 001216   MOV #TST55,NEXT
007573 012703 000011   MOV #11,R3
007574 110377 171570   MOV#B R3,JDQREG
007600 012705 000001   MOV #BIT0,R5
007604 010577 171562   MOV R5,JDQSEC
007610 017704 171556   MOV JDQSEC,R4
007614 020504   CMP R5,R4
007616 001401   BEQ 15
007620 104006   HLT 6
007622 040577 171544 15: BIC R5,JDQSEC
007626 017704 171540   MOV JDQSEC,R4
007632 005005   CLR R5
007634 020504   CMP R5,R4
007636 001401   BEQ 23
007640 104006   HLT 6
007642 104400 23: SCOPE
  
```

```

:SECONDARY REGISTER READ/WRITE TEST
:SET BIT0 IN SYNC REGISTER
:VERIFY THAT BIT0 WAS SET
:CLEAR BIT0
:VERIFY THAT BIT0 WAS CLEARED

: ADDRESS OF SECONDARY REGISTER
: SYNC
: SELECT SYNC REGISTER
: (R5)=BIT0
: SET BIT0 IN
: SYNC REGISTER
: (R4)=ACTUAL DATA IN
: SYNC REGISTER
: ARE EXPECTED AND RECEIVED DATA THE SAME ?
: BR IF GOOD
: SECONDARY REGISTER DATA ERROR
: CLEAR BIT0
: READ SYNC REGISTER
: EXPECT SYNC REGISTER
: TO CONTAIN 0
: ARE EXPECTED AND RECEIVED DATA THE SAME ?
: BR IF GOOD
: SECONDARY REGISTER DATA ERROR
: CHECK FOR ITERATIONS, LOOP

:SECONDARY REGISTER READ/WRITE TEST
:SET BIT1 IN SYNC REGISTER
:VERIFY THAT BIT1 WAS SET
:CLEAR BIT1
:VERIFY THAT BIT1 WAS CLEARED
  
```

```

: TEST 56
*****
007644 012737 000056 001226 †TST56: MOV #56,TSTNO
007652 012737 007734 001216   MOV #TST57,NEXT
007660 012703 000011   MOV #11,R3
007664 110377 171500   MOV#B R3,JDQREG
007670 012705 000002   MOV #BIT1,R5
007674 010577 171472   MOV R5,JDQSEC
007700 017704 171466   MOV JDQSEC,R4
007704 020504   CMP R5,R4
007706 001401   BEQ 15
007710 104006   HLT 6
007712 040577 171454 15: BIC R5,JDQSEC
007716 017704 171450   MOV JDQSEC,R4
007722 005005   CLR R5
  
```

```

: ADDRESS OF SECONDARY REGISTER
: SYNC
: SELECT SYNC REGISTER
: (R5)=BIT1
: SET BIT1 IN
: SYNC REGISTER
: (R4)=ACTUAL DATA IN
: SYNC REGISTER
: ARE EXPECTED AND RECEIVED DATA THE SAME ?
: BR IF GOOD
: SECONDARY REGISTER DATA ERROR
: CLEAR BIT1
: READ SYNC REGISTER
: EXPECT SYNC REGISTER
  
```


E05

```

2759
2760 007724 020504      CMP      R5,R4      :TO CONTAIN 0
2761 007726 001401      BEQ      25         :ARE EXPECTED AND RECEIVED DATA THE SAME ?
2762 007730 104006      HLT      6          :BR IF GOOD
2763 007732 104400      25:      SCOPE      :SECONDARY REGISTER DATA ERROR
                                     :CHECK FOR ITERATIONS, LOOP
2764
2765      :SECONDARY REGISTER READ/WRITE TEST
2766      :SET BIT2 IN SYNC REGISTER
2767      :VERIFY THAT BIT2 WAS SET
2768      :CLEAR BIT2
2769      :VERIFY THAT BIT2 WAS CLEARED
2770
2771      : TEST 57
2772      :*****
2773 007734 012737 000057 001226 †TST57: MOV      #57,TSTNO
2774 007742 012737 010024 001216      MOV      #TST60,NEXT
2775 007750 012703 000011      MOV      #11,R3      : ADDRESS OF SECONDARY REGISTER
2776                                     : SYNC
2777 007754 110377 171410      MOVB     R3,ADQREG    : SELECT SYNC REGISTER
2778 007760 012705 000004      MOV      #BIT2,R5     : (R5)=BIT2
2779 007764 010577 171402      MOV      R5,ADQSEC    : SET BIT2 IN
2780                                     : SYNC REGISTER
2781 007770 017704 171376      MOV      ADQSEC,R4    : (R4)=ACTUAL DATA IN
2782                                     : SYNC REGISTER
2783 007774 020504      CMP      R5,R4      :ARE EXPECTED AND RECEIVED DATA THE SAME ?
2784 007776 001401      BEQ      15         :BR IF GOOD
2785 010000 104006      HLT      6          :SECONDARY REGISTER DATA ERROR
2786 010002 040577 171364      15:      BIC      R5,ADQSEC    :CLEAR BIT2
2787 010006 017704 171360      MOV      ADQSEC,R4    :READ SYNC REGISTER
2788 010012 005005      CLR      R5         :EXPECT SYNC REGISTER
2789                                     :TO CONTAIN 0
2790 010014 020504      CMP      R5,R4      :ARE EXPECTED AND RECEIVED DATA THE SAME ?
2791 010016 001401      BEQ      25         :BR IF GOOD
2792 010020 104006      HLT      6          :SECONDARY REGISTER DATA ERROR
2793 010022 104400      25:      SCOPE      :CHECK FOR ITERATIONS, LOOP
2794
2795      :SECONDARY REGISTER READ/WRITE TEST
2796      :SET BIT3 IN SYNC REGISTER
2797      :VERIFY THAT BIT3 WAS SET
2798      :CLEAR BIT3
2799      :VERIFY THAT BIT3 WAS CLEARED
2800
2801      : TEST 60
2802      :*****
2803 010024 012737 000060 001226 †TST60: MOV      #60,TSTNO
2804 010032 012737 010114 001216      MOV      #TST61,NEXT
2805 010040 012703 000011      MOV      #11,R3      : ADDRESS OF SECONDARY REGISTER
2806                                     : SYNC
2807 010044 110377 171320      MOVB     R3,ADQREG    : SELECT SYNC REGISTER
2808 010050 012705 000010      MOV      #BIT3,R5     : (R5)=BIT3
2809 010054 010577 171312      MOV      R5,ADQSEC    : SET BIT3 IN
2810                                     : SYNC REGISTER
2811 010060 017704 171306      MOV      ADQSEC,R4    : (R4)=ACTUAL DATA IN
2812                                     : SYNC REGISTER
2813 010064 020504      CMP      R5,R4      :ARE EXPECTED AND RECEIVED DATA THE SAME ?
2814 010066 001401      BEQ      15         :BR IF GOOD

```

F05

```

2815 010070 104006          HLT      6          ;SECONDARY REGISTER DATA ERROR
2816 010072 040577 171274 18: BIC     R5,JDQSEC ;CLEAR BIT3
2817 010076 017704 171270     MOV     JDQSEC,R4 ;READ SYNC REGISTER
2818 010102 005005          CLR     R5          ;EXPECT SYNC REGISTER
2819                                ;TO CONTAIN 0
2820 010104 020504          CMP     R5,R4       ;ARE EXPECTED AND RECEIVED DATA THE SAME ?
2821 010106 001401          BEQ     28          ;BR IF GOOD
2822 010110 104006          HLT     6          ;SECONDARY REGISTER DATA ERROR
2823 010112 104400 28: SCOPE ;CHECK FOR ITERATIONS, LOOP
2824
2825 ;SECONDARY REGISTER READ/WRITE TEST
2826 ;SET BIT4 IN SYNC REGISTER
2827 ;VERIFY THAT BIT4 WAS SET
2828 ;CLEAR BIT4
2829 ;VERIFY THAT BIT4 WAS CLEARED
2830
2831 ; TEST 61
2832 ;*****
2833 010114 012737 000061 001226 †TST61: MOV     #61,TSTNO
2834 010122 012737 010204 001216     MOV     #TST62,NEXT
2835 010130 012703 000011     MOV     #11,R3          ;ADDRESS OF SECONDARY REGISTER
2836                                ;SYNC
2837 010134 110377 171230     MOVB    R3,JDQREG      ;SELECT SYNC REGISTER
2838 010140 012705 000020     MOV     #BIT4,R5       ;(R5)=BIT4
2839 010144 010577 171222     MOV     R5,JDQSEC      ;SET BIT4 IN
2840                                ;SYNC REGISTER
2841 010150 017704 171216     MOV     JDQSEC,R4      ;(R4)=ACTUAL DATA IN
2842                                ;SYNC REGISTER
2843 010154 020504          CMP     R5,R4       ;ARE EXPECTED AND RECEIVED DATA THE SAME ?
2844 010156 001401          BEQ     18          ;BR IF GOOD
2845 010160 104006          HLT     6          ;SECONDARY REGISTER DATA ERROR
2846 010162 040577 171204 18: BIC     R5,JDQSEC ;CLEAR BIT4
2847 010166 017704 171200     MOV     JDQSEC,R4      ;READ SYNC REGISTER
2848 010172 005005          CLR     R5          ;EXPECT SYNC REGISTER
2849                                ;TO CONTAIN 0
2850 010174 020504          CMP     R5,R4       ;ARE EXPECTED AND RECEIVED DATA THE SAME ?
2851 010176 001401          BEQ     28          ;BR IF GOOD
2852 010200 104006          HLT     6          ;SECONDARY REGISTER DATA ERROR
2853 010202 104400 28: SCOPE ;CHECK FOR ITERATIONS, LOOP
2854
2855 ;SECONDARY REGISTER READ WRITE TEST
2856 ;SET BITS IN SYNC REGISTER
2857 ;VERIFY THAT BITS WAS SET
2858 ;CLEAR BITS
2859 ;VERIFY THAT BITS WAS CLEARED
2860
2861 ; TEST 62
2862 ;*****
2863 010204 012737 000062 001226 †TST62: MOV     #62,TSTNO
2864 010212 012737 010274 001216     MOV     #TST63,NEXT
2865 010220 012703 000011     MOV     #11,R3          ;ADDRESS OF SECONDARY REGISTER
2866                                ;SYNC
2867 010224 110377 171140     MOVB    R3,JDQREG      ;SELECT SYNC REGISTER
2868 010230 012705 000040     MOV     #BITS,R5       ;(R5)=BITS
2869 010234 010577 171132     MOV     R5,JDQSEC      ;SET BITS IN
2870                                ;SYNC REGISTER

```

```

010240 017704 171126      MOV      200SEC,R4      ;(R4)=ACTUAL DATA IN
010244 020504      CMP      R5,R4        ;SYNC REGISTER
010246 001401      BEQ      1$          ;ARE EXPECTED AND RECEIVED DATA THE SAME ?
010250 104006      HLT      6           ;BR IF GOOD
010252 040577 171114      BIC      R5,200SEC    ;SECONDARY REGISTER DATA ERROR
010256 017704 171110      MOV      200SEC,R4    ;CLEAR BITS
010262 005005      CLR      R5          ;READ SYNC REGISTER
                                ;EXPECT SYNC REGISTER
                                ;TO CONTAIN 0
010264 020504      CMP      R5,R4        ;ARE EXPECTED AND RECEIVED DATA THE SAME ?
010266 001401      BEQ      2$          ;BR IF GOOD
010270 104006      HLT      6           ;SECONDARY REGISTER DATA ERROR
010272 104400      SCOPE                    ;CHECK FOR ITERATIONS, LOOP

```

```

;SECONDARY REGISTER READ/WRITE TEST
;SET BIT6 IN SYNC REGISTER
;VERIFY THAT BIT6 WAS SET
;CLEAR BIT6
;VERIFY THAT BIT6 WAS CLEARED

```

: TEST 63

```

010274 012737 000063 001226  †TST63: MOV      #63,TSTNO
010302 012737 010364 001216  MOV      #TST64,NEXT
010310 012703 000011      MOV      #11,R3      ;ADDRESS OF SECONDARY REGISTER
                                ;SYNC
010314 110377 171050      MOVB     R3,200REG    ;SELECT SYNC REGISTER
010320 012705 000100      MOV      #BIT6,R5     ;(R5)=BIT6
010324 010577 171042      MOV      R5,200SEC    ;SET BIT6 IN
                                ;SYNC REGISTER
010330 017704 171036      MOV      200SEC,R4    ;(R4)=ACTUAL DATA IN
                                ;SYNC REGISTER
010334 020504      CMP      R5,R4        ;ARE EXPECTED AND RECEIVED DATA THE SAME ?
010336 001401      BEQ      1$          ;BR IF GOOD
010340 104006      HLT      6           ;SECONDARY REGISTER DATA ERROR
010342 040577 171024      BIC      R5,200SEC    ;CLEAR BIT6
010346 017704 171020      MOV      200SEC,R4    ;READ SYNC REGISTER
010352 005005      CLR      R5          ;EXPECT SYNC REGISTER
                                ;TO CONTAIN 0
010354 020504      CMP      R5,R4        ;ARE EXPECTED AND RECEIVED DATA THE SAME ?
010356 001401      BEQ      2$          ;BR IF GOOD
010360 104006      HLT      6           ;SECONDARY REGISTER DATA ERROR
010362 104400      SCOPE                    ;CHECK FOR ITERATIONS, LOOP

```

```

;SECONDARY REGISTER READ/WRITE TEST
;SET BIT7 IN SYNC REGISTER
;VERIFY THAT BIT7 WAS SET
;CLEAR BIT7
;VERIFY THAT BIT7 WAS CLEARED

```

: TEST 64

```

010364 012737 000064 001226  †TST64: MOV      #64,TSTNO
010372 012737 010454 001216  MOV      #TST65,NEXT
010400 012703 000011      MOV      #11,R3      ;ADDRESS OF SECONDARY REGISTER
                                ;SYNC

```

H05

```

2927 010404 110377 170760      MOV      R3,JDQREG      ;SELECT SYNC REGISTER
2928 010410 012705 000200      MOV      #BIT7,R5      ;(R5)=BIT7
2929 010414 010577 170752      MOV      R5,JDQSEC     ;SET BIT7 IN
2930                               ;SYNC REGISTER
2931 010420 017704 170746      MOV      JDQSEC,R4     ;(R4)=ACTUAL DATA IN
2932                               ;SYNC REGISTER
2933 010424 020504             CMP      R5,R4         ;ARE EXPECTED AND RECEIVED DATA THE SAME ?
2934 010426 001401             BEQ      1$           ;BR IF GOOD
2935 010430 104006             HLT      6            ;SECONDARY REGISTER DATA ERROR
2936 010432 040577 170734      BIC      R5,JDQSEC     ;CLEAR BIT7
2937 010436 017704 170730      MOV      JDQSEC,R4     ;READ SYNC REGISTER
2938 010442 005005             CLR      R5           ;EXPECT SYNC REGISTER
2939                               ;TO CONTAIN 0
2940 010444 020504             CMP      R5,R4         ;ARE EXPECTED AND RECEIVED DATA THE SAME ?
2941 010446 001401             BEQ      2$           ;BR IF GOOD
2942 010450 104006             HLT      6            ;SECONDARY REGISTER DATA ERROR
2943 010452 104400             SCOPE              ;CHECK FOR ITERATIONS, LOCP
2944
2945                               ;SECONDARY REGISTER READ/WRITE TEST
2946                               ;SET BIT8 IN SYNC REGISTER
2947                               ;VERIFY THAT BIT8 WAS SET
2948                               ;CLEAR BIT8
2949                               ;VERIFY THAT BIT8 WAS CLEARED
2950
2951 : TEST 65
2952 :*****
2953 010454 012737 000065 001226  †ST65: MOV      #65,TSTNO
2954 010462 012737 010544 001216      MOV      #TST66,NEXT
2955 010470 012703 000011      MOV      #11,R3       ;ADDRESS OF SECONDARY REGISTER
2956                               ;SYNC
2957 010474 110377 170670      MOV      R3,JDQREG     ;SELECT SYNC REGISTER
2958 010500 012705 000400      MOV      #BIT8,R5     ;(R5)=BIT8
2959 010504 010577 170662      MOV      R5,JDQSEC     ;SET BIT8 IN
2960                               ;SYNC REGISTER
2961 010510 017704 170656      MOV      JDQSEC,R4     ;(R4)=ACTUAL DATA IN
2962                               ;SYNC REGISTER
2963 010514 020504             CMP      R5,R4         ;ARE EXPECTED AND RECEIVED DATA THE SAME ?
2964 010516 001401             BEQ      1$           ;BR IF GOOD
2965 010520 104006             HLT      6            ;SECONDARY REGISTER DATA ERROR
2966 010522 040577 170644      BIC      R5,JDQSEC     ;CLEAR BIT8
2967 010526 017704 170640      MOV      JDQSEC,R4     ;READ SYNC REGISTER
2968 010532 005005             CLR      R5           ;EXPECT SYNC REGISTER
2969                               ;TO CONTAIN 0
2970 010534 020504             CMP      R5,R4         ;ARE EXPECTED AND RECEIVED DATA THE SAME ?
2971 010536 001401             BEQ      2$           ;BR IF GOOD
2972 010540 104006             HLT      6            ;SECONDARY REGISTER DATA ERROR
2973 010542 104400             SCOPE              ;CHECK FOR ITERATIONS, LOOP
2974
2975                               ;SECONDARY REGISTER READ/WRITE TEST
2976                               ;SET BIT9 IN SYNC REGISTER
2977                               ;VERIFY THAT BIT9 WAS SET
2978                               ;CLEAR BIT9
2979                               ;VERIFY THAT BIT9 WAS CLEARED
2980
2981 : TEST 66
2982 :*****

```

```

2983 010544 012737 000066 001226 TST66: MOV #66,TSTNO
2984 010552 012737 010634 001216 MOV #TST67,NEXT
2985 010560 012703 000011 MOV #11,R3 ;ADDRESS OF SECONDARY REGISTER
2986 ;SYNC
2987 010564 110377 170600 MOV#B R3,ADQREG ;SELECT SYNC REGISTER
2988 010570 012705 001000 MOV #BIT9,R5 ;(R5)=BIT9
2989 010574 010577 170572 MOV R5,ADQSEC ;SET BIT9 IN
2990 ;SYNC REGISTER
2991 010600 017704 170566 MOV ADQSEC,R4 ;(R4)=ACTUAL DATA IN
2992 ;SYNC REGISTER
2993 010604 020504 CMP R5,R4 ;ARE EXPECTED AND RECEIVED DATA THE SAME ?
2994 010606 001401 BEQ 1$ ;BR IF GOOD
2995 010610 104006 HLT 6 ;SECONDARY REGISTER DATA ERROR
2996 010612 040577 170554 1$: BIC R5,ADQSEC ;CLEAR BIT9
2997 010616 017704 170550 MOV ADQSEC,R4 ;READ SYNC REGISTER
2998 010622 005005 CLR R5 ;EXPECT SYNC REGISTER
2999 ;TO CONTAIN 0
3000 010624 020504 CMP R5,R4 ;ARE EXPECTED AND RECEIVED DATA THE SAME ?
3001 010626 001401 BEQ 2$ ;BR IF GOOD
3002 010630 104006 HLT 6 ;SECONDARY REGISTER DATA ERROR
3003 010632 104400 2$: SCOPE ;CHECK FOR ITERATIONS, LOOP
3004
3005 ;SECONDARY REGISTER READ/WRITE TEST
3006 ;SET BIT10 IN SYNC REGISTER
3007 ;VERIFY THAT BIT10 WAS SET
3008 ;CLEAR BIT10
3009 ;VERIFY THAT BIT10 WAS CLEARED
3010
3011 ; TEST 67
3012 ;*****
3013 010634 012737 000067 001226 TST67: MOV #67,TSTNO
3014 010642 012737 010724 001216 MOV #TST70,NEXT
3015 010650 012703 000011 MOV #11,R3 ;ADDRESS OF SECONDARY REGISTER
3016 ;SYNC
3017 010654 110377 170510 MOV#B R3,ADQREG ;SELECT SYNC REGISTER
3018 010660 012705 002000 MOV #BIT10,R5 ;(R5)=BIT10
3019 010664 010577 170502 MOV R5,ADQSEC ;SET BIT10 IN
3020 ;SYNC REGISTER
3021 010670 017704 170476 MOV ADQSEC,R4 ;(R4)=ACTUAL DATA IN
3022 ;SYNC REGISTER
3023 010674 020504 CMP R5,R4 ;ARE EXPECTED AND RECEIVED DATA THE SAME ?
3024 010676 001401 BEQ 1$ ;BR IF GOOD
3025 010700 104006 HLT 6 ;SECONDARY REGISTER DATA ERROR
3026 010702 040577 170464 1$: BIC R5,ADQSEC ;CLEAR BIT10
3027 010706 017704 170460 MOV ADQSEC,R4 ;READ SYNC REGISTER
3028 010712 005005 CLR R5 ;EXPECT SYNC REGISTER
3029 ;TO CONTAIN 0
3030 010714 020504 CMP R5,R4 ;ARE EXPECTED AND RECEIVED DATA THE SAME ?
3031 010716 001401 BEQ 2$ ;BR IF GOOD
3032 010720 104006 HLT 6 ;SECONDARY REGISTER DATA ERROR
3033 010722 104400 2$: SCOPE ;CHECK FOR ITERATIONS, LOOP
3034
3035 ;SECONDARY REGISTER READ/WRITE TEST
3036 ;SET BIT11 IN SYNC REGISTER
3037 ;VERIFY THAT BIT11 WAS SET
3038 ;CLEAR BIT11

```


K05

DZDQA MACY11 27(732) 24-SEP-75 10:03 PAGE 63
 DZDQAB.P11 SYNC REGISTER READ WRITE TESTS.

```

3095                                     :SECONDARY REGISTER READ/WRITE TEST
3096                                     :SET BIT13 IN SYNC REGISTER
3097                                     :VERIFY THAT BIT13 WAS SET
3098                                     :CLEAR BIT13
3099                                     :VERIFY THAT BIT13 WAS CLEARED
3100
3101                                     : TEST 72
3102                                     :*****
3103 011104 012737 000072 001226 †TST72: MC      #72,TSTNO
3104 011112 012737 011174 001216      MOV      #TST73,NEXT
3105 011120 012703 000011              MOV      #11,R3                                     ;ADDRESS OF SECONDARY REGISTER
3106                                     ;SYNC
3107 011124 110377 170240              MOVVB   R3,ADQREG                                     ;SELECT SYNC REGISTER
3108 011130 012705 020000              MOV      #BIT13,R5                                  ;(R5)=BIT13
3109 011134 010577 170232              MOV      R5,ADQSEC                                  ;SET BIT13 IN
3110                                     ;SYNC REGISTER
3111 011140 017704 170226              MOV      ADQSEC,R4                                  ;(R4)=ACTUAL DATA IN
3112                                     ;SYNC REGISTER
3113 011144 020504                    CMP      R5,R4                                     ;ARE EXPECTED AND RECEIVED DATA THE SAME ?
3114 011146 001401                    BEQ     1$                                         ;BR IF GOOD
3115 011150 104006                    HLT     6                                         ;SECONDARY REGISTER DATA ERROR
3116 011152 040577 170214 1$:      BIC     R5,ADQSEC                                  ;CLEAR BIT13
3117 011156 017704 170210              MOV      ADQSEC,R4                                  ;READ SYNC REGISTER
3118 011162 005005                    CLR     R5                                         ;EXPECT SYNC REGISTER
3119                                     ;TO CONTAIN 0
3120 011164 020504                    CMP      R5,R4                                     ;ARE EXPECTED AND RECEIVED DATA THE SAME ?
3121 011166 001401                    BEQ     2$                                         ;BR IF GOOD
3122 011170 104006                    HLT     6                                         ;SECONDARY REGISTER DATA ERROR
3123 011172 104400 2$:      SCOPE                                     ;CHECK FOR ITERATIONS, LOOP
3124
3125                                     ;SECONDARY REGISTER READ/WRITE TEST
3126                                     ;SET BIT14 IN SYNC REGISTER
3127                                     ;VERIFY THAT BIT14 WAS SET
3128                                     ;CLEAR BIT14
3129                                     ;VERIFY THAT BIT14 WAS CLEARED
3130
3131                                     : TEST 73
3132                                     :*****
3133 011174 012737 000073 001226 †TST73: MOV      #73,TSTNO
3134 011202 012737 011264 001216      MOV      #TST74,NEXT
3135 011210 012703 000011              MOV      #11,R3                                     ;ADDRESS OF SECONDARY REGISTER
3136                                     ;SYNC
3137 011214 110377 170150              MOVVB   R3,ADQREG                                     ;SELECT SYNC REGISTER
3138 011220 012705 040000              MOV      #BIT14,R5                                  ;(R5)=BIT14
3139 011224 010577 170142              MOV      R5,ADQSEC                                  ;SET BIT14 IN
3140                                     ;SYNC REGISTER
3141 011230 017704 170136              MOV      ADQSEC,R4                                  ;(R4)=ACTUAL DATA IN
3142                                     ;SYNC REGISTER
3143 011234 020504                    CMP      R5,R4                                     ;ARE EXPECTED AND RECEIVED DATA THE SAME ?
3144 011236 001401                    BEQ     1$                                         ;BR IF GOOD
3145 011240 104006                    HLT     6                                         ;SECONDARY REGISTER DATA ERROR
3146 011242 040577 170124 1$:      BIC     R5,ADQSEC                                  ;CLEAR BIT14
3147 011246 017704 170120              MOV      ADQSEC,R4                                  ;READ SYNC REGISTER
3148 011252 005005                    CLR     R5                                         ;EXPECT SYNC REGISTER
3149                                     ;TO CONTAIN 0
3150 011254 020504                    CMP      R5,R4                                     ;ARE EXPECTED AND RECEIVED DATA THE SAME ?

```

```

3151 011256 001401          BEQ      2$          ;BR IF GOOD
3152 011250 104006          HLT      6           ;SECONDARY REGISTER DATA ERROR
3153 011262 104400          2$: SCOPE          ;CHECK FOR ITERATIONS, LOOP
3154
3155          ;SECONDARY REGISTER READ/WRITE TEST
3156          ;SET BIT15 IN SYNC REGISTER
3157          ;VERIFY THAT BIT15 WAS SET
3158          ;CLEAR BIT15
3159          ;VERIFY THAT BIT15 WAS CLEARED
3160
3161          ; TEST 74
3162          ;*****
3163 011264 012737 000074 001226  TST74: MOV      #74,ISTNO
3164 011272 012737 011354 001216  MOV      #TST75,NEXT
3165 011300 012703 000011          MOV      #11,R3          ;ADDRESS OF SECONDARY REGISTER
3166          ;SYNC
3167 011304 110377 170060          MOVB    R3,ADQREG      ;SELECT SYNC REGISTER
3168 011310 012705 100000          MOV      #BIT15,R5    ;(R5)=BIT15
3169 011314 010577 170052          MOV      R5,ADQSEC    ;SET BIT15 IN
3170          ;SYNC REGISTER
3171 011320 017704 170046          MOV      ADQSEC,R4    ;(R4)=ACTUAL DATA IN
3172          ;SYNC REGISTER
3173 011324 020504          CMP      R5,R4        ;ARE EXPECTED AND RECEIVED DATA THE SAME ?
3174 011326 001401          BEQ      1$          ;BR IF GOOD
3175 011330 104006          HLT      6           ;SECONDARY REGISTER DATA ERROR
3176 011332 040577 170034          1$: BIC      R5,ADQSEC ;CLEAR BIT15
3177 011336 017704 170030          MOV      ADQSEC,R4   ;READ SYNC REGISTER
3178 011342 005005          CLR      R5          ;EXPECT SYNC REGISTER
3179          ;TO CONTAIN 0
3180 011344 020504          CMP      R5,R4        ;ARE EXPECTED AND RECEIVED DATA THE SAME ?
3181 011346 001401          BEQ      2$          ;BR IF GOOD
3182 011350 104006          HLT      6           ;SECONDARY REGISTER DATA ERROR
3183 011352 104400          2$: SCOPE          ;CHECK FOR ITERATIONS, LOOP

```


M05

3184
3185
3186
3187
3188
3189
3190
3191
3192
3193
3194
3195
3196
3197
3198
3199
3200
3201
3202
3203
3204
3205
3206
3207
3208
3209
3210
3211
3212
3213
3214
3215
3216
3217
3218
3219
3220
3221
3222
3223
3224
3225
3226
3227
3228
3229
3230
3231
3232
3233
3234
3235
3236
3237
3238
3239

011354 012737 000075 001226
011362 012737 011444 001216
011370 012703 000012
011374 110377 167770
011400 012705 000001
011404 010577 167762
011410 017704 167756
011414 020504
011416 001401
011420 104006
011422 040577 167744
011426 017704 15774J
011432 005005
011434 020504
011436 001401
011440 104006
011442 104400
011444 012737 000076 001226
011452 012737 011534 001216
011460 012703 000012
011464 110377 167700
011470 012705 000002
011474 010577 167672
011500 017704 167666
011504 020504
011506 001401
011510 104006
011512 040577 167654
011516 017704 167650
011522 005005

```

;SECONDARY REGISTER READ/WRITE TEST
;SET BIT0 IN MISCELLANEOUS REGISTER
;VERIFY THAT BIT0 WAS SET
;CLEAR BIT0
;VERIFY THAT BIT0 WAS CLEARED

; TEST 75
;*****
†ST75:  MOV    #75,TSTNO
        MOV    #TST76,NEXT
        MOV    #12,R3
;ADDRESS OF SECONDARY REGISTER
;MISCELLANEOUS
;SELECT MISCELLANEOUS REGISTER
; (R5)=BIT0
        MOVB   R3,ADQREG
;SET BIT0 IN
;MISCELLANEOUS REGISTER
        MOV    #BIT0,R5
; (R4)=ACTUAL DATA IN
        MOV    R5,ADQSEC
;MISCELLANEOUS REGISTER
;ARE EXPECTED AND RECEIVED DATA THE SAME ?
        CMP    R5,R4
;BR IF GOOD
        BEQ    1$
;SECONDARY REGISTER DATA ERROR
        HLT    6
;CLEAR BIT0
1$:     BIC    R5,ADQSEC
;READ MISCELLANEOUS REGISTER
        MOV    ADQSEC,R4
;EXPECT MISCELLANEOUS REGISTER
        CLR    R5
;TO CONTAIN 0
;ARE EXPECTED AND RECEIVED DATA THE SAME ?
        CMP    R5,R4
;BR IF GOOD
        BEQ    2$
;SECONDARY REGISTER DATA ERROR
        HLT    6
2$:     SCOPE
;CHECK FOR ITERATIONS, LOOP

;SECONDARY REGISTER READ/WRITE TEST
;SET BIT1 IN MISCELLANEOUS REGISTER
;VERIFY THAT BIT1 WAS SET
;CLEAR BIT1
;VERIFY THAT BIT1 WAS CLEARED

; TEST 76
;*****
†ST76:  MOV    #76,TSTNO
        MOV    #TST77,NEXT
        MOV    #12,R3
;ADDRESS OF SECONDARY REGISTER
;MISCELLANEOUS
;SELECT MISCELLANEOUS REGISTER
; (R5)=BIT1
        MOVB   R3,ADQREG
;SET BIT1 IN
;MISCELLANEOUS REGISTER
        MOV    #BIT1,R5
; (R4)=ACTUAL DATA IN
        MOV    R5,ADQSEC
;MISCELLANEOUS REGISTER
;ARE EXPECTED AND RECEIVED DATA THE SAME ?
        CMP    R5,R4
;BR IF GOOD
        BEQ    1$
;SECONDARY REGISTER DATA ERROR
        HLT    6
;CLEAR BIT1
1$:     BIC    R5,ADQSEC
;READ MISCELLANEOUS REGISTER
        MOV    ADQSEC,R4
;EXPECT MISCELLANEOUS REGISTER
        CLR    R5
;TO CONTAIN 0

```

```

3240 011524 020504          CMP      R5,R4          ;ARE EXPECTED AND RECEIVED DATA THE SAME ?
3241 011526 001401          BEQ      2$             ;BR IF GOOD
3242 011530 104006          HLT      6             ;SECONDARY REGISTER DATA ERROR
3243 011532 104400          2$:      SCOPE         ;CHECK FOR ITERATIONS, LOOP
3244
3245          ;SECONDARY REGISTER READ/WRITE TEST
3246          ;SET BIT3 IN MISCELLANEOUS REGISTER
3247          ;VERIFY THAT BIT3 WAS SET
3248          ;CLEAR BIT3
3249          ;VERIFY THAT BIT3 WAS CLEARED
3250
3251          ; TEST 77
3252          ;*****
3253 011534 012737 000077 001226  †TST77:  MOV      #77,TSTNO
3254 011542 012737 011624 001216      MOV      #TST100,NEXT
3255 011550 012703 000012          MOV      #12,R3          ;ADDRESS OF SECONDARY REGISTER
3256          ;MISCELLANEOUS
3257 011554 110377 167610          MOVB     R3,ADQREG       ;SELECT MISCELLANEOUS REGISTER
3258 011560 012705 000010          MOV      #BIT3,R5       ;(R5)=BIT3
3259 011564 010577 167602          MOV      R5,ADQSEC      ;SET BIT3 IN
3260          ;MISCELLANEOUS REGISTER
3261 011570 017704 167576          MOV      ADQSEC,R4      ;(R4)=ACTUAL DATA IN
3262          ;MISCELLANEOUS REGISTER
3263 011574 020504          CMP      R5,R4          ;ARE EXPECTED AND RECEIVED DATA THE SAME ?
3264 011576 001401          BEQ      1$             ;BR IF GOOD
3265 011600 104006          HLT      6             ;SECONDARY REGISTER DATA ERROR
3266 011602 040577 167564          1$:      BIC      R5,ADQSEC ;CLEAR BIT3
3267 011606 017704 167560          MOV      ADQSEC,R4      ;READ MISCELLANEOUS REGISTER
3268 011612 005005          CLR      R5            ;EXPECT MISCELLANEOUS REGISTER
3269          ;TO CONTAIN 0
3270 011614 020504          CMP      R5,R4          ;ARE EXPECTED AND RECEIVED DATA THE SAME ?
3271 011616 001401          BEQ      2$             ;BR IF GOOD
3272 011620 104006          HLT      6             ;SECONDARY REGISTER DATA ERROR
3273 011622 104400          2$:      SCOPE         ;CHECK FOR ITERATIONS, LOOP
3274
3275          ;SECONDARY REGISTER READ/WRITE TEST
3276          ;SET BIT6 IN MISCELLANEOUS REGISTER
3277          ;VERIFY THAT BIT6 WAS SET
3278          ;CLEAR BIT6
3279          ;VERIFY THAT BIT6 WAS CLEARED
3280
3281          ; TEST 100
3282          ;*****
3283 011624 012737 000100 001226  †TST100: MOV      #100,TSTNO
3284 011632 012737 011714 001216      MOV      #TST101,NEXT
3285 011640 012703 000012          MOV      #12,R3          ;ADDRESS OF SECONDARY REGISTER
3286          ;MISCELLANEOUS
3287 011644 110377 167520          MOVB     R3,ADQREG       ;SELECT MISCELLANEOUS REGISTER
3288 011650 012705 000100          MOV      #BIT6,R5       ;(R5)=BIT6
3289 011654 010577 167512          MOV      R5,ADQSEC      ;SET BIT6 IN
3290          ;MISCELLANEOUS REGISTER
3291 011660 017704 167506          MOV      ADQSEC,R4      ;(R4)=ACTUAL DATA IN
3292          ;MISCELLANEOUS REGISTER
3293 011664 020504          CMP      R5,R4          ;ARE EXPECTED AND RECEIVED DATA THE SAME ?
3294 011666 001401          BEQ      1$             ;BR IF GOOD
3295 011670 104006          HLT      6             ;SECONDARY REGISTER DATA ERROR

```

```

011750 012703 000101 001226
011751 012703 000204 001216
011752 012703 000012
011753 110377 167430
011754 012703 000200
011755 010577 167422
011756 017704 167416
011757 020504
011758 001401
011759 104009
011760 040577 167404
011761 017704 167400
011762 005005
011763 001401
011764 001401
012000 104009
012001 104009

```

```

15: BITC R5,200SEC
MOV R5,200SEC,R4
CLR R5
: CLEAR BIT6
: READ MISCELLANEOUS REGISTER
: EXPECT MISCELLANEOUS REGISTER
: TO CONTAIN 0
: ARE EXPECTED AND RECEIVED DATA THE SAME
: BR IF GOOD
: SECONDARY REGISTER DATA ERROR
: CHECK FOR ITERATIONS, LOOP

25: CMP R5,R4
BEQ 25
HLT 6
SCOPE

: SECONDARY REGISTER READ/WRITE TEST
: SET BIT7 IN MISCELLANEOUS REGISTER
: VERIFY THAT BIT7 WAS SET
: CLEAR BIT7
: VERIFY THAT BIT7 WAS CLEARED

```

: TEST 101

```

011765 012703 000101 001226
011766 012703 000204 001216
011767 012703 000012
011768 110377 167430
011769 012703 000200
011770 010577 167422
011771 017704 167416
011772 020504
011773 001401
011774 104009
011775 040577 167404
011776 017704 167400
011777 005005
011778 001401
011779 001401
012002 104009
012003 104009

```

```

TST101: MOV #101,TSTNO
MOV #TST102,NEXT
MOV #12,R3
: ADDRESS OF SECONDARY REGISTER
: MISCELLANEOUS
: SELECT MISCELLANEOUS REGISTER
: (R5)=BIT7
: SET BIT7 IN
: MISCELLANEOUS REGISTER
: (R4)=ACTUAL DATA IN
: MISCELLANEOUS REGISTER
: ARE EXPECTED AND RECEIVED DATA THE SAME
: BR IF GOOD
: SECONDARY REGISTER DATA ERROR
: CLEAR BIT7
: READ MISCELLANEOUS REGISTER
: EXPECT MISCELLANEOUS REGISTER
: TO CONTAIN 0
: ARE EXPECTED AND RECEIVED DATA THE SAME
: BR IF GOOD
: SECONDARY REGISTER DATA ERROR
: CHECK FOR ITERATIONS, LOOP

15: BITC R5,200SEC
MOV R5,200SEC,R4
CLR R5
: CLEAR BIT7
: READ MISCELLANEOUS REGISTER
: EXPECT MISCELLANEOUS REGISTER
: TO CONTAIN 0
: ARE EXPECTED AND RECEIVED DATA THE SAME
: BR IF GOOD
: SECONDARY REGISTER DATA ERROR
: CHECK FOR ITERATIONS, LOOP

25: CMP R5,R4
BEQ 25
HLT 6
SCOPE

: SECONDARY REGISTER READ/WRITE TEST
: SET BIT8 IN MISCELLANEOUS REGISTER
: VERIFY THAT BIT8 WAS SET
: CLEAR BIT8
: VERIFY THAT BIT8 WAS CLEARED

```

: TEST 102

```

012004 012737 000102 001226
012005 012737 000204 001216
012006 012703 000012
012007 110377 167340
012008 012705 000400
012009 010577 167332
012010 017704 167326

```

```

TST102: MOV #102,TSTNO
MOV #TST103,NEXT
MOV #12,R3
: ADDRESS OF SECONDARY REGISTER
: MISCELLANEOUS
: SELECT MISCELLANEOUS REGISTER
: (R5)=BIT8
: SET BIT8 IN
: MISCELLANEOUS REGISTER
: (R4)=ACTUAL DATA IN

```

012044
012046
012050
012052
012054
012056
012060
012062
012064
012066
012070
012072
012074
012076
012078
012080
012082
012084
012086
012090
012092
012094
012096
012100
012102
012104
012106
012110
012112
012114
012116
012120
012124
012130
012134
012136
012140
012142
012146
012150
012154
012156
012160
012162
012164
012172
012200
012204

020504
001401
104006
040577
017704
005005
020504
001401
104006
104400
012737
012737
000012
110377
010377
010377
167224
017704
167226
020504
001401
104006
040577
017704
005005
020504
001401
104006
104400

167214
167310

15:
25:

CMP R5,R4
BEQ 15
HLT 6
BIC R5,200SEC
MOV 200SEC,R4
CLR R5

CMP R5,R4
BEQ 25
HLT 6
SCOPE

:SECONDARY REGISTER READ/WRITE TEST
:SET BIT9 IN MISCELLANEOUS REGISTER
:VERIFY THAT BIT9 WAS SET
:CLEAR BIT9
:VERIFY THAT BIT9 WAS CLEARED

: TEST 103

*TST103: MOV #103,TSTNO
MOV #TST104,NEXT
MOV #12,R3

MOVB R3,200REG
MOV #BIT9,R5
MOV R5,200SEC
MOV 200SEC,R4

15:

CMP R5,R4
BEQ 15
HLT 6
BIC R5,200SEC
MOV 200SEC,R4
CLR R5

25:

CMP R5,R4
BEQ 25
HLT 6
SCOPE

:SECONDARY REGISTER READ/WRITE TEST
:SET BIT10 IN MISCELLANEOUS REGISTER
:VERIFY THAT BIT10 WAS SET
:CLEAR BIT10
:VERIFY THAT BIT10 WAS CLEARED

: TEST 104

*TST104: MOV #104,TSTNO
MOV #TST105,NEXT
MOV #12,R3

MOVB R3,200REG

MISCELLANEOUS REGISTER
:ARE EXPECTED AND RECEIVED DATA THE SAME ?
:BR IF GOOD
:SECONDARY REGISTER DATA ERROR
:CLEAR BIT9
:READ MISCELLANEOUS REGISTER
:EXPECT MISCELLANEOUS REGISTER
:TO CONTAIN 0
:ARE EXPECTED AND RECEIVED DATA THE SAME ?
:BR IF GOOD
:SECONDARY REGISTER DATA ERROR
:CHECK FOR ITERATIONS. LOOP

:ADDRESS OF SECONDARY REGISTER
:MISCELLANEOUS
:SELECT MISCELLANEOUS REGISTER
:(R5)=BIT9
:SET BIT9 IN
:MISCELLANEOUS REGISTER
:(R4)=ACTUAL DATA IN
:MISCELLANEOUS REGISTER
:ARE EXPECTED AND RECEIVED DATA THE SAME ?
:BR IF GOOD
:SECONDARY REGISTER DATA ERROR
:CLEAR BIT9
:READ MISCELLANEOUS REGISTER
:EXPECT MISCELLANEOUS REGISTER
:TO CONTAIN 0
:ARE EXPECTED AND RECEIVED DATA THE SAME ?
:BR IF GOOD
:SECONDARY REGISTER DATA ERROR
:CHECK FOR ITERATIONS. LOOP

:ADDRESS OF SECONDARY REGISTER
:MISCELLANEOUS
:SELECT MISCELLANEOUS REGISTER

```

012210 012705 002000      MOV      #BIT10,R5      ; (R5)=BIT10
012214 010577 167152      MOV      R5,JDQSEC     ; SET BIT10 IN
                          ; MISCELLANEOUS REGISTER
012220 017704 167146      MOV      JDQSEC,R4     ; (R4)=ACTUAL DATA IN
                          ; MISCELLANEOUS REGISTER
012224 020504              CMP      R5,R4         ; ARE EXPECTED AND RECEIVED DATA THE SAME ?
012226 001401              BEQ      1$           ; BR IF GOOD
012230 104006              HLT      6             ; SECONDARY REGISTER DATA ERROR
012232 040577 167134      1$:      BIC      R5,JDQSEC  ; CLEAR BIT10
012236 017704 167130      MOV      JDQSEC,R4     ; READ MISCELLANEOUS REGISTER
012242 005005              CLR      R5           ; EXPECT MISCELLANEOUS REGISTER
                          ; TO CONTAIN 0
012244 020504              CMP      R5,R4         ; ARE EXPECTED AND RECEIVED DATA THE SAME ?
012246 001401              BEQ      2$           ; BR IF GOOD
012250 104006              HLT      6             ; SECONDARY REGISTER DATA ERROR
012254 104400      2$:      SCOPE        ; CHECK FOR ITERATIONS, LOOP

```

```

; SECONDARY REGISTER READ/WRITE TEST
; SET BIT11 IN MISCELLANEOUS REGISTER
; VERIFY THAT BIT11 WAS SET
; CLEAR BIT11
; VERIFY THAT BIT11 WAS CLEARED

```

: TEST 105

```

012254 012737 000105 001226 1ST105: MOV      #105,TSTNO
012258 012737 012344 001216      MOV      #TST106,NEXT
012270 012703 000012      MOV      #12,R3       ; ADDRESS OF SECONDARY REGISTER
                          ; MISCELLANEOUS
012274 110377 167070      MOV      R3,JDQREG    ; SELECT MISCELLANEOUS REGISTER
012300 012705 004000      MOV      #BIT11,R5    ; (R5)=BIT11
012304 010577 167062      MOV      R5,JDQSEC    ; SET BIT11 IN
                          ; MISCELLANEOUS REGISTER
012310 017704 167056      MOV      JDQSEC,R4    ; (R4)=ACTUAL DATA IN
                          ; MISCELLANEOUS REGISTER
012314 020504              CMP      R5,R4         ; ARE EXPECTED AND RECEIVED DATA THE SAME ?
012316 001401              BEQ      1$           ; BR IF GOOD
012320 104006              HLT      6             ; SECONDARY REGISTER DATA ERROR
012322 040577 167044      1$:      BIC      R5,JDQSEC  ; CLEAR BIT11
012326 017704 167040      MOV      JDQSEC,R4    ; READ MISCELLANEOUS REGISTER
012332 005005              CLR      R5           ; EXPECT MISCELLANEOUS REGISTER
                          ; TO CONTAIN 0
012334 020504              CMP      R5,R4         ; ARE EXPECTED AND RECEIVED DATA THE SAME ?
012336 001401              BEQ      2$           ; BR IF GOOD
012340 104006              HLT      6             ; SECONDARY REGISTER DATA ERROR
012342 104400      2$:      SCOPE        ; CHECK FOR ITERATIONS, LOOP

```

```

; SECONDARY REGISTER READ/WRITE TEST
; SET BIT15 IN MISCELLANEOUS REGISTER
; VERIFY THAT BIT15 WAS SET
; CLEAR BIT15
; VERIFY THAT BIT15 WAS CLEARED

```

: TEST 106

```

012344 012737 000106 001226 1ST106: MOV      #106,STNO

```

```

012352 012737 012434 001216      MOV      #CHKAB1,NEXT
012360 012703 000012              MOV      #12,R3
012364 110377 167000      MOVB     R3,DDQREG
012370 012705 100000      MOV      #BIT15,R5
012374 010577 166772      MOV      R5,DDQSEC
012400 017704 166766      MOV      DDQSEC,R4
012404 020504      CMP      R5,R4
012406 001401      BEQ      15
012410 104006      HLT      6
012412 040577 166754      BIC      R5,DDQSEC
012416 017704 166750      MOV      DDQSEC,R4
012422 005005      CLR      R5
012424 020504      CMP      R5,R4
012426 001401      BEQ      25
012430 104006      HLT      6
012432 104400      SCOPE

```

15:

25:

```

: ADDRESS OF SECONDARY REGISTER
: MISCELLANEOUS
: SELECT MISCELLANEOUS REGISTER
: (R5)=BIT15
: SET BIT15 IN
: MISCELLANEOUS REGISTER
: (R4)=ACTUAL DATA IN
: MISCELLANEOUS REGISTER
: ARE EXPECTED AND RECEIVED DATA THE SAME ?
: BR IF GOOD
: SECONDARY REGISTER DATA ERROR
: CLEAR BIT15
: READ MISCELLANEOUS REGISTER
: EXPECT MISCELLANEOUS REGISTER
: TO CONTAIN 0
: ARE EXPECTED AND RECEIVED DATA THE SAME ?
: BR IF GOOD
: SECONDARY REGISTER DATA ERROR
: CHECK FOR ITERATIONS. LOOP

```

F06

0100A MACY11 27.732 24-SEP-75 10:03 PAGE 71
 0100AB.P11 POLYNOMIAL REGISTER READ WRITE TESTS.

0100
0101
0102
0103
0104
0105
0106
0107
0108
0109
0110
0111
0112
0113
0114
0115
0116
0117
0118
0119
0120
0121
0122
0123
0124
0125
0126
0127
0128
0129
0130
0131
0132
0133
0134
0135
0136
0137
0138
0139

```

012434 032.37 002000 0C1510 CHKAB1:
012442 001002
012444 000137 014250

012450 012737 000107 001226
012456 012737 012540 001216
012464 012703 000017

012470 110377 166674
012474 012705 000001
012500 010577 166666

012504 017704 166662

012510 020504
012512 001401
012514 104006
012516 040577 166650
012522 017704 166644
012526 005005

012530 020504
012532 001401
012534 104006
012536 104400
  
```

```

: IF BCC OPTION IS INSTALLED
: TESTS 107 THRU 126 WILL BE EXECUTED

: SECONDARY REGISTER READ/WRITE TEST
: SET BIT0 IN BCC POLYNOMIAL REGISTER
: VERIFY THAT BIT0 WAS SET
: CLEAR BIT0
: VERIFY THAT BIT0 WAS CLEARED
  
```

: TEST 107

```

TST107: MOV #107,TSTNO
MOV #TST110,NEXT
MOV #17,R3

MOVB R3,DDQREG
MOV #BIT0,R5
MOV R5,DDQSEC

MOV DDQSEC,R4

CMP R5,R4
BEQ 1$
HLT 6

1$: BIC R5,DDQSEC
MOV DDQSEC,R4
CLR R5

CMP R5,R4
BEQ 2$
HLT 6

2$: SCOPE
  
```

```

: ADDRESS OF SECONDARY REGISTER
: BCC POLYNOMIAL
: SELECT BCC POLYNOMIAL REGISTER
: (R5)=BIT0
: SET BIT0 IN
: BCC POLYNOMIAL REGISTER
: (R4)=ACTUAL DATA IN
: BCC POLYNOMIAL REGISTER
: ARE EXPECTED AND RECEIVED DATA THE SAME
: BR IF GOOD
: SECONDARY REGISTER DATA ERROR
: CLEAR BIT0
: READ BCC POLYNOMIAL REGISTER
: EXPECT BCC POLYNOMIAL REGISTER
: TO CONTAIN 0
: ARE EXPECTED AND RECEIVED DATA THE SAME
: BR IF GOOD
: SECONDARY REGISTER DATA ERROR
: CHECK FOR ITERATIONS, LOOP
  
```

```

: SECONDARY REGISTER READ/WRITE TEST
: SET BIT1 IN BCC POLYNOMIAL REGISTER
: VERIFY THAT BIT1 WAS SET
: CLEAR BIT1
: VERIFY THAT BIT1 WAS CLEARED
  
```

: TEST 110

```

TST110: MOV #110,TSTNO
MOV #TST111,NEXT
MOV #17,R3

MOVB R3,DDQREG
MOV #BIT1,R5
MOV R5,DDQSEC

MOV DDQSEC,R4

CMP R5,R4
  
```

```

: ADDRESS OF SECONDARY REGISTER
: BCC POLYNOMIAL
: SELECT BCC POLYNOMIAL REGISTER
: (R5)=BIT1
: SET BIT1 IN
: BCC POLYNOMIAL REGISTER
: (R4)=ACTUAL DATA IN
: BCC POLYNOMIAL REGISTER
: ARE EXPECTED AND RECEIVED DATA THE SAME
  
```

```

3540 012602 001401      BEQ      1$      ;BR IF GOOD
3541 012604 104006      HLT      6      ;SECONDARY REGISTER DATA ERROR
3542 012606 040577 166560 1$: BIC      R5,2DQSEC ;CLEAR BIT1
3543 012612 017704 166554  MOV      2DQSEC,R4 ;READ BCC POLYNOMIAL REGISTER
3544 012E16 005005      CLR      R5      ;EXPECT BCC POLYNOMIAL REGISTER
3545      ;TO CONTAIN 0
3546 012620 020504      CMP      R5,R4   ;ARE EXPECTED AND RECEIVED DATA THE SAME ?
3547 012622 001401      BEQ      2$      ;BR IF GOOD
3548 012624 104006      HLT      6      ;SECONDARY REGISTER DATA ERROR
3549 01262E 104400 2$: SCOPE      ;CHECK FOR ITERATIONS, LOOP
3550
3551      ;SECONDARY REGISTER READ/WRITE TEST
3552      ;SET BIT2 IN BCC POLYNOMIAL REGISTER
3553      ;VERIFY THAT BIT2 WAS SET
3554      ;CLEAR BIT2
3555      ;VERIFY THAT BIT2 WAS CLEARED
3556
3557      ; TEST 11:
3558      ;*****
3559 012630 012737 000111 001226 TST111: MOV      #111,TSTNO
3560 012636 012737 012720 001216  MOV      #TST112,NEXT
3561 012644 012703 000017  MOV      #17,R3      ;ADDRESS OF SECONDARY REGISTER
3562      ;BCC POLYNOMIAL
3563 012650 110377 166514  MOVB     R3,2DQREG  ;SELECT BCC POLYNOMIAL REGISTER
3564 012654 012705 000004  MOV      #BIT2,R5   ;(R5)=BIT2
3565 012660 010577 166506  MOV      R5,2DQSEC ;SET BIT2 IN
3566      ;BCC POLYNOMIAL REGISTER
3567 012664 017704 166502  MOV      2DQSEC,R4 ; (R4)=ACTUAL DATA IN
3568      ;BCC POLYNOMIAL REGISTER
3569 012670 020504      CMP      R5,R4   ;ARE EXPECTED AND RECEIVED DATA THE SAME ?
3570 012672 001401      BEQ      1$      ;BR IF GOOD
3571 012674 104006      HLT      6      ;SECONDARY REGISTER DATA ERROR
3572 012676 040577 166470 1$: BIC      R5,2DQSEC ;CLEAR BIT2
3573 012702 017704 166464  MOV      2DQSEC,R4 ;READ BCC POLYNOMIAL REGISTER
3574 012706 005005      CLR      R5      ;EXPECT BCC POLYNOMIAL REGISTER
3575      ;TO CONTAIN 0
3576 012710 020504      CMP      R5,R4   ;ARE EXPECTED AND RECEIVED DATA THE SAME ?
3577 012712 001401      BEQ      2$      ;BR IF GOOD
3578 012714 104006      HLT      6      ;SECONDARY REGISTER DATA ERROR
3579 012716 104400 2$: SCOPE      ;CHECK FOR ITERATIONS, LOOP
3580
3581      ;SECONDARY REGISTER READ/WRITE TEST
3582      ;SET BIT3 IN BCC POLYNOMIAL REGISTER
3583      ;VERIFY THAT BIT3 WAS SET
3584      ;CLEAR BIT3
3585      ;VERIFY THAT BIT3 WAS CLEARED
3586
3587      ; TEST 112:
3588      ;*****
3589 012720 012737 000112 001226 TST112: MOV      #112,TSTNO
3590 012726 012737 013010 001216  MOV      #TST113,NEXT
3591 012734 012703 000017  MOV      #17,R3      ;ADDRESS OF SECONDARY REGISTER
3592      ;BCC POLYNOMIAL
3593 012740 110377 166424  MOVB     R3,2DQREG  ;SELECT BCC POLYNOMIAL REGISTER
3594 012744 012705 000010  MOV      #BIT3,R5   ;(R5)=BIT3
3595 012750 010577 166416  MOV      R5,2DQSEC ;SET BIT3 IN

```


H06

```

3596                                     ;BCC POLYNOMIAL REGISTER
3597 012754 017704 166412             MOV    @DQSEC,R4      ;(R4)=ACTUAL DATA IN
3598                                     ;BCC POLYNOMIAL REGISTER
3599 012760 020504             CMP    R5,R4      ;ARE EXPECTED AND RECEIVED DATA THE SAME ?
3600 012762 001401             BEQ    1$        ;BR IF GOOD
3601 012764 104006             HLT    6        ;SECONDARY REGISTER DATA ERROR
3602 012766 040577 166400       1$:    BIC    R5,@DQSEC ;CLEAR BIT3
3603 012772 017704 166374             MOV    @DQSEC,R4 ;READ BCC POLYNOMIAL REGISTER
3604 012776 005005             CLR    R5        ;EXPECT BCC POLYNOMIAL REGISTER
3605                                     ;TO CONTAIN 0
3606 013000 020504             CMP    R5,R4      ;ARE EXPECTED AND RECEIVED DATA THE SAME ?
3607 013002 001401             BEQ    2$        ;BR IF GOOD
3608 013004 104006             HLT    6        ;SECONDARY REGISTER DATA ERROR
3609 013006 104400       2$:    SCOPE ;CHECK FOR ITERATIONS, LOCP
3610
3611                                     ;SECONDARY REGISTER READ/WRITE TEST
3612                                     ;SET BIT4 IN BCC POLYNOMIAL REGISTER
3613                                     ;VERIFY THAT BIT4 WAS SET
3614                                     ;CLEAR BIT4
3615                                     ;VERIFY THAT BIT4 WAS CLEARED
3616
3617                                     ; TEST 113
3618                                     ;*****
3619 013010 012737 000113 001226  TST113: MOV    #113,TSTNO
3620 013016 012737 013100 001216   MOV    #TST114,NEXT
3621 013024 012703 000017             MOV    #17,R3      ;ADDRESS OF SECONDARY REGISTER
3622                                     ;BCC POLYNOMIAL
3623 013030 110377 166334             MOVB   R3,@DQREG ;SELECT BCC POLYNOMIAL REGISTER
3624 013034 012705 000020             MOV    #BIT4,R5   ;(R5)=BIT4
3625 013040 010577 166326             MOV    R5,@DQSEC ;SET BIT4 IN
3626                                     ;BCC POLYNOMIAL REGISTER
3627 013044 017704 166322             MOV    @DQSEC,R4 ;(R4)=ACTUAL DATA IN
3628                                     ;BCC POLYNOMIAL REGISTER
3629 013050 020504             CMP    R5,R4      ;ARE EXPECTED AND RECEIVED DATA THE SAME ?
3630 013052 001401             BEQ    1$        ;BR IF GOOD
3631 013054 104006             HLT    6        ;SECONDARY REGISTER DATA ERROR
3632 013056 040577 166310       1$:    BIC    R5,@DQSEC ;CLEAR BIT4
3633 013062 017704 166304             MOV    @DQSEC,R4 ;READ BCC POLYNOMIAL REGISTER
3634 013066 005005             CLR    R5        ;EXPECT BCC POLYNOMIAL REGISTER
3635                                     ;TO CONTAIN 0
3636 013070 020504             CMP    R5,R4      ;ARE EXPECTED AND RECEIVED DATA THE SAME ?
3637 013072 001401             BEQ    2$        ;BR IF GOOD
3638 013074 104006             HLT    6        ;SECONDARY REGISTER DATA ERROR
3639 013076 104400       2$:    SCOPE ;CHECK FOR ITERATIONS, LOOP
3640
3641                                     ;SECONDARY REGISTER READ/WRITE TEST
3642                                     ;SET BITS IN BCC POLYNOMIAL REGISTER
3643                                     ;VERIFY THAT BITS WAS SET
3644                                     ;CLEAR BITS
3645                                     ;VERIFY THAT BITS WAS CLEARED
3646
3647                                     ; TEST 114
3648                                     ;*****
3649 013100 012737 000114 001226  TST114: MOV    #114,TSTNO
3650 013106 012737 013170 001216   MOV    #TST115,NEXT
3651 013114 012703 000017             MOV    #17,R3      ;ADDRESS OF SECONDARY REGISTER

```

```

3652                                     ;BCC POLYNOMIAL
3653 013120 110377 166244      MOVB   R3, @DQREG      ;SELECT BCC POLYNOMIAL REGISTER
3654 013124 012705 000040      MOV    #BIT5, R5      ;(R5)=BIT5
3655 013130 010577 166236      MOV    R5, @DQSEC     ;SET BIT5 IN
3656                                     ;BCC POLYNOMIAL REGISTER
3657 013134 C17704 166232      MOV    @DQSEC, R4     ;(R4)=ACTUAL DATA IN
3658                                     ;BCC POLYNOMIAL REGISTER
3659 013140 020504             CMP    R5, R4         ;ARE EXPECTED AND RECEIVED DATA THE SAME ?
3660 013142 001401             BEQ    1$             ;BR IF GOOD
3661 013144 104006             HLT    6             ;SECONDARY REGISTER DATA ERROR
3662 013146 040577 166220      1$:   BIC    R5, @DQSEC ;CLEAR BIT5
3663 013152 C17704 166214      MOV    @DQSEC, R4     ;READ BCC POLYNOMIAL REGISTER
3664 013156 005005             CLR    R5             ;EXPECT BCC POLYNOMIAL REGISTER
3665                                     ;TO CONTAIN 0
3666 013160 020504             CMP    R5, R4         ;ARE EXPECTED AND RECEIVED DATA THE SAME ?
3667 013162 001401             BEQ    2$             ;BR IF GOOD
3668 013164 104006             HLT    6             ;SECONDARY REGISTER DATA ERROR
3669 013166 104400             2$:   SCOPE          ;CHECK FOR ITERATIONS. LOOP
3670
3671                                     ;SECONDARY REGISTER READ/WRITE TEST
3672                                     ;SET BIT6 IN BCC POLYNOMIAL REGISTER
3673                                     ;VERIFY THAT BIT6 WAS SET
3674                                     ;CLEAR BIT6
3675                                     ;VERIFY THAT BIT6 WAS CLEARED
3676
3677                                     ; TEST 115
3678                                     ;*****
3679 013170 012737 000115 001226 1$T115: MOV    #115, TSTNO
3680 013176 012737 013260 001216      MOV    #TST116, NEXT
3681 013204 012703 000017      MOV    #17, R3
3682                                     ; ADDRESS OF SECONDARY REGISTER
3683 013210 110377 166154      MOVB   R3, @DQREG     ;BCC POLYNOMIAL
3684 013214 012705 000100      MOV    #BIT6, R5     ;SELECT BCC POLYNOMIAL REGISTER
3685 013220 010577 166146      MOV    R5, @DQSEC     ;(R5)=BIT6
3686                                     ;SET BIT6 IN
3687 C13224 017704 166142      MOV    @DQSEC, R4     ;BCC POLYNOMIAL REGISTER
3688                                     ;(R4)=ACTUAL DATA IN
3689 013230 020504             CMP    R5, R4         ;BCC POLYNOMIAL REGISTER
3690 013232 001401             BEQ    1$             ;ARE EXPECTED AND RECEIVED DATA THE SAME ?
3691 013234 104006             HLT    6             ;BR IF GOOD
3692 013236 040577 166130      1$:   BIC    R5, @DQSEC ;SECONDARY REGISTER DATA ERROR
3693 013242 C17704 166124      MOV    @DQSEC, R4     ;CLEAR BIT6
3694 013246 005005             CLR    R5             ;READ BCC POLYNOMIAL REGISTER
3695                                     ;EXPECT BCC POLYNOMIAL REGISTER
3696 013250 020504             CMP    R5, R4         ;TO CONTAIN 0
3697 013252 001401             BEQ    2$             ;ARE EXPECTED AND RECEIVED DATA THE SAME ?
3698 013254 104006             HLT    6             ;BR IF GOOD
3699 013256 104400             2$:   SCOPE          ;SECONDARY REGISTER DATA ERROR
3700                                     ;CHECK FOR ITERATIONS. LOOP
3701                                     ;SECONDARY REGISTER READ/WRITE TEST
3702                                     ;SET BIT7 IN BCC POLYNOMIAL REGISTER
3703                                     ;VERIFY THAT BIT7 WAS SET
3704                                     ;CLEAR BIT7
3705                                     ;VERIFY THAT BIT7 WAS CLEARED
3706
3707                                     ; TEST 116

```

```

3708
3709 013260 012737 000116 001226 *ST116: MOV #115,TSTNO
3710 013266 012737 013350 001216 MOV #TST117,NEXT
3711 013274 012703 000017 MOV #17,R3
3712
3713 013300 110377 166064 MOVB R3,ADQREG ;ADDRESS OF SECONDARY REGISTER
3714 013304 012705 000200 MOV #BIT7,R5 ;BCC POLYNOMIAL
3715 013310 010577 166056 MOV R5,ADQSEC ;SELECT BCC POLYNOMIAL REGISTER
3716
3717 013314 017704 166052 MOV ADQSEC,R4 ;(R5)=BIT7
3718
3719 013320 020504 CMP R5,R4 ;SET BIT7 IN
3720 013322 001401 SEQ 1$ ;BCC POLYNOMIAL REGISTER
3721 013324 104006 HLT 6 ;(R4)=ACTUAL DATA IN
3722 013326 040577 166040 1$: BIC R5,ADQSEC ;BCC POLYNOMIAL REGISTER
3723 013332 017704 166034 MOV ADQSEC,R4 ;ARE EXPECTED AND RECEIVED DATA THE SAME ?
3724 013335 005005 CLR R5 ;BR IF GOOD
3725
3726 013340 020504 CMP R5,R4 ;SECONDARY REGISTER DATA ERROR
3727 013342 001401 BEQ 2$ ;CLEAR BIT7
3728 013344 104006 HLT 6 ;READ BCC POLYNOMIAL REGISTER
3729 013346 104400 2$: SCOPE ;EXPECT BCC POLYNOMIAL REGISTER
3730
3731 ;SECONDARY REGISTER READ/WRITE TEST ;TO CONTAIN 0
3732 ;SET BIT8 IN BCC POLYNOMIAL REGISTER ;ARE EXPECTED AND RECEIVED DATA THE SAME ?
3733 ;VERIFY THAT BIT8 WAS SET ;BR IF GOOD
3734 ;CLEAR BIT8 ;SECONDARY REGISTER DATA ERROR
3735 ;VERIFY THAT BIT8 WAS CLEARED ;CHECK FOR ITERATIONS, LOOP
3736
3737 ; TEST 117
3738
3739 013350 012737 000117 001226 *ST117: MOV #117,TSTNO
3740 013356 012737 013440 001216 MOV #TST120,NEXT
3741 013364 012703 000017 MOV #17,R3
3742
3743 013370 110377 165774 MOVB R3,ADQREG ;ADDRESS OF SECONDARY REGISTER
3744 013374 012705 000400 MOV #BIT8,R5 ;BCC POLYNOMIAL
3745 013400 010577 165766 MOV R5,ADQSEC ;SELECT BCC POLYNOMIAL REGISTER
3746
3747 013404 017704 165762 MOV ADQSEC,R4 ;(R5)=BIT8
3748
3749 013410 020504 CMP R5,R4 ;SET BIT8 IN
3750 013412 001401 BEQ 1$ ;BCC POLYNOMIAL REGISTER
3751 013414 104006 HLT 6 ;(R4)=ACTUAL DATA IN
3752 013416 040577 165750 1$: BIC R5,ADQSEC ;BCC POLYNOMIAL REGISTER
3753 013422 017704 165744 MOV ADQSEC,R4 ;ARE EXPECTED AND RECEIVED DATA THE SAME ?
3754 013426 005005 CLR R5 ;BR IF GOOD
3755
3756 013430 020504 CMP R5,R4 ;SECONDARY REGISTER DATA ERROR
3757 013432 001401 BEQ 2$ ;CLEAR BIT8
3758 013434 104006 HLT 6 ;READ BCC POLYNOMIAL REGISTER
3759 013436 104400 2$: SCOPE ;EXPECT BCC POLYNOMIAL REGISTER
3760
3761 ;SECONDARY REGISTER READ/WRITE TEST ;TO CONTAIN 0
3762 ;SET BIT9 IN BCC POLYNOMIAL REGISTER ;ARE EXPECTED AND RECEIVED DATA THE SAME ?
3763 ;VERIFY THAT BIT9 WAS SET ;BR IF GOOD
3764 ;SECONDARY REGISTER DATA ERROR
3765 ;CHECK FOR ITERATIONS, LOOP
    
```


3820
3821
3822
3823
3824
3825
3826
3827
3828
3829
3830
3831
3832
3833
3834
3835
3836
3837
3838
3839
3840
3841
3842
3843
3844
3845
3846
3847
3848
3849
3850
3851
3852
3853
3854
3855
3856
3857
3858
3859
3860
3861
3862
3863
3864
3865
3866
3867
3868
3869
3870
3871
3872
3873
3874
3875

; SECONDARY REGISTER READ/WRITE TEST
; SET BIT11 IN BCC POLYNOMIAL REGISTER
; VERIFY THAT BIT11 WAS SET
; CLEAR BIT11
; VERIFY THAT BIT11 WAS CLEARED

; TEST 122

TST122: MOV #122, TSTNO
MOV #TST123, NEXT
MOV #17, R3

; ADDRESS OF SECONDARY REGISTER
; BCC POLYNOMIAL
; SELECT BCC POLYNOMIAL REGISTER
; (R5)=BIT11
; SET BIT11 IN
; BCC POLYNOMIAL REGISTER
; (R4)=ACTUAL DATA IN
; BCC POLYNOMIAL REGISTER
; ARE EXPECTED AND RECEIVED DATA THE SAME ?
; BR IF GOOD
; SECONDARY REGISTER DATA ERROR
; CLEAR BIT11
; READ BCC POLYNOMIAL REGISTER
; EXPECT BCC POLYNOMIAL REGISTER
; TO CONTAIN 0
; ARE EXPECTED AND RECEIVED DATA THE SAME ?
; BR IF GOOD
; SECONDARY REGISTER DATA ERROR
; CHECK FOR ITERATIONS, LOOP

013620 012737 000122 001226
013626 012737 013710 001216
013634 012703 000017
013640 110377 165524
013644 012705 004000
013650 010577 165516
013654 017704 165512
013660 020504
013662 001401
013664 104006
013666 040577 165500
013672 017704 165474
013676 005005
013700 020504
013702 001401
013704 104006
013706 104400

1\$:

2\$:

; SECONDARY REGISTER READ/WRITE TEST
; SET BIT12 IN BCC POLYNOMIAL REGISTER
; VERIFY THAT BIT12 WAS SET
; CLEAR BIT12
; VERIFY THAT BIT12 WAS CLEARED

; TEST 123

TST123: MOV #123, TSTNO
MOV #TST124, NEXT
MOV #17, R3

; ADDRESS OF SECONDARY REGISTER
; BCC POLYNOMIAL
; SELECT BCC POLYNOMIAL REGISTER
; (R5)=BIT12
; SET BIT12 IN
; BCC POLYNOMIAL REGISTER
; (R4)=ACTUAL DATA IN
; BCC POLYNOMIAL REGISTER
; ARE EXPECTED AND RECEIVED DATA THE SAME ?
; BR IF GOOD
; SECONDARY REGISTER DATA ERROR
; CLEAR BIT12
; READ BCC POLYNOMIAL REGISTER
; EXPECT BCC POLYNOMIAL REGISTER
; TO CONTAIN 0

013710 012737 000123 001226
013716 012737 014000 001216
013724 012703 000017
013730 110377 165434
013734 012705 010000
013740 010577 165426
013744 017704 165422
013750 020504
013752 001401
013754 104006
013756 040577 165410
013762 017704 165404
013766 005005

1\$:

M06

DZDQA MACY11 27(732) 24-SEP-76 10:03 PAGE 79
 DZDQAB.P11 POLYNOMIAL REGISTER READ/WRITE TESTS.

```

3876 013770 020504          CMP      R5,R4          ;ARE EXPECTED AND RECEIVED DATA THE SAME ?
3877 013772 001401          BEQ      2$             ;BR IF GOOD
3878 013774 104006          HLT      6              ;SECONDARY REGISTER DATA ERROR
3879 013776 104400          2$:      SCOPE         ;CHECK FOR ITERATIONS, LOOP
3880
3881          ;SECONDARY REGISTER READ/WRITE TEST
3882          ;SET BIT13 IN BCC POLYNOMIAL REGISTER
3883          ;VERIFY THAT BIT13 WAS SET
3884          ;CLEAR BIT13
3885          ;VERIFY THAT BIT13 WAS CLEARED
3886
3887          ; TEST 124
3888          ;*****
3889 014000 012737 000124 001226 1$T124: MOV      #124,TSTNO
3890 014006 012737 014070 001216      MOV      #TST125,NEXT
3891 014014 012703 000017          MOV      #17,R3          ;ADDRESS OF SECONDARY REGISTER
3892          ;BCC POLYNOMIAL
3893 014020 110377 165344          MOVB     R3,@DQREG      ;SELECT BCC POLYNOMIAL REGISTER
3894 014024 012705 020000          MOV      #BIT13,R5     ;(R5)=BIT13
3895 014030 010577 165336          MOV      R5,@DQSEC     ;SET BIT13 IN
3896          ;BCC POLYNOMIAL REGISTER
3897 014034 017704 165332          MOV      @DQSEC,R4     ;(R4)=ACTUAL DATA IN
3898          ;BCC POLYNOMIAL REGISTER
3899 014040 020504          CMP      R5,R4          ;ARE EXPECTED AND RECEIVED DATA THE SAME ?
3900 014042 001401          BEQ      1$             ;BR IF GOOD
3901 014044 104006          HLT      6              ;SECONDARY REGISTER DATA ERROR
3902 014046 040577 165320          1$:      BIC      R5,@DQSEC ;CLEAR BIT13
3903 014052 017704 165314          MOV      @DQSEC,R4     ;READ BCC POLYNOMIAL REGISTER
3904 014056 005005          CLR      R5            ;EXPECT BCC POLYNOMIAL REGISTER
3905          ;TO CONT IN 0
3906 014060 020504          CMP      R5,R4          ;ARE EXPECTED AND RECEIVED DATA THE SAME ?
3907 014062 001401          BEQ      2$             ;BR IF GOOD
3908 014064 104006          HLT      6              ;SECONDARY REGISTER DATA ERROR
3909 014066 104400          2$:      SCOPE         ;CHECK FOR ITERATIONS, LOOP
3910
3911          ;SECONDARY REGISTER READ/WRITE TEST
3912          ;SET BIT14 IN BCC POLYNOMIAL REGISTER
3913          ;VERIFY THAT BIT14 WAS SET
3914          ;CLEAR BIT14
3915          ;VERIFY THAT BIT14 WAS CLEARED
3916
3917          ; TEST 125
3918          ;*****
3919 014070 012737 000125 001226 1$T125: MOV      #125,TSTNO
3920 014076 012737 014160 001216      MOV      #TST126,NEXT
3921 014104 012703 000017          MOV      #17,R3          ;ADDRESS OF SECONDARY REGISTER
3922          ;BCC POLYNOMIAL
3923 014110 110377 165254          MOVB     R3,@DQREG      ;SELECT BCC POLYNOMIAL REGISTER
3924 014114 012705 040000          MOV      #BIT14,R5     ;(R5)=BIT14
3925 014120 010577 165246          MOV      R5,@DQSEC     ;SET BIT14 IN
3926          ;BCC POLYNOMIAL REGISTER
3927 014124 017704 165242          MOV      @DQSEC,R4     ;(R4)=ACTUAL DATA IN
3928          ;BCC POLYNOMIAL REGISTER
3929 014130 020504          CMP      R5,R4          ;ARE EXPECTED AND RECEIVED DATA THE SAME ?
3930 014132 001401          BEQ      1$             ;BR IF GOOD
3931 014134 104006          HLT      6              ;SECONDARY REGISTER DATA ERROR

```

N06

DZDQA MACY11 27(732) 24-SEP-76 10:03 PAGE 79
 DZDQAB.P11 POLYNOMIAL REGISTER READ/WRITE TESTS.

```

3932 014136 040577 165230      1$:  BIC    R5, @DQSEC      ; CLEAR BIT14
3933 014142 017704 165224      MOV    @DQSEC, R4      ; READ BCC POLYNOMIAL REGISTER
3934 014146 005005                CLR    R5              ; EXPECT BCC POLYNOMIAL REGISTER
3935                                ; TO CONTAIN 0
3936 014150 020504                CMP    R5, R4          ; ARE EXPECTED AND RECEIVED DATA THE SAME ?
3937 014152 001401                BEQ    2$,              ; BR IF GOOD
3938 014154 104006                HLT    6               ; SECONDARY REGISTER DATA ERROR
3939 014156 104400      2$:  SCOPE                ; CHECK FOR ITERATIONS, LOOP
3940
3941                                ; SECONDARY REGISTER READ/WRITE TEST
3942                                ; SET BIT15 IN BCC POLYNOMIAL REGISTER
3943                                ; VERIFY THAT BIT15 WAS SET
3944                                ; CLEAR BIT15
3945                                ; VERIFY THAT BIT15 WAS CLEARED
3946
3947                                ; TEST 126
3948                                ; *****
3949 014160 012737 000126 001226  TST126: MOV    #126, TSTNO
3950 014166 012737 014250 001216  MOV    #.EOP, NEXT
3951 014174 012703 000017                MOV    #17, R3        ; ADDRESS OF SECONDARY REGISTER
3952                                ; BCC POLYNOMIAL REGISTER
3953 014200 110377 165164                MOVB   R3, @DQREG     ; SELECT BCC POLYNOMIAL REGISTER
3954 014204 012705 100000                MOV    #BIT15, R5     ; (R5)=BIT15
3955 014210 010577 165156                MOV    R5, @DQSEC     ; SET BIT15 IN
3956                                ; BCC POLYNOMIAL REGISTER
3957 014214 017704 165152                MOV    @DQSEC, R4     ; (R4)=ACTUAL DATA IN
3958                                ; BCC POLYNOMIAL REGISTER
3959 014220 020504                CMP    R5, R4          ; ARE EXPECTED AND RECEIVED DATA THE SAME ?
3960 014222 001401                BEQ    1$,              ; BR IF GOOD
3961 014224 104006                HLT    6               ; SECONDARY REGISTER DATA ERROR
3962 014226 040577 165140      1$:  BIC    R5, @DQSEC     ; CLEAR BIT15
3963 014232 017704 165134                MOV    @DQSEC, R4     ; READ BCC POLYNOMIAL REGISTER
3964 014236 005005                CLR    R5              ; EXPECT BCC POLYNOMIAL REGISTER
3965                                ; TO CONTAIN 0
3966 014240 020504                CMP    R5, R4          ; ARE EXPECTED AND RECEIVED DATA THE SAME ?
3967 014242 001401                BEQ    2$,              ; BR IF GOOD
3968 014244 104006                HLT    6               ; SECONDARY REGISTER DATA ERROR
3969 014246 104400      2$:  SCOPE                ; CHECK FOR ITERATIONS, LOOP
  
```


:SCOPE LOOP AND INTERATION HANDLER

014438	104414			.SCOPE:	CKSWR	
014440	032777	040000	164532	TTST:	BIT	#BIT14,DSWP
014442	001407				BEQ	1\$
014444	000432				BR	3\$
014446	105777	164526			TSTB	@TKCSR
014448	100027				BPL	3\$
014450	017700	164522			MOV	@TKDBR,RO
014452	000412				BR	2\$
014454	032777	004000	164504	1\$:	BIT	#SW11,DSWR
014456	001006				BNE	2\$
014458	005237	001224			INC	LPCNT
014460	023737	001224	001222		CMP	LPCNT,ICOUNT
014462	001012				BNE	3\$
014464	105037	001312		2\$:	CLRB	ERRFLG
014466	005037	001224			CLR	LPCNT
014468	012737	002000	001222		MOV	#2000,ICOUNT
014470	013737	001216	001214		MOV	NEXT,RETURN
014472	013716	001214		3\$:	MOV	RETURN,(SP)
014474	000002				RTI	
014476	001407			BRW:	1407	
014478	000432			BRX:	432	

:CHECK FOR FREEZE ON CURRENT DATA

014550	104414			.SCOPE1:	CKSWR	
014552	032777	001000	164420		BIT	#SW09,DSWR
014554	001402				BEQ	1\$
014556	013716	001220			MOV	LOCK,(SP)
014558	000002			1\$:	RTI	

:TELETYPE OUTPUT ROUTINE

014570	010546			.TYPE:	MOV	R5,-(SP)
014572	017605	000002			MOV	@2(SP),R5
014574	062766	000002	000002		ADD	#2,@2(SP)
014576	005737	016260		1\$:	TST	@RDSW
014578	001004				BNE	300\$
014580	032777	010000	164360		BIT	#SW12,DSWR
014582	001024				BNE	3\$
014584	105715			300\$:	TSTB	(R5)
014586	100014				BPL	2\$
014588	105777	164356			TSTB	@TPCSR
014590	100375				BPL	--4
014592	012777	000015	164350		MOV	#15,@TPDBR
014594	105777	164342			TSTB	@TPCSR
014596	100375				BPL	--4
014598	012777	000012	164334		MOV	#12,@TPDBR
014600	105777	164326		2\$:	TSTB	@TPCSR
014602	100375				BPL	2\$
014604	112577	164322			MOVB	(R5)+,@TPDBR
014606	001345				BNE	1\$
014608	012605			3\$:	MOV	(SP)+,R5
014610	000002				RTI	

;ASCII STRING INPUT ROUTINE

```

014676 010346 .INSTR: MOV R3, -(SP)
014700 010446 MOV R4, -(SP)
014702 017637 000004 014720 MOV 24(SP), MSG
014710 062766 000002 000004 ADD #2, 4(SP)
014716 104402 .INST1: TYPE
014720 000000 .MSG: 0
014722 012704 017052 MOV #INBUF, R4
014726 012703 000007 MOV #7, R3
014732 105777 164246 15: TSTB @TKCSR
014736 100375 BPL 15
014740 117714 164242 MOVB @TKDBR, (R4)
014744 142714 000200 BICB #200, (R4)
014750 121427 000025 CMPB (R4), #25 ;IS IT (<G>)
014754 001003 BNE 200$
014756 104402 016440 TYPE, MCRLF
014762 000755 BR .INST1
014764 122427 000015 200$: CMPB (R4)+, #15
014770 001423 BEQ INSTR2
014772 117777 164210 164212 MOVB @TKDBR, @TPDBR
015000 105777 164204 25: TSTB @TPCSR
015004 100375 BPL 25
015006 005303 DEC R3
015010 001350 BNE 15
015012 000402 BR .INSTG
015014 010346 .INSTE: MOV R3, -(SP)
015016 010446 .INSTG: MOV R4, -(SP)
015020 104402 TYPE
015022 016434 MCM
015024 005737 016260 TST #RDSW
015030 001402 BEQ 400$
015032 104402 016440 TYPE, MCRLF
015036 000727 400$: BR .INST1
015040 012604 INSTR2: MOV (SP)+, R4
015042 012603 MOV (SP)+, R3
015044 000002 RTI

```

;CONVERT ASCII STRING TO OCTAL

```

015046 010546 .PARAM: MOV R5, -(SP)
015050 010446 MOV R4, -(SP)
015052 016605 000004 MOV 4(SP), R5
015056 012537 015252 MOV (R5)+, LOLIM
015062 012537 015254 MOV (R5)+, HILIM
015066 012537 015256 MOV (R5)+, DEVADR
015072 112537 015260 MOVB (R5)+, LOBITS
015076 112537 015261 MOVB (R5)+, ADRCNT
015102 010566 000004 MOV R5, 4(SP)
015106 005005 PARAM1: CLR R5
015110 012704 017052 MOV #INBUF, R4
015114 122714 000015 CMPB #15, (R4)
015120 001420 BEQ PARERR
015122 121427 000060 15: CMPB (R4), #60
015126 002415 BLT PARERR
015130 121427 000067 CMPB (R4), #67

```

```

4138 015134 003012          BGT      PARERR
4139 015136 142714 000060    BICB     #60,(R4)
4140 015142 152405          BISB     (R4)+,R5
4141 015144 122714 003015    CMPB     #15,(R4)
4142 015150 001414          BEQ      LIMITS
4143 015152 006305          ASL     R5
4144 015154 006305          ASL     R5
4145 015156 006305          ASL     R5
4146 015160 000760          BR       1$
4147 015162 122714 000015    PARERR: CMPB     #15,(R4)      ;IS FIRST CHARACTER A <CR>
4148 015166 001003          BNE     120$
4149 015170 005737 016260    TST     2#RDSW      ;IS CKSWR ROUTINE BEING USED
4150 015174 001023          BNE     PARTI
4151 015176 104404          120$:  INSTER
4152 015200 000742          BR       PARAM1

          ;TEST TO SEE IF NUMBER IS WITHIN LIMITS
4153
4154
4155
4156 015202 020537 015254    LIMITS: CMP     R5,HILIM
4157 015206 131365          BHT     PARERR
4158 015210 020537 015252    CMP     R5,LCLIM
4159 015214 103762          BLO     PARERR
4160 015216 133705 015260    BITB   LOBITS,R5
4161 015222 001357          BNE     PARERR

          ;STORE NUMBER AT SPECIFIED ADDRESS
4162
4163
4164
4165 015224 013704 015256    1$:  MOV     DEVADR,R4
4166 015230 010524          MOV     R5,(R4)+
4167 015232 062705 000002    ADD     #2,R5
4168 015236 105337 015261    DECB   ADRCNT
4169 015242 001372          BNE     1$
4170 015244 012604          PARTI: MOV     (SP)+,R4
4171 015246 012605          MOV     (SP)+,R5
4172 015250 000002          RTI
4173 015252 000000          LOLIM: 0
4174 015254 000000          HILIM: 0
4175 015256 000000          DEVADR: 0
4176 015260 000000          LOBITS: 0
4177          ADRCNT=LOBITS+1

          ;SAVE PC OF TEST THAT FAILED AND RO-R5
4178
4179
4180
4181 015262 016637 000004 001274 .SAVOS: MOV     4(SP),SAVPC
4182
4183          ;SAVE RO-R5
4184
4185
4186 015270 010537 001270    SVOS:  MOV     R5,SAVR5
4187 015274 010437 001266    MOV     R4,SAVR4
4188 015300 010337 001264    MOV     R3,SAVR3
4189 015304 010237 001262    MOV     R2,SAVR2
4190 015310 010137 001260    MOV     R1,SAVR1
4191 015314 010037 001256    MOV     R0,SAVR0
4192 015320 000002          RTI
4193          ;RESTORE RO-R5

```

015352
015353
015354
015355
015356
015357
015358
015359
015360
015361
015362
015363
015364
015365
015366
015367
015368
015369
015370
015371
015372
015373
015374
015375
015376
015377
015378
015379
015380
015381
015382
015383
015384
015385
015386
015387
015388
015389
015390
015391
015392
015393
015394
015395
015396
015397
015398
015399
015400
015401
015402
015403
015404
015405
015406
015407
015408
015409
015410
015411
015412
015413
015414
015415
015416
015417
015418
015419
015420
015421
015422
015423
015424
015425
015426
015427
015428
015429
015430
015431
015432
015433
015434
015435
015436
015437
015438
015439
015440
015441
015442
015443
015444
015445
015446
015447
015448
015449
015450
015451
015452
015453
015454
015455
015456
015457
015458
015459
015460
015461
015462
015463
015464
015465
015466
015467
015468
015469
015470
015471
015472
015473
015474
015475
015476
015477
015478
015479
015480
015481
015482
015483
015484
015485
015486
015487
015488
015489
015490
015491
015492
015493
015494
015495
015496
015497
015498
015499
015500
015501
015502
015503
015504
015505
015506
015507
015508
015509
015510
015511
015512
015513
015514
015515
015516
015517
015518
015519
015520
015521
015522
015523
015524
015525
015526
015527
015528
015529
015530
015531
015532
015533
015534
015535
015536
015537
015538
015539
015540
015541
015542
015543
015544
015545
015546
015547
015548
015549
015550
015551
015552
015553
015554
015555
015556
015557
015558
015559
015560
015561
015562
015563
015564
015565
015566
015567
015568
015569
015570
015571
015572
015573
015574
015575
015576
015577
015578
015579
015580
015581
015582
015583
015584
015585
015586
015587
015588
015589
015590
015591
015592
015593
015594
015595
015596
015597
015598
015599
015600
015601
015602
015603
015604
015605
015606
015607
015608
015609
015610
015611
015612
015613
015614
015615
015616
015617
015618
015619
015620
015621
015622
015623
015624
015625
015626
015627
015628
015629
015630
015631
015632
015633
015634
015635
015636
015637
015638
015639
015640
015641
015642
015643
015644
015645
015646
015647
015648
015649
015650
015651
015652
015653
015654
015655
015656
015657
015658
015659
015660
015661
015662
015663
015664
015665
015666
015667
015668
015669
015670
015671
015672
015673
015674
015675
015676
015677
015678
015679
015680
015681
015682
015683
015684
015685
015686
015687
015688
015689
015690
015691
015692
015693
015694
015695
015696
015697
015698
015699
015700
015701
015702
015703
015704
015705
015706
015707
015708
015709
015710
015711
015712
015713
015714
015715
015716
015717
015718
015719
015720
015721
015722
015723
015724
015725
015726
015727
015728
015729
015730
015731
015732
015733
015734
015735
015736
015737
015738
015739
015740
015741
015742
015743
015744
015745
015746
015747
015748
015749
015750
015751
015752
015753
015754
015755
015756
015757
015758
015759
015760
015761
015762
015763
015764
015765
015766
015767
015768
015769
015770
015771
015772
015773
015774
015775
015776
015777
015778
015779
015780
015781
015782
015783
015784
015785
015786
015787
015788
015789
015790
015791
015792
015793
015794
015795
015796
015797
015798
015799
015800
015801
015802
015803
015804
015805
015806
015807
015808
015809
015810
015811
015812
015813
015814
015815
015816
015817
015818
015819
015820
015821
015822
015823
015824
015825
015826
015827
015828
015829
015830
015831
015832
015833
015834
015835
015836
015837
015838
015839
015840
015841
015842
015843
015844
015845
015846
015847
015848
015849
015850
015851
015852
015853
015854
015855
015856
015857
015858
015859
015860
015861
015862
015863
015864
015865
015866
015867
015868
015869
015870
015871
015872
015873
015874
015875
015876
015877
015878
015879
015880
015881
015882
015883
015884
015885
015886
015887
015888
015889
015890
015891
015892
015893
015894
015895
015896
015897
015898
015899
015900
015901
015902
015903
015904
015905
015906
015907
015908
015909
015910
015911
015912
015913
015914
015915
015916
015917
015918
015919
015920
015921
015922
015923
015924
015925
015926
015927
015928
015929
015930
015931
015932
015933
015934
015935
015936
015937
015938
015939
015940
015941
015942
015943
015944
015945
015946
015947
015948
015949
015950
015951
015952
015953
015954
015955
015956
015957
015958
015959
015960
015961
015962
015963
015964
015965
015966
015967
015968
015969
015970
015971
015972
015973
015974
015975
015976
015977
015978
015979
015980
015981
015982
015983
015984
015985
015986
015987
015988
015989
015990
015991
015992
015993
015994
015995
015996
015997
015998
015999
016000

013700
013701
013702
013703
013704
013705
000002
104402
016440
010046
010146
010246
010446
010546
017601
013737
062766
012127
112127
112127
012127
012704
112705
012700
010403
042703
062703
110320
000241
006004
000241
00104
000241
006004
005305
001262
012703
114023
105337
001374
105737
001405
112723
105337
001373
105013
104402
017156
005337
001322
013737
012605

.RESOS: MOV SAVR0,R0
MOV SAVR1,R1
MOV SAVR2,R2
MOV SAVR3,R3
MOV SAVR4,R4
MOV SAVR5,R5
RTI

;CONVERT OCTAL NUMBER TO ASCII AND OUTPUT TO TELEPRINTER

.CONVR: TYPE
MCRLF
.CNVRT: MOV R0,-(SP)
MOV R1,-(SP)
MOV R2,-(SP)
MOV R3,-(SP)
MOV R4,-(SP)
MOV R5,-(SP)
MOV @12(SP),R1
MOV TEMP,TEMP3
ADD #2,12(SP)
MOV (R1)+,WRDCNT
15: MOV (R1)+,CHRCNT
MOV (R1)+,SPACNT
MOV @2(R1)+,BINWRD
25: MOV BINWRD,R4
MOV CHRCNT,R5
MOV #TEMP,R0
35: MOV R4,R3
BIC #177770,R3
ADD #060,R3
MOVB R3,(R0)+
CLC
ROR R4
CLC
ROR R4
CLC
ROR R4
CLC
ROR R4
DEC R5
BNE 35
MOV #MDATA,R3
45: MOV (R0),(R3)+
DECB CHRCNT
BNE 45
TSTB SPACNT
BEQ 65
55: MOV (R3)+,
DECB SPACNT
BNE 55
65: CLRB (R3)
TYPE
MDATA
DEC WRDCNT
15
MOV TEMP3,TEMP
MOV (SP)+,R5

001250
000012

177770
000060

017156

015574

001250 017114

4250	015562	012604				MOV	(SP)+,R4	
4251	015564	012603				MOV	(SP)+,R3	
4252	015566	012601				MOV	(SP)+,R1	
4253	015570	012600				MOV	(SP)+,R0	
4254	015572	000002				RTI		
4255	015574	000000				WRDCNT:	0	
4256	015576	000000				CHRCNT:	0	
4257		015577				SPACNT=	CHRCNT+1	
4258	015600	000000				BINWRD:	0	
4259								:TRAP DISPATCH SERVICE
4260								:ARGUMENT OF TRAP IS EXTRACTED
4261								:AND USED AS OFFSET TO OBTAIN POINTER
4262								:TO SELECTED SUBROUTINE
4263								
4264	015602	011646				.TRPSR:	MOV (SP)-(SP)	:GET PC OF RETURN
4265	015604	162716	000002			SUB	#2,(SP)	:PC OF TRAP
4266	015610	017616	000000			MOV	2(SP),(SP)	:GET TRP
4267	015614	006316			TRPOK:	ASL	(SP)	:MULTIPLY TRAP ARG BY 2
4268	015616	042716	177001			BIC	#177001,(SP)	:CLEAR UNWANTED BITS
4269	015622	062716	001314			ADD	#.TRFTAB,(SP)	:POINTER TO SUBROUTINE ADDRESS
4270	015626	017616	000000			MOV	2(SP),(SP)	:SUBROUTINE ADDRESS
4271	015632	000136				JMP	2(SP)+	:GO TO SUBROUTINE
4272								
4273								:ERROR HANDLER
4274								
4275	015634	104414				.HLT:	CKSWR	
4276	015636	032777	010000	163334		BIT	#SW12,2SWR	
4277	015644	001406				BEQ	XBX	
4278	015646	105777	163336			TSTB	2TPCSR	
4279	015652	100003				BPL	XBX	
4280	015654	112777	000207	163330		MOVB	#207,2TPDBR	
4281	015662	032777	020000	163310	XBX:	BIT	#SW13,2SWR	
4282	015670	001074				BNE	HALTS	
4283	015672	021637	001234			CMP	(SP),LSTERR	
4284	015676	001404				BEQ	1\$	
4285	015700	011637	001234			MOV	(SP),LSTERR	
4286	015704	105037	001312			CLRB	ERRFLG	
4287	015710	104406			1\$:	SAV05		
4288	015712	011605				MOV	(SP),R5	
4289	015714	162705	000002			SUB	#2,R5	
4290	015720	011504				MOV	(R5),R4	
4291	015722	006304				ASL	R4	
4292	015724	061504				ADD	(R5),R4	
4293	015726	006304				ASL	R4	
4294	015730	042704	177001			BIC	#177001,R4	
4295	015734	062704	017670			ADD	#.ERRTAB,R4	
4296	015740	012437	016032			MOV	(R4)+,ERRMSG	
4297	015744	012437	016044			MOV	(R4)+,DATAHD	
4298	015750	011437	016056			MOV	(R4),DATABP	
4299	015754	105737	001312			TSTB	ERRFLG	
4300	015760	001403				BEQ	TYPMSG	
4301	015762	005737	016056			TST	DATABP	
4302	015766	001027				BNE	TYPDAT	
4303	015770	104402			TYPMSG:	TYPE		
4304	015772	016717				MTSTN		
4305	015774	104411				CNVRT		

4306	015776	016156					XTSTN	
4307	016000	104402					TYPE	
4308	016002	017005					MERRPC	
4309	016004	104411					CNVRT	
4310	016006	016150					ERTAB0	
4311	016010	104402					TYPE	
4312	016012	016440					MCRLF	
4313	016014	112737	177777	001312			MOVB	#-1,ERRFLG
4314	016022	005737	016032				TST	ERRMSG
4315	016026	001402					BEQ	WRKO.FM
4316	016030	104402					TYPE	
4317	016032	000000				ERRMSG:	0	
4318	016034					WRKO.FM:		
4319	016034	005737	016044			TST	DATAHD	
4320	016040	001402				BEQ	TYPDAT	
4321	016042	104402				TYPE		
4322	016044	000000				DATAHD:	0	
4323	016046	005737	016056			TYPDAT:	TST	DATABP
4324	016052	001402					BEQ	RESREG
4325	016054	104410					CONVRT	
4326	016056	000000				DATABP:	0	
4327	016060	104407				RESREG:	RES05	
4328	016062	005777	163112			HALTS:	TST	DSWR
4329	016066	100005					BPL	EXITER
4330	016070	010046					PUSHRO	
4331	016072	016600	000002				MOV	2(SP),RO
4332	016076	000000					HALT	
4333	016100	012600					POPPO	
4334	016102	104414				EXITER:	CKSWR	
4335	016104	005237	001232				INC	ERRCNT
4336	016110	032777	000400	163062			BIT	#SW08,DSWR
4337	016116	001007					BNE	1\$
4338	016120	032777	002000	163052			BIT	#SW10,DSWR
4339	016126	001407					BEQ	2\$
4340	016130	013737	001216	001214			MOV	NEXT,RETURN
4341	016136	012706	001200			1\$:	MOV	#STACK,SP
4342	016142	000177	163046				JMP	QRETURN
4343	016146	000002				2\$:	RTI	
4344	016150	000001				ERTAB0:	1	
4345	016152	006	002				.BYTE	6,2
4346	016154	001274					SAVPC	
4347	016156	000001				XTSTN:	1	
4348	016160	003	002				.BYTE	3,2
4349	016162	001226					TSTNO	
4350							;ENTER HERE ON POWER FAILURE	
4351								
4352								
4353	016164					.PFAIL:		
4354	016164	012737	016176	000024			MOV	#RESTART,24
4355	016172	000000					HALT	;SET UP FOR POWER UP TRAP
4356	016174	000777					BR	;HALT ON POWER DOWN NORMAL
4357								
4358							;PROCESSOR WILL TRAP HERE WHEN POWER IS RESTORED	
4359								
4360	016176					RESTAR:		
4361	016176	012737	016164	000024			MOV	#.PFAIL,24
								;SET UP FOR POWER FAILURE

0220A MACY11 27.732) 24-SEP-76 10:03 PAGE 87
0220AB.F11 GENERAL UTILITIES (TYPE OUT,ERROR,SCOPE,ETC.)

4362	016204	012706	001200	MOV	#STACK, SP
4363	016210	005037	017114	CLR	TEMP
4364	016214	005237	017114	INC	TEMP
4365	016220	001375		BNE	.-4
4366	016222	104402		TYPE	
4367	016224	016442		MPFAIL	
4368	016226	104411		CNVRT	
4369	016230	016252		PFTAB	
4370	016232	005037	001312	CLR	ERRFLG
4371	016236	005037	001234	CLR	LSTERR
4372	016242	104412		MSTCLR	
4373	016244	104413		MEMCLR	
4374	016246	000177	162742	JMP	QRETURN
4375	016252	000001		PFTAB:	1
4376	016254	003	002	.BYTE	3,2
4377	016256	001226		TSTNO	

```

;CHECK SWITCH REGISTER ROUTINE. CHECKS FOR IG TO ALLOW CHANGING
:OF LOC.176.
:LOCATIONS USED:
RDSW: .WORD 0

```

4386	016262	005737	000042	.CKSWR:	TST	Q#42	
4387	016266	001042			BNE	OUT	
4388	016270	022737	000176	001200	CMP	#SWREG, SWR	:SOFTWARE SWITCH REGISTER PRESENT
4389	016276	001036			BNE	OUT	:NO, GET OUT
4390	016300	105777	162700		TSTB	QTKCSR	:YES, WAIT FOR
4391	016304	100033			BPL	OUT	:READY, GET CHARACTER
4392	016306	017737	162674	014720	MOV	QTKDBR, .MSG	:AND STRIP OFF
4393	016314	042737	177600	014720	BIC	#177600, .MSG	:THE GARBAGE
4394	016322	122737	000007	014720	CMPB	#7, .MSG	:IS IT A <IG>
4395	016330	001021			BNE	OUT	
4396	016332	104402	016410		TYPE, %CNTG		
4397	016336	005137	016260		.CNTLU:	COM	Q#RDSW
4398	016342	104402	016414			TYPE, %MSWR	
4399	016346	104411	016402			CNVRT, %SWREGC	
4400	016352	104403	016423			INSTR, %MNEW	
4401	016356	104405				PARAM	
4402	016360	000000				0	
4403	016362	177777				177777	
4404	016364	000176				SWREG	
4405	016366	000	001		.BYTE	0,1	
4406	016370	104402	016440			TYPE, %CRLF	
4407	016374	005037	016260		OUT:	CLR	Q#RDSW
4408	016400	000002				RTI	
4409	016402	000001			SWREGC:	1	
4410	016404	006	002		.BYTE	6,2	
4411	016406	000176				SWREG	
4412	016410	057377	000107		%CNTG:	.ASCIZ	<377>/IG/
4413	016414	051777	051127	020075	%MSWR:	.ASCIZ	<377>/SWR= /
4414	016422	000					
4415	016423	040	047040	053505	%MNEW:	.ASCIZ	/ NEW= /
4416	016430	020075	000				
4417		016434			.EVEN		

4418	016434	020040	000077		MGM: .ASCIZ / ? /
4419	016440	000377			MCRLF: .ASCIZ <377>
4420	016442	050377	051127	043040	MPFAIL: .ASCIZ <377> / PWR FAILED. RESTART AT TEST /
4421	016450	044501	042514	027104	
4422	016456	051040	051505	040524	
4423	016464	052122	040440	020124	
4424	016472	042524	052123	000040	
4425	016500	042777	042116	050040	MEPASS: .ASCIZ <377> / END PASS DZDQA /
4426	016506	051501	020123	055104	
4427	016514	050504	020101	000040	
4428	016522	051377	000		MR: .ASCIZ <377> / R /
4429	016525	377	051120	043517	MERR2: .ASCIZ <377> / PROGRAM INDICATES NO DEVICES PRESENT. /
4430	016532	040522	020115	047111	
4431	016540	044504	040503	042524	
4432	016546	020123	047516	042040	
4433	016554	053105	041511	051505	
4434	016562	050040	042522	042523	
4435	016570	052116	000056		
4436	016574	044777	051516	043125	MERR3: .ASCIZ <377> / INSUFFICIENT DATA! /
4437	016602	044506	044503	047105	
4438	016610	020124	040504	040524	
4439	016616	000041			
4440	016620	052377	051505	020124	MTSTPC: .ASCIZ <377> / TEST PC - /
4441	016626	041520	000055		
4442	016632	046377	041517	020113	MLOCK: .ASCIZ <377> / LOCK ON SELECTED TEST /
4443	016640	047117	051440	046105	
4444	016646	041505	042524	020104	
4445	016654	042524	052123	000	
4446	016661	103	051123	020072	MCSRX: .ASCIZ / CSR: /
4447	016666	000			
4448	016667	126	041505	020072	MVECX: .ASCIZ / VEC: /
4449	016674	000			
4450	016675	120	051501	042523	MPASSX: .ASCIZ / PASSES: /
4451	016702	035123	000040		
4452	016706	051105	047522	051522	MERRX: .ASCIZ / ERRORS: /
4453	016714	020072	000		
4454	016717	377	052377	051505	MTSTN: .ASCIZ <377><377> / TEST NO: /
4455	016724	020124	047516	020072	
4456	016732	000			
4457	016733	377	042523	020124	MNEW: .ASCIZ <377> / SET SWITCH REG TO DQ11'S DESIRED ACTIVE. /
4458	016740	053523	052111	044103	
4459	016746	051040	043505	052040	
4460	016754	020117	050504	030461	
4461	016762	051447	042040	051505	
4462	016770	051111	042105	040440	
4463	016776	052103	053111	027105	
4464	017004	000			
4465	017005	120	035103	000040	MERRPC: .ASCIZ / PC: /
4466	017012	046777	050101	047440	XHEAD: .ASCIZ <377> / MAP OF DQ11 STATUS / <377>
4467	017020	020106	050504	030461	
4468	017026	051440	040524	052524	
4469	017034	177523	000		
4470		017040			.EVEN
4471	017040	000002			XSTATQ: 2
4472	017042	006	003		.BYTE 6.3
4473	017044	001244			TEMP1

K07

DZDQA MACY11 27(732) 24-SEP-76 10:03 PAGE 89
DZDJAB.P11 GENERAL UTILITIES (TYPE OUT.ERROR,SCOPE,ETC.)

4474	017046	006	002		.BYTE 6,2
4475	017050	001246			TEMP2
4476				.EVEN	
4477					
4478					:BUFFERS FOR INPUT-OUTPUT
4479					
4480	017052	000000		INBUF:	0
4481		017114		.=.+40	
4482	017114	000000		TEMP:	0
4483		017156		.=.+40	
4484	017156	000000		MDATA:	0
4485		017220		.=.+40	

4486	017220	000002			.MEMCLR:	RTI
4487	017222	000002			.MSTCLR:	RTI
4488						:TABLE OF ERROR MESSAGES AND ERROR DATA POINTERS
	017224	042101	051104	051505	EM0:	.ASCIZ /ADDRESS SELECT ERROR-TIMEOUT/
	017261	120	044522	040515	EM1:	.ASCIZ /PRIMARY REG ADDRESSING ERROR/
	017316	042522	042503	053111	EM2:	.ASCIZ /RECEIVER CONTROL REG DATA ERROR/
	017356	051124	047101	046523	EM3:	.ASCIZ /TRANSMITTER CONTROL REG DATA ERROR/
	017421	105	051122	051117	EM4:	.ASCIZ /ERROR REG DATA ERROR/
	017446	051777	041505	047117	EM5:	.ASCIZ <377>/SECONDARY REG ADDRESS ERROR/
	017503	123	041505	047117	EM6:	.ASCIZ /SECONDARY REG DATA ERROR/
	017534	051377	043505	051511	DH0:	.ASCIZ <377>/REGISTER ADDRESSED/
	017550	042777	050130	041505	DH1:	.ASCIZ <377>/EXPECTED RECEIVED REG ADDRESS/
	017621	377	054105	042520	DH2:	.ASCIZ <377>/EXPECTED RECEIVED SEC ADR SEC REG/
					.EVEN	

4489	017670	017224			.ERRTAB:EM0
4490	017672	017534			DH0
4491	017674	017750			DT0
4492	017676	017261			EM1
4493	017700	017560			DH1
4494	017702	017756			DT1
4495	017704	017316			EM2
4496	017706	017560			DH1
4497	017710	017756			DT1
4498	017712	017356			EM3
4499	017714	017560			DH1
4500	017716	017756			DT1
4501	017720	017421			EM4
4502	017722	017560			DH1
4503	017724	017756			DT1
4504	017726	000000			0
4505	017730	000000			0
4506	017732	000000			0
4507	017734	017503			EM6
4508	017736	017621			DH2
4509	017740	017774			DT2
4510	017742	017446			EM5
4511	017744	017621			DH2
4512	017746	017774			DT2
4513					
4514	017750	000001			DT0:
4515	017752	006	000		.BYTE 6,0
4516	017754	001270			SAVRS
4517	017756	000003			DT1:
4518	017760	006	004		.BYTE 6,4
4519	017762	001270			SAVRS
4520	017764	006	004		.BYTE 6,4
4521	017766	001266			SAVR4
4522	017770	006	000		.BYTE 6,0
4523	017772	001264			SAVR3
4524	017774	000004			DT2:
4525	017776	006	004		.BYTE 6,4
4526	020000	001270			SAVRS
4527	020002	006	004		.BYTE 6,4
4528	020004	001266			SAVR4
4529	020006	006	004		.BYTE 6,4

4530	020010	001372			DWSEC
4531	020012	002	000	.BYTE	2,0
4532	020014	001264			SAVR3
4533					:DATA TABLE FOR SECONDARY REGISTER ADDRESSING TEST
4534					
4535	020016	000000		DATAB:	0
4536	020020	010421			10421
4537	020022	021042			21042
4538	020024	031463			31463
4539	020026	042104			42104
4540	020030	052525			52525
4541	020032	063146			63146
4542	020034	073567			73567
4543	020036	104210			104210
4544	020040	114631			114631
4545	020042	005212			5212
4546	020044	000000			0
4547	020046	146314			146314
4548	020050	000000			0
4549	020052	000000			0
4550	020054	177777			177777
4551		000001		.END	

1317	2202	* * * * *	* * * * *	* * * * *	1317
1315	* 587	* * * * *	* * * * *	* * * * *	911
1255	129	* * * * *	* * * * *	* * * * *	610
1264	* 001	* * * * *	* * * * *	* * * * *	959
1190	118	* * * * *	* * * * *	* * * * *	1221
1020	098	* * * * *	* * * * *	* * * * *	303
910	001	* * * * *	* * * * *	* * * * *	956
810	001	* * * * *	* * * * *	* * * * *	163
710	001	* * * * *	* * * * *	* * * * *	163
610	001	* * * * *	* * * * *	* * * * *	163
510	001	* * * * *	* * * * *	* * * * *	163
410	001	* * * * *	* * * * *	* * * * *	163
310	001	* * * * *	* * * * *	* * * * *	163
210	001	* * * * *	* * * * *	* * * * *	163
110	001	* * * * *	* * * * *	* * * * *	163
010	001	* * * * *	* * * * *	* * * * *	163

DZ02A MACY11 27(732) 24-SEP-76 10:03 PAGE 99
DZ02AB.P11 CROSS REFERENCE TABLE -- USER SYMBOLS

SAVR2	001262	1080#	4188*	4197											
SAVR3	001264	1081#	4187*	4199	4523	4532									
SAVR4	001266	1082#	4186*	4199	4521	4528									
SAVR5	001270	1083#	4185*	4200	4516	4519	4526								
SAVSP	001272	1084#													
SAVOS	= 104406	1119#	4287												
SCOPE	= 104400	1107#	1378	1398	1418	1438	1487	1515	1543	1571	1539	1627	1655	1685	
		1713	1741	1769	1798	1832	1860	1888	1920	1954	1987	2019	2051	2089	
		2136	2169	2191	2225	2259	2291	2324	2357	2390	2423	2456	2488	2520	
		2552	2584	2620	2660	2701	2733	2763	2793	2823	2853	2883	2913	2943	
		2973	3003	3033	3063	3093	3123	3153	3183	3213	3243	3273	3303	3333	
		3353	3393	3423	3453	3483	3519	3549	3579	3609	3639	3669	3699	3729	
		3759	3789	3819	3849	3879	3909	3939	3969						
		3999													
SCOPE1	= 104401	1109#	2615	2655	2696										
SEGB	= 000014	543#													
SP	= 000036	578#	946	948	949*	1031*	1204*	1224*	1225*	1230	1233	1234	1279*	1375*	
		1395*	1415*	1435*	2137*	2141	4045*	4055*	4060*	4061	4062*	4079	4094*	4095*	
		4086	4087*	4108*	4109*	4116	4117	4122*	4123*	4124	4130*	4170	4171	4191	
		4207*	4208*	4209*	4210*	4211*	4212	4214*	4249	4250	4251	4252	4253	4264*	
		4265*	4266*	4267*	4268*	4269*	4270*	4271	4283	4285	4288	4331*	4341*	4352*	
		4217*	4238	4241*	4257*										
SPACNT	= 015577	586#	1204	1279	1375	1395	1415	1435	4341	4362					
STACK	= 001200	1095#	1207*												
STFLG	001311	4185#													
SVOS	015270	1049#	1222*	1227	1231*	1237	1240	1251	1258	1264	1283	1291	4029	4036	
SWR	001200	4053#	4065	4276	4281	4328	4335	4338	4388						
SWREG	000176	956#	1231	1237	4388	4404	4411								
SWREGC	016402	4399#	4409#												
SW00	= 000001	566#	1251												
SW01	= 000002	565#	1291												
SW02	= 000004	564#													
SW03	= 000010	563#													
SW04	= 000020	562#													
SW05	= 000040	561#													
SW06	= 000100	560#													
SW08	= 000400	559#	4336												
SW09	= 001000	558#	4053												
SW10	= 002000	557#	4338												
SW11	= 004000	556#	4036												
SW12	= 010000	555#	4065	4276											
SW13	= 020000	554#	4281												
SW14	= 040000	553#													
SW15	= 100000	552#													
SYNBIT	= 100000	625#	978												
SYNC.	= 000011	640#													
TEMP	017114	4212#	4221	4248*	4362*	4364*	4482#								
TEMP1	001244	935#	936*	1073#	1244*	1245	1249*	4473							
TEMP2	001246	1074#	1245*	4475											
TEMP3	001250	1075#	4213*	4248											
TEMP4	001252	1076#													
TEMP5	001254	1077#													
TKCSR	001204	1051#	4032	4092	4390										
TKCER	001206	1052#	4034	4094	4102	4392									
TLAST	= 014160	1297	3971#												
TPCR	001210	1053#	4069	4072	4075	4103	4278								
TPCER	001212	1054#	4071*	4074*	4077*	4102*	4280*								

001-17	002-17	003-17	004-17	005-17	006-17	007-17	008-17	009-17	010-17	011-17	012-17	013-17	014-17	015-17	016-17	017-17	018-17	019-17	020-17	021-17	022-17	023-17	024-17	025-17	026-17	027-17	028-17	029-17	030-17	031-17	032-17	033-17	034-17	035-17	036-17	037-17	038-17	039-17	040-17	041-17	042-17	043-17	044-17	045-17	046-17	047-17	048-17	049-17	050-17	051-17	052-17	053-17	054-17	055-17	056-17	057-17	058-17	059-17	060-17	061-17	062-17	063-17	064-17	065-17	066-17	067-17	068-17	069-17	070-17	071-17	072-17	073-17	074-17	075-17	076-17	077-17	078-17	079-17	080-17	081-17	082-17	083-17	084-17	085-17	086-17	087-17	088-17	089-17	090-17	091-17	092-17	093-17	094-17	095-17	096-17	097-17	098-17	099-17	100-17
--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------

001-17
 002-17
 003-17
 004-17
 005-17
 006-17
 007-17
 008-17
 009-17
 010-17
 011-17
 012-17
 013-17
 014-17
 015-17
 016-17
 017-17
 018-17
 019-17
 020-17
 021-17
 022-17
 023-17
 024-17
 025-17
 026-17
 027-17
 028-17
 029-17
 030-17
 031-17
 032-17
 033-17
 034-17
 035-17
 036-17
 037-17
 038-17
 039-17
 040-17
 041-17
 042-17
 043-17
 044-17
 045-17
 046-17
 047-17
 048-17
 049-17
 050-17
 051-17
 052-17
 053-17
 054-17
 055-17
 056-17
 057-17
 058-17
 059-17
 060-17
 061-17
 062-17
 063-17
 064-17
 065-17
 066-17
 067-17
 068-17
 069-17
 070-17
 071-17
 072-17
 073-17
 074-17
 075-17
 076-17
 077-17
 078-17
 079-17
 080-17
 081-17
 082-17
 083-17
 084-17
 085-17
 086-17
 087-17
 088-17
 089-17
 090-17
 091-17
 092-17
 093-17
 094-17
 095-17
 096-17
 097-17
 098-17
 099-17
 100-17

2714 2925 3164 3215 3500 3711 3950	2715 2954 3165 3224 3501 3740 3951	2744 2955 3194 3244 3530 3741	2745 2984 3195 3245 3531 3770 3970	2774 2985 3214 3264 3560 3771	2775 3014 3224 3274 3561 3800	2804 3015 3225 3275 3590 3801	2805 3044 3244 3294 3591 3830	2647 2801 3050 3264 3550 3861 3991	2676 2804 3051 3265 3551 3890 4020	2677 2805 3052 3266 3552 3891 4021	2678 2806 3053 3267 3553 3892 4022	2687 2924 3135 3214 3465 3710 3921 4135	2714 2925 3164 3215 3500 3711 3950	2715 2954 3165 3224 3501 3740 3951	2744 2955 3194 3244 3530 3741	2745 2984 3195 3245 3531 3770 3970	2774 2985 3214 3264 3560 3771	2775 3014 3224 3274 3561 3800	2804 3015 3225 3275 3590 3801	2805 3044 3244 3294 3591 3830	2647 2801 3050 3264 3550 3861 3991	2676 2804 3051 3265 3551 3890 4020	2677 2805 3052 3266 3552 3891 4021	2678 2806 3053 3267 3553 3892 4022	2687 2924 3135 3214 3465 3710 3921 4135	2714 2925 3164 3215 3500 3711 3950	2715 2954 3165 3224 3501 3740 3951	2744 2955 3194 3244 3530 3741	2745 2984 3195 3245 3531 3770 3970	2774 2985 3214 3264 3560 3771	2775 3014 3224 3274 3561 3800	2804 3015 3225 3275 3590 3801	2805 3044 3244 3294 3591 3830
--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--

10

1157

MACRO

G09

DZDQA MACY11 271732 24-SEP-75 10:03 PAGE 114
DZDQAB.P11 CROSS REFERENCE TABLE -- PERMANENT SYMBOLS

	4026	4486
.TITLE	549	
.WORD	919	4383

ERRORS DETECTED: 0
DEFAULT GLOBALS GENERATED: 0

*.DZDQAB.SEG/SOL/CRF/PAGNUM/NL:TOC+UNIV.P11.DZDQAB.P11
RUN-TIME: 45 62 8 SECONDS
RUN-TIME RATIO: 333/118=2.8
CORE USED: 21K (41 PAGES)

