

**DV11**

BASIC RIW + ROM INSTRUCTION

**MD-11-DZDVA-B**

EP DZDVA B-DLA

OCT 1976

COPYRIGHT ©1976

FICHE 1 OF 1

**digital**  
Made in U.S.A.



.REFM 3

## IDENTIFICATION

PRODUCT CODE:	MAINDEC-11-020VA-3-C
PRODUCT NAME:	BASIC R/W TEST AND ROM INSTRUCTION EXERCISER
DATE RELEASED:	21-APRIL-76
MAINTAINER:	DIAGNOSTICS
AUTHOR:	JOHN EGOLF

THE INFORMATION IN THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY DIGITAL EQUIPMENT CORPORATION. DIGITAL EQUIPMENT CORPORATION ASSUMES NO RESPONSIBILITY FOR ANY ERRORS THAT MAY APPEAR IN THIS DOCUMENT.

THE SOFTWARE DESCRIBED IN THIS DOCUMENT IS FURNISHED UNDER A LICENSE AND MAY ONLY BE USED OR COPIED IN ACCORDANCE WITH THE TERMS OF SUCH LICENSE.

DIGITAL EQUIPMENT CORPORATION ASSUMES NO RESPONSIBILITY FOR THE USE OR RELIABILITY OF THE SOFTWARE OR EQUIPMENT THAT IS NOT SUPPLIED BY DIGITAL.

COPYRIGHT (C) 1975,1976 DIGITAL EQUIPMENT CORPORATION

## 1. ABSTRACT

THE FUNCTION OF THE DV11 DIAGNOSTICS ARE TO VERIFY THAT THE OPTION SELECTED ACCORDING TO SPECIFICATIONS. THE DIAGNOSTICS VERIFY THAT THERE ARE NO MALFUNCTIONS AND THE ALL OPERATIONS OF THE DV11 ARE CORRECT IN THE DV11 ENVIRONMENT.

THE DZDVA MAY BE SET TO ALERT DIAGNOSTICS AS TO THE DV11 CONFIGURATION BY LOADING THE "TOPAL" PROGRAM (DZDVE11). ALL BUTTONS SHOULD BE PROGRAMMED AND THEN EACH DIAGNOSTIC WILL "OVERLAY" THESE PARAMETERS WHICH ARE STORED IN THE "STATUS TABLE" (SEE SECTION 8.4A). THE ALTERNATIVE TO "TOPAL" PROGRAM IS "AUTO SIZING" (SEE SECTION 8.5).

DZDVA DOES R/W TESTS ON BOTH PRIMARY REGISTERS AND ALL SECONDARY REGISTERS. TESTS ARE MADE TO VERIFY THAT NO INTERACTION BETWEEN SECONDARY REGISTERS OF ANY LINES EXISTS. DZDVA ALSO EXERCISES ROM CODE INSTRUCTIONS AND VERIFIES INTERNAL REGISTERS USED BY THE PROCESSOR. INTERRUPTS AND NTRS ARE ALSO TESTED IN THIS CYCLOPS. NOTE: FOR EASE OF DIAGNOSIS, ALL (4) LINE CARDS MAY BE PULLED OUT OF THE SYSTEM UNIT AS MAY THE TWO MODEM CONTROL MODULES. ALSO THE DIAGNOSTIC IN NO WAY READS OR USES THE ROMS THAT ARE IN THE DV11.

CURRENTLY THERE ARE SIX OFF LINE DIAGNOSTICS THAT ARE TO BE RUN IN SEQUENTIAL TO INSURE THAT IF AN ERROR SHOULD OCCUR IT WILL BE DETECTED IN THE EARLY STAGE AND INSURING THAT DIAGNOSIS OF ERROR WILL BE IMMEDIATE TO THE PROBLEM. ADDITIONAL DIAGNOSTICS MAY BE ADDED IN THE FUTURE.

THE SIX DIAGNOSTICS ARE:

1. DZDVF [REV1] ROM TEST AND ROM INSTRUCTION EXERCISER.
2. DZDVF [REV1] LINE CARD TESTS.
3. DZDVF [REV1] RUNNING ROM TESTS PART 1.
4. DZDVF [REV1] MODEM CONTROL AND CABLE TESTS PLUS MANUAL PARAMETER (TOPAL PROGRAM)
5. DZDVF [REV1] ASYNCHRONOUS LINE CARD TESTS.

## 2. REQUIREMENTS

### 2.1 EQUIPMENT

- 1. ANY PDP11 FAMILY CPU (WITH MINIMUM 8K MEMORY)
- 2. 16K WORD EQUIVALENT
- 3. 1 MUX CONTROL UNIT
- 4. ONE OF THE FOLLOWING:
  - DV11-2 WITH 4 SYNC MODULES
  - DV11-2 WITH 3 SYNC LINES, 1 ASYNC LINES

2.2 STORAGE

PROGRAM WILL USE ALL 8K OF MEMORY EXCEPT WHERE ASL AND BOOTSTRAP LOCATED.  
LOCATION 1600 THRU 1700 ARE ESPECIALLY TO BE NOTED AND TO BE  
UNTOUCHED BY OPERATOR AFTER OWN INITIAL PROGRAM HAS BEEN EXECUTED;  
IF AUTO SIZING HAS BEEN DONE.

3. LOADING PROCEDURE

3.1 METHOD

ALL PROGRAMS ARE IN ABSOLUTE FORMAT AND ARE LOADED USING THE ABSOLUTE  
LOADER. NOTE: IF THE DIAGNOSTICS ARE ON A MEDIA SUCH AS 25%  
TAPE OR CASSETTE FOLLOW INSTRUCTIONS FOR THE MODE WHICH  
HAS BEEN PROVIDED ON THAT SPECIFIC MEDIA.

ABSOLUTE LOADER STARTING ADDRESS +500

MEMORY + SIZE

REGISTERS	12
POINTERS	12
INDEXES	12
BASES	12

- 3.1.1 PLACE ADDRESS OF ABS. LOADER INTO BASE REGISTER.  
(ALSO PLACE "HALT SW UP")
- 3.1.2 DEPRESS "LOAD ADDRESS" KEY ON CONSOLE AND RELEASE.
- 3.1.3 DEPRESS "START" KEY ON CONSOLE AND RELEASE. PROGRAM IS NOW BEING  
LOADING INTO CPU.

EO1

4. STARTING PROCEDURE

- a. SET SWITCH REGISTER TO 000200
- b. DEPRESS "LOAD ADDRESS" KEY AND RELEASE
- c. SET SWR TO ZERO FOR "AUTO SIZING" OR LEAVE  
LEAVE SWR BIT 7=1 TO USE EXISTING PARAMETERS SET UP BY DV11 TEST  
PROGRAM OR A PREVIOUSLY RUN DV11 DIAGNOSTIC THAT USED THE AUTO  
SIZING. (SECTION 7.2 AND 8.4, 8.6 MAY BE HELPFUL)
- d. DEPRESS "START KEY" AND RELEASE. THE PROGRAM WILL TYPE MAINTAIN NAME  
AND PROGRAM NAME "LIF". THIS WAS THE FIRST START UP OF THE PROGRAM AND  
ALSO THE FOLLOWING:

"MAP OF DV11 STATUS"

1500	1750000
1600	0000300
1700	0000000
1800	0000000
1900	0000000
2000	0000000
2100	0000000
2200	0000000
2300	0000000
2400	0000000
2500	0000000
2600	0000000
2700	0000000
2800	0000000
2900	0000000
3000	0000000
3100	0000000
3200	0000000
3300	0000000
3400	0000000
3500	0000000
3600	0000000
3700	0000000
3800	0000000
3900	0000000
4000	0000000
4100	0000000
4200	0000000
4300	0000000
4400	0000000
4500	0000000
4600	0000000
4700	0000000
4800	0000000
4900	0000000
5000	0000000
5100	0000000
5200	0000000
5300	0000000
5400	0000000
5500	0000000
5600	0000000
5700	0000000
5800	0000000
5900	0000000
6000	0000000
6100	0000000
6200	0000000
6300	0000000
6400	0000000
6500	0000000
6600	0000000
6700	0000000
6800	0000000
6900	0000000
7000	0000000
7100	0000000
7200	0000000
7300	0000000
7400	0000000
7500	0000000
7600	0000000
7700	0000000
7800	0000000
7900	0000000
8000	0000000
8100	0000000
8200	0000000
8300	0000000
8400	0000000
8500	0000000
8600	0000000
8700	0000000
8800	0000000
8900	0000000
9000	0000000
9100	0000000
9200	0000000
9300	0000000
9400	0000000
9500	0000000
9600	0000000
9700	0000000
9800	0000000
9900	0000000
10000	0000000
10100	0000000
10200	0000000
10300	0000000
10400	0000000
10500	0000000
10600	0000000
10700	0000000
10800	0000000
10900	0000000
11000	0000000
11100	0000000
11200	0000000
11300	0000000
11400	0000000
11500	0000000
11600	0000000
11700	0000000
11800	0000000
11900	0000000
12000	0000000
12100	0000000
12200	0000000
12300	0000000
12400	0000000
12500	0000000
12600	0000000
12700	0000000
12800	0000000
12900	0000000
13000	0000000
13100	0000000
13200	0000000
13300	0000000
13400	0000000
13500	0000000
13600	0000000
13700	0000000
13800	0000000
13900	0000000
14000	0000000
14100	0000000
14200	0000000
14300	0000000
14400	0000000
14500	0000000
14600	0000000
14700	0000000
14800	0000000
14900	0000000
15000	0000000
15100	0000000
15200	0000000
15300	0000000
15400	0000000
15500	0000000
15600	0000000
15700	0000000
15800	0000000
15900	0000000
16000	0000000
16100	0000000
16200	0000000
16300	0000000
16400	0000000
16500	0000000
16600	0000000
16700	0000000
16800	0000000
16900	0000000
17000	0000000
17100	0000000
17200	0000000
17300	0000000
17400	0000000
17500	0000000
17600	0000000
17700	0000000
17800	0000000
17900	0000000
18000	0000000
18100	0000000
18200	0000000
18300	0000000
18400	0000000
18500	0000000
18600	0000000
18700	0000000
18800	0000000
18900	0000000
19000	0000000
19100	0000000
19200	0000000
19300	0000000
19400	0000000
19500	0000000
19600	0000000
19700	0000000
19800	0000000
19900	0000000
20000	0000000
20100	0000000
20200	0000000
20300	0000000
20400	0000000
20500	0000000
20600	0000000
20700	0000000
20800	0000000
20900	0000000
21000	0000000
21100	0000000
21200	0000000
21300	0000000
21400	0000000
21500	0000000
21600	0000000
21700	0000000
21800	0000000
21900	0000000
22000	0000000
22100	0000000
22200	0000000
22300	0000000
22400	0000000
22500	0000000
22600	0000000
22700	0000000
22800	0000000
22900	0000000
23000	0000000
23100	0000000
23200	0000000
23300	0000000
23400	0000000
23500	0000000
23600	0000000
23700	0000000
23800	0000000
23900	0000000
24000	0000000
24100	0000000
24200	0000000
24300	0000000
24400	0000000
24500	0000000
24600	0000000
24700	0000000
24800	0000000
24900	0000000
25000	0000000
25100	0000000
25200	0000000
25300	0000000
25400	0000000
25500	0000000
25600	0000000
25700	0000000
25800	0000000
25900	0000000
26000	0000000
26100	0000000
26200	0000000
26300	0000000
26400	0000000
26500	0000000
26600	0000000
26700	0000000
26800	0000000
26900	0000000
27000	0000000
27100	0000000
27200	0000000
27300	0000000
27400	0000000
27500	0000000
27600	0000000
27700	0000000
27800	0000000
27900	0000000
28000	0000000
28100	0000000
28200	0000000
28300	0000000
28400	0000000
28500	0000000
28600	0000000
28700	0000000
28800	0000000
28900	0000000
29000	0000000
29100	0000000
29200	0000000
29300	0000000
29400	0000000
29500	0000000
29600	0000000
29700	0000000
29800	0000000
29900	0000000
30000</	

#### 4.1.2 SWITCH REGISTER RESTRICTIONS

SW 00 RESELECT DV11'S DESIRED ACTIVE. PLEASE NOTE THAT A MESSAGE IS TYPED OUT FOR SETTING THE SWITCH REGISTER EQUAL TO DV11'S DESIRED ACTIVE. THIS MEANS IF THE SYSTEM HAS FOUR DV11'S, DV11:00,01,02,03 WILL BE SET IN LOC 'DVACTV' FROM THE SWITCH REGISTER. USING THIS SWITCH(SW00) ALTERS THAT LOCATION; THEREFORE IF FOUR DV11'S ARE IN THE SYSTEM \*\*\*DO NOT\*\*\* SET SWITCHES GREATER THAN SW 03 IN THE UP POSITION. THIS WOULD BE A FATAL ERROR. DO NOT SELECT MORE ACTIVE DV11'S THAN HAS BEEN GIVEN INFORMATION ABOUT IN TRIAL PROGRAM.

METHOD: a:  
1. LOAD ADDRESS 200  
2. START WITH SW 00=1  
3. PROGRAM WILL TYPE MESSAGE  
4. SET THE BINARY NUMBER OF DV11'S DESIRED ACTIVE. EXAMPLE: 1=1 DV11: 3=2 DV11: 7=3 DV11: 17=4 DV11 37=5 DV11 ETC. PRESS  
5. CONTINUE.  
6. NUMBER (IF VALID) WILL BE IN DATA LIGHTS (EXCLUDING 11/CS)  
SET WITH ANY OTHER SWITCH SETTINGS DESIRED. PRESS CONTINUE.

SW 01 RESTART PROGRAM AT SELECTED TEST. IT IS STRONGLY SUGGESTED THAT AT LEAST ONE PASS HAS BEEN MADE BEFORE TRYING TO SELECT A TEST THAT IS NOT IN THE ORDER OF SEQUENCE. THE REASON BEING THAT THE PROGRAM HAS TO CLEAR AREAS AND SET UP PARAMETERS. ALSO WHEN A TEST IS SELECTED ALWAYS START AT THE VERY BEGINNING OF THAT TEST.

SW 09 LOOP ON CURRENT DATA: THIS SWITCH WILL ONLY WORK IF CALLING UP IN THAT TEST. THE REASON BEING THAT MOST TESTS SEND BLOCS OF DIFFERENT DATA TO BE SENT OR RECEIVED ALL AT ONCE THUS IN BLOCK DATA: ONE PATTERN CAN'T BE SINGLED OUT.

#### 4.1.3 SWITCH REGISTER PRIORITY'S

##### ERROR SWITCHES

1. SW 12 DELETE PRINT OUT/BELL ON ERROR.
2. SW 13 DELETE ERROR PRINTOUT.
3. SW 15 HALT ON THE ERROR.
4. SW 08 GOTO BEGINNING OF THE TEST(ON ERROR).
5. SW 10 GOTO NEXT TEST(ON ERROR).

##### SCOPE SWITCHES

1. SW 09 (IF ENABLED BY 'SCOPI') ON AN ERROR: IF AN '\*' IS PRINTED IN FRONT OF THE TEST NO. (EX. \*TEST NO. 10) SW09 IS INCORPORATED IN THAT TEST AND THEREFORE SW09 IS \*USUALLY\* THE BEST SWITCH FOR THE SCOPE LOOP (SW14=0, SW10=0, SW09=1, SW08=0). IF SW09 IS NOT ENABLED; AND THERE IS A \*HARD\* ERROR (CONSTANT); SW08 IS BEST.  
(SW14=1,0, SW10=0, SW09=0, SW08=1). FOR INTERMITTEMT ERRORS: SW14=1 WILL LOOP ON TEST REGARDLESS OF ERROR OR NOT  
(SW14=1, SW10=0, SW09=0, SW08=1,0)

2. SW 14
3. SW 11

#### 4.2 STARTING ADDRESS

STARTING ADDRESS IS AT 000200 THERE ARE NO OTHER STARTING ADDRESSES FOR THE DV11 DIAGNOSTICS PREVIOUSLY MENTIONED EXCEPT FOR DDV6 WHICH IS: 000200 FOR THE MODEM CONTROL AND CABLE TESTS AND 000210 FOR THE MANUAL PARAMETER INPUT PROGRAM.

NOTE: IF ADDRESS 000042 IS NON-ZERO THE PROGRAM ASSUMES IT IS UNDER ACT11 OR NXDP CONTROL AND WILL ACT ACCORDINGLY AFTER ALL AVAILABLE DV11'S ARE TESTED THE PROGRAM WILL RETURN TO 'NXDP' OR 'ACT-11'.

#### 5. OPERATING PROCEDURE

WHEN PROGRAM IS INITIALLY STARTED MESSAGES AS DESCRIBED IN SECTION FOUR WILL BE PRINTED.

AND PROGRAM WILL BEGIN RUNNING THE DIAGNOSTIC

5.2 PROGRAM AND/OR OPERATOR ACTION

THE TYPICAL APPROACH SHOULD BE

1. HALT ON ERROR (VIA SW 15=1) WHEN EVER AN ERROR OCCURS.
2. CLEAR SW 15.
3. SET SW 14: (LOOP ON THIS TEST)
4. SET SW 13: (INHIBIT ERROR PRINT OUT)

THE TEST NUMBER AND PC WILL BE TYPED OUT AND POSSIBLY AN ERROR MESSAGE (THIS DEPENDS ON THE TEST) TO GIVE THE OPERATOR AN IDEA AS TO THE SOURCE OF THE PROBLEM. IF IT IS NECESSARY TO KNOW MORE INFORMATION CONCERNING THE ERROR REPORT: LOOK IN THE LISTING FOR THAT TEST NUMBER WHICH WAS TYPED OUT AND THEN NOTE THE PC OF THE ERROR REPORT THIS WAY THE EXACT FUNCTIONING OF THE TEST CAN BE INTERPEDITED.

6. ERRORS

AS DESCRIBED PREVIOUSLY THERE WILL ALWAYS BE A TEST NUMBER AND PC TYPED OUT AT THE TIME OF AN ERROR (PROVIDING SW 13=0 AND SW 15=0). IN MOST CASES ADDITIONAL INFORMATION WILL BE SUPPLIED TO THE ERROR MESSAGE WHICH IS TO GIVE THE OPERATOR AN INDICATION OF THE ERROR.

6.2 ERROR RECOVERY

IF FOR SOME REASON THE DV11 SHOULD "HANG THE BUS" (GAIN CONTROL OF BUS SO THAT CONSOLE MANUAL FUNCTIONS ARE INHIBITED) AN INIT OR POWER DOWN/UP IS NECESSARY FOR OPERATOR TO REGAIN CONTROL OF CPU. IF THIS SHOULD HAPPEN: LOOK IN LOCATION "TSTNO" (ADDRESS 1224) FOR THE NUMBER OF THE TEST THAT WAS RUNNING AT THE TIME OF THE CATASTROPHIC ERROR. IN THIS WAY THE OPERATOR WILL HAVE AN IDEA AS TO WHAT THE DV11 WAS DOING AT THE TIME OF THE ERROR.

7. RESTRICTIONS

7.1 STARTING RESTRICTIONS

SEE SECTION 4. (PLEASE)  
STATUS TABLE SHOULD BE VERIFIED REGARDLESS OF HOW PROGRAM WAS STARTED.  
ALSO IT IS IMPORTANT TO USE THIS LISTING ALONG WITH THE INFORMATION PRINTED ON THE TTY TO COMPLETELY ISOLATE PROBLEMS.

## 7.2 OPERATING RESTRICTIONS

DVII TRIAL PROGRAM MUST BE RUN PRIOR TO THE FIRST AND ONLY THE FIRST RUNNING OF ANY DVII DIAGNOSTIC IF "AUTO SIZING" IS NOT USED.  
NOTE: IF NO PROGRAM OTHER THAN A DVII DIAGNOSTIC WAS LOADED AFTER DVII TRIAL OR IF CORE MEMORY HAS NOT BEEN CHANGED; OR IF THERE IS NO DVII CONFIGURATION CHANGES; THE DVII TRIAL PROGRAM NEED NEVER BE RUN AGAIN. HOWEVER IF ANY OF THE ABOVE HAVE BEEN VIOLATED THE DVII TRIAL PROGRAM MUST BE RUN AGAIN BEFORE RUNNING THE DIAGNOSTICS. NOTE: AN ALTERNATIVE TO THE ABOVE IS ATTEMPTING THE 'AUTO SIZING' WHEN PROGRAM IS INITIALLY STARTED WITH SW07=0.

## 7.3 HARDWARE CONFIGURATION RESTRICTIONS (SYNC LINE CARDS ONLY)

1. HARDWARE MUST BE SET TO FULL DUPLEX
2. PARITY OFF
3. ALL LINES OF A PARTICULAR LINE CARD MUST BE CONFIGURED THE SAME.

## 8. MISCELLANEOUS

## 8.1 EXECUTION TIME

ALL DVII DEVICE DIAGNOSTICS WILL GIVE AN 'END PASS' MESSAGE (PROVIDING NO ERRORS AND SW12=0) WITHIN 4 MINS. THIS IS ASSUMING SW11=1 (DELETE ITERATIONS) IS SET TO GIVE THE FASTEST POSSIBLE EXECUTION. THE ACTUAL EXECUTION TIME DEPENDS GREATLY ON THE PDP11 CPU CONFIGURATION.

## 8.2 PASS COMPLETE

NOTE: \*EVERY\* TIME THE PROGRAM IS STARTED: THE TESTS WILL RUN AS IF SW11 (DELETE ITERATIONS) WAS UP (=1). THIS IS TO 'VERIFY NO \*HARD\* ERRORS' AS SOON AS POSSIBLE. THEREFORE THE FIRST PASS -EACH TIME THE PROGRAM IS STARTED- WILL BE A 'QUICK PASS' UNTILL ALL DVII'S IN SYSTEM ARE TESTED. WHEN THE DIAGNOSTIC HAS COMPLETED A PASS THE FOLLOWING IS AN EXAMPLE OF THE PRINT OUT TO BE EXPECTED.

END PASS DZDVA-B CSR: 175000 VEC: 300 PASSES: 000001 ERRORS: 000000

NOTE: THE NUMBERS FOR CSR AND VEC ARE NOT NECESSARILY THE VALUES FOR THE DEVICE. THEY ARE ONLY FOR THIS EXAMPLE.

NOTE: DZDVE (MODEM AND CABLE TEST) END PASS MESSAGE IS A LARGE "END" TYPED OUT ON TTY. PLEASE NOTE THAT EACH CHARACTER PRINTED IS ACTUALLY AND "END PASS" INDICATION. THIS WAS USED IN PLACE OF "BELL" BECAUSE IF SW12=1 AND AN ERROR OCCURED THE BELL MAY BE MISTAKEN FOR END PASS. THE PASS EXECUTION IS SO FAST THAT THE STANDARD END PASS WAS TOO LENGTHLY. THEREFORE EACH CHAR IS AN "END PASS" AND THE ENTIRE "END" IS NOT REQUIRED FOR ACCEPTANCE.

8.4 KEY LOCATIONS

RETURN (1212) CONTAINS THE ADDRESS WHERE PROGRAM WILL RETURN WHEN ITERATION COUNT IS REACHED OR IF LOOP ON TEST IS ASSERTED.

NEXT (1214) CONTAINS THE ADDRESS OF THE NEXT TEST TO BE PERFORMED.

TSTNO (1224) CONTAINS THE NUMBER OF THE TEST NOW BEING PERFORMED.

RUN (1302) THE BIT IN 'RUN' ALWAYS POINTS ONE PAST THE DV11 CURRENTLY BEING TESTED. EXAMPLE: (RUN) 1302/0000000001000000 MEANS THAT DV11 NO.05 IS THE DV11 NOW RUNNING.

DVCRO0-DVCR17  
DV6T00-DVST17  
(1500)-(1736)

THESE LOCATIONS CONTAIN THE INFORMATION NEEDED TO TEST UP TO 8 (DECIMAL) DV11'S SEQUENTIALLY. THEY CONTAIN THE CSR, VECTOR AND STATUS CONCERNING THE CONFIGURATION OF EACH DV11.

DVACTV (1276) EACH BIT SET IN THIS LOCATION INDICATES THAT THE ASSOCIATED DV11 WILL BE TESTED IN TURN. EXAMPLE: (DVACTV) 1276/0000000000011111 MEANS THAT DV11 NO. 00,01,02,03,04 WILL BE TESTED. EXAMPLE: (DVACTV) 1276/0000000000010001 MEANS THAT DV11 NO. 00,04 WILL BE TESTED.

DVSZR (1356) CONTAINS THE RECEIVER CSR OF THE CURRENT DV11 UNDER TEST.

L00:03 (1412)

L04:07 (1414)

L08:11 (1416)

L12:15 (1420)

CONTAINS THE STATUS OF THE CURRENT DV11 UNDER TEST.

SET: LINE CARD \*NOT INSTALLED (AND WONT BE TESTED)

BIT 15 SET: RESERVED

BIT 14 SET: RESERVED

BIT 13 SET: ONE SYNC, =0: TWO SYNC.

BIT 12 SET: ASYNC LINE CARD, =0 SYNC LINE CARD.

BIT 11 SET: RESERVED

BIT 10 SET: BITS PER CHAR. (USED WITH BITS)

BIT 09 SET: BITS PER CHAR. (USED WITH BITS)

BIT 08 SET: BITS PER CHAR.

BIT 07-00 SYNC "A" FOR SPECIFIED LINE CARD.

BITS 07-00 MUST BE ALL ZEROS FOR TESTING OF AN

ASYNC LINE CARD.

K01

9.4A MORE ON THAT 'STATUS TABLE' (1500-1736)

'MAP OF DV11 STATUS'

1500	175000
1502	000300
1504	000226
1506	000062
1510	000226
1512	000062
1514	004000
1516	000000
1520	004000
1522	000000

SYNC 'A' AND SYNC'B' MUST BE SET TO ZEROS FOR AN ASYNC LINE CARD.  
THE ABOVE INFORMATION WILL BE REPEATED FOR EACH OF UP TO 9 DV11'S IN THE  
SYSTEM (THESE WILL FOLLOW UNDER THIS TABLE). EXPLANATION:

1500 175000 THIS IS THE SYSTEM CONTROL REGISTER FOR THE 1ST DV11 IN  
THE SYSTEM.  
1502 000300 THIS IS VECTOR 'A' FOR THE FIRST DV11 IN THE SYSTEM.  
1504 000226 THIS REPRESENTS 'SYNC A' AND THE SOFTWARE STATUS FOR THE  
1ST LINE CARD IN THE 1ST DV11. THE BITS ARE AS FOLLOWS:

BIT 15 SET: LINE CARD \*NOT INSTALLED (AND WONT BE TESTED)  
BIT 14 SET: RESERVED  
BIT 13 SET: RESERVED  
BIT 12 SET: ONE SYNC, =0: TWO SYNC.  
BIT 11 SET: ASYNC LINE CARD, =0 SYNC LINE CARD.  
BIT 10 SET: RESERVED  
BIT 09 SET: BITS PER CHAR. (USED WITH BITS)  
BIT 08 SET: BITS PER CHAR. (USED WITH BIT9)  
BIT09 BIT08 BITS PER CHAR.

0 0 0  
0 1 0  
1 0 1  
1 1 0

BIT 07-00 SYNC 'A' FOR SPECIFIED LINE CARD.  
1506 000062 THIS REPRESENTS 'SYNC B' FOR THE 1ST LINE CARD.  
1510 000226 THIS IS 'SYNC A' AND LINE STATUS FOR THE 2ND LINE CARD.  
(FOR BITS DEFINATION SEE EXPLANATION FOR LINE CARD 1).  
1512 000062 THIS IS 'SYNC B' FOR THE SECOND LINE CARD.  
1514 000226 THIS IS 'SYNC A' AND LINE STATUS FOR THE 3RD LINE CARD.  
(FOR BITS DEFINATION SEE EXPLANATION FOR LINE CARD 1).  
1516 000062 THIS IS 'SYNC B' FOR LINE CARD NO. 3.  
1520 000226 THIS IS 'SYNC A' AND LINE STATUS FOR THE 4TH LINE CARD.  
(FOR BITS DEFINATION SEE EXPLANATION FOR LINE CARD 1).  
1522 000062 THIS IS SYNC B FOR THE 4TH LINE CARD.

THE ABOVE IS REPEATED FOR EACH DV11 IN THE SYSTEM. THE TABLE IS  
FILLED BY AUTO SIZING OR BY THE MANUAL PARAMETER INPUT PROGRAM  
AS DESCRIBED PREVIOUSLY. ALSO IF DESIRED BY USER, THE  
LOCATIONS MAY BE ALTERED BY HAND (TOGGLED IN) TO SUIT THE

350VA-B MACYII 27(732) 17-SEP-76 14:02 PAGE 12  
350VAB.PII

L01

475

SPECIFIC CONFIGURATION.

476  
477  
478  
479

## 8.5 \*\*\* METHOD OF AUTO SIZING \*\*\*

### **8.5.1 FINDING THE CONTROL STATUS REGISTER.**

THE PROGRAM WILL START AT ADDRESS 175000 AND START 'REFERENCEING' ADDRESS. IF A NON-EX MEMORY TRAP OCCURES: THE POINTER (HOLDING 175000) IS UPDATED BY 10 AND THE ABOVE IS REPEATED UNTILL ADDRESS 175400 IS REACHED. IF A 'SLAVE SYNC RESPONSE' WAS ISSUED BY THE DV11 (OR ANY OTHER DEVICE) (NO NXM TRAP)(AND IT(SEL0)WAS=0) ; POINTER PLUS 12 (SEL12) IS TESTED TO CONTAIN 177777 (MUST BE EXACTLY 177777); IF A TRAP IS ENCOUNTERED OR IF SEL12 DOES NOT CONTAIN 177777 THE ABOVE UPDATING IS PERFORMED. IF SEL12 WAS EQUAL TO 177777 THE POINTER IS STORED AWAY AND THE ROUTINE CONTINUES AS ABOVE:

THE ROUTINE CONTINUES AS ABOVE:  
NOTE: IF THE PROGRAM DOES NOT FIND YOUR DV11; SOMETHING IS WRONG AND  
AUTO SIZING SHOULD NOT BE DONE.

### 8.5.2 FINDING THE VECTOR

THE VECTOR AREA (ADDRESS 300-775) IS FILLED WITH THE INSTRUCTION IOT AND '+2' (NEXT ADDRESS). BIT7 AND BITS (RX INTERRUPT AND RX INTERRUPT IE) ARE SET INTO DVSCR REGISTER; A DELAY IS MADE AND IF NO INTERRUPT OCCURES (BECAUSE OF A BAD DV11) THE PROGRAM ASSUMES VECTOR ADDRESS 300 AND THE PROBLEM SHOULD BE FIXED IN THE DIAGNOSTIC. ONCE THE PROBLEM IS FIXED; THE PROGRAM SHOULD BE RE-SETUP AGAIN TO GET CORRECT VECTOR. IF AN INTERRUPT OCCURED; THE ADDRESS TO WHICH THE DV11 INTERRUPTED TO IS PICKED UP AND REPORTED AS THE VECTOR. NOTE: IF THE VECTOR REPORTED IS NOT THE VECTOR SET UP BY YOU; THERE IS A PROBLEM AND AUTO SIZING SHOULD NOT BE DONE.

### 8.5.3 PARAMETER ASSUMPTIONS.

SINCE TOO MUCH HARDWARE WOULD NEED TO BE TURNED ON TO SIZE THE REST OF THE PARAMETERS: THE PROGRAM MUST ASSUME THE REMAINING VARIATIONS. THE RESULT IF NOT TO YOUR SPECIFIC CONFIGURATION MAY BE ALTERED BY HANG (TOGGLE IN) IS DESIRED. IN THIS WAY 95% OF THE PARAMETER SETUP WAS DONE BY THE PROGRAM AND 5% BY YOU.

BY THE PR  
THE FREE ARE

- THEREFORE:

  - 1) ALL LINE CARDS(4) ARE ASSUMED TO BE INSTALLED.  
SET BIT15 OF STATUS MAP OF ANY (APPROIATE) LINE CARDS MISSING
  - 2) TWO SYNCs.  
SET BIT12 IF YOU HAVE A 4 LINE GROUP SET FOR 1 SYNC.
  - 3) EIGHT BITS PER CHAR.  
ADJUST BITS 9 AND BIT 8 IN STATUS MAP FOR YOUR CORRECT CONFIG.
  - 4) SYNCHRONOUS LINE CARDS INSTALLED.  
SET BIT11 FOR ASYNC LINE AND ZERO SYNC CHARS.
  - 5) SYNC "A"=226 AND SYNC "B"=062

IN ALL ADJUSTMENTS PLEASE REFER TO SECTION 8-4A FOR GREATER DETAIL.

NO1

;\*MAINDEC-11-DZDVA-B/377/BASIC DV11 CONTROLLER MODULES TESTING  
;\*COPYRIGHT 1972, DIGITAL EQUIPMENT CORP., MAYNARD, MASS. 01754  
;\*-

:STARTING PROCEDURE

:LOAD PROGRAM

:LOAD ADDRESS 000200

:PRESS START

:PROGRAM WILL TYPE "MAINDEC-11-DZDVA-B/377/BASIC DV11 CONTROLLER MODULES TESTI

:PROGRAM WILL TYPE "R" TO INDICATE THAT TESTING HAS STARTED

:AT THE END OF A PASS, PROGRAM WILL TYPE PASS COMPLETE MESSAGE

:AND THEN RESUME TESTING

:SWITCH REGISTER OPTIONS

-----

100000	SW15=100000	=1, HALT ON ERROR
040000	SW14=40000	=1, LOOP ON CURRENT TEST
020000	SW13=20000	=1, INHIBIT ERROR TYPEOUT
010000	SW12=10000	=1, DELETE TYPEOUT/BELL ON ERROR.
004000	SW11=4000	=1, INHIBIT ITERATIONS
002000	SW10=2000	=1, ESCAPE TO NEXT TEST ON ERROR
001000	SW09=1000	=1, LOOP WITH CURRENT DATA
000400	SW08=400	=1, LOOP ON ERROR
000200	SW07=200	=1, DO "AUTO SIZING" ON INITIAL START UP.
000100	SW06=100	
000040	SW05=40	
000020	SW04=20	
000010	SW03=10	
000004	SW02=4	:LOCK ON TEST SELECT
000002	SW01=2	:RESTART PROGRAM AT SELECTED TEST
000001	SW00=1	:RESELECT DV11 DESIRED ACTIVE :NOTE: THIS MUST NOT EXCEED ORIGINAL COUNT

REF ID: A62011 EDITION 17-SEP-76 14:08 PAGE 10 OF 1000

## **REGISTER DEFINITIONS**

**INTERVIEW**

## LOCATION EQUIVALENCIES

CO<sub>2</sub>

2011-0-0 MACY 11 22:00:00 12-MAR-76 14:00 PAGE 16  
2011-0-0 MACY 11 22:00:00 12-MAR-76 14:00 UNEXPECTED INTERRUPT

TRAPCATCHER FOR ILLEGAL INTERRUPTS  
THE STANDARD "TRAP CATCHER" IS PLACED  
ON THE HIGH ADDRESS 0 TO ADDRESS 776.  
THE LOW ADDRESS 777 TO 1000 IS LEFT.

## STANDARD INTERRUPT VECTORS

PF FAIL	POWER FAIL HANDLER
340	SERVICE AT LEVEL 7
WT	MIRROR HANDLER
340	SERVICE AT LEVEL 7
TOPSRV	GENERAL HANDLER DISPATCH SERVICE
340	SERVICE AT LEVEL 7
DLKN :	SAVE FOR ACT-11 OR DDBB
DLKN :	RETURN ADDRESS IF UNDER ACT-11 OR C
DLKN :	RETURNS FOR ACT-11 OR DDBB
DLKN :	RETURNS FOR ACT-11 OR DDBB

TIME      START      GO TO START OF PROGRAM

177570  
177570  
:INDIRECT POINTERS TO TELETYPE VECTORS AND REGISTERS

## **PROGRAM CONTROL PARAMETERS**

0000 : SCOPE ADDRESS FOR LOOP ON TEST  
: OF NEXT TEST TO BE EXECUTED  
: SCOPE ADDRESS FOR LOOK ON CURRENT TEST



EDVA-3 MACVII 87-7301 10-SEE-76, 14:02 PAGE 19  
EDV48.F11 PROGRAM PARAMETERS, VARIABLES, AND TRAP CALLS.

## PROGRAM CONTROL FLAGS

-----

001310	000	INITLG: .BYTE 0	PROGRAM INITIALIZATION FLAG
001311	000	ERRFLG: .BYTE 0	ERROR OCCURRED FLAG
001312	000	LOCKLG: .BYTE 0	LOCK ON CURRENT TEST FLAG
		QVFLG: .BYTE 0	QUICK VERIFY FLAG.
		EVEN BYT=0	ON FIRST PASS OF EACH DVII ITERATIONS WILL BE SUPPRESSED

## DEFINITIONS FOR TRAP SUBROUTINE CALLS

POINTERS TO SUBROUTINES CAN BE FOUND

IN THE TABLE IMMEDIATELY FOLLOWING THE DEFINITIONS

001314	104400	TRPTAB: SCOPE=TRAP+0	:CALL TO SCOPE LOOP AND ITERATION HANDLER
001314	104400	SCOPI=TRAP+1	:CALL TO LOOP ON CURRENT DATA HANDLER
001316	100300	SCOPI=TRAP+1	
001320	104400	TYPE=TRAP+2	:CALL TO TELETYPE OUTPUT ROUTINE
001322	10031003	TYPE=TRAP+2	
001324	104400	INSTR=TRAP+3	:CALL TO ASCII STRING INPUT ROUTINE
001326	10032004	INSTR=TRAP+3	
001328	104400	INSTER=TRAP+4	:CALL TO INPUT ERROR HANDLER
001329	104400	INSTER=TRAP+4	
001330	100324	PARAM=TRAP+5	:CALL TO NUMERICAL DATA INPUT ROUTINE
001332	104406	PARAM=TRAP+5	
001333	100344	SAVOS=TRAP+6	:CALL TO REGISTER SAVE ROUTINE
001334	104407	SAVOS=TRAP+6	
001335	1003504	RESOS=TRAP+7	:CALL TO REGISTER RESTORE ROUTINE
001336	104410	RESOS=TRAP+7	
001337	100360	CONVRT=TRAP+10	:CALL TO DATA OUTPUT ROUTINE
001338	104411	CONVRT=TRAP+10	
001339	100364	CONVRT=TRAP+11	:CALL TO DATA OUTPUT ROUTINE WITHOUT CR/LF.
001340	104412	CONVRT=TRAP+11	
001341	100450	MSTCLR=TRAP+12	:CALL TO ISSUE A MASTER CLEAR
001342	104413	MSTCLR=TRAP+12	
001343	100451	RAMCLR=TRAP+13	:CALL TO CLEAR THE RAMS
001344	104414	RAMCLR=TRAP+13	
001345	100452	DELAY=TRAP+14	:CALL TO VARIABLE DELAY COUNTER
001346	104415	DELAY=TRAP+14	
001347	100453	ROMCLK=TRAP+15	:CALL TO CLOCK ROM ONCE
001348	104416	ROMCLK=TRAP+15	
001349	100454	DATACLK=TRAP+16	:CALL TO CLK DATA
001350	104417	DATACLK=TRAP+16	

EDVMS-B MACYII 27.7381 17-SEP-76 14:02 PAGE 19  
EDVMS.B.P11 PROGRAM PARAMETERS, VARIABLES, AND TRAP CALLS.

## **:DVII VECTOR AND REGISTER INDIRECT POINTERS**

## **DVII CONTROL INDICATORS FOR CURRENT DVII UNDER TEST**

00000000	00000000	MASK.X.P:	BYTE 0000	:LAST CHAR TO TEST AND PARITY MASK FOR LINES 00-03
00000000	00000000	MASK.X.D:	BYTE 0000	:LAST CHAR TO TEST AND PARITY MASK FOR LINES 00-03
00000000	00000000	MASK.D:	BYTE 0000	:LAST CHAR TO TEST AND PARITY MASK FOR LINES 00-03
00000000	00000000	CLK.P:	BYTE 000000	:NUMBER OF CLOCKS NEEDED FOR 0024H CHAR FOR LINES 00-03
00000000	00000000	CLK.D:	BYTE 0000	:NUMBER OF CLOCKS NEEDED FOR 0024H CHAR FOR LINES 00-03
00000000	00000000	CLK.D:	BYTE 000000	:NUMBER OF CLOCKS NEEDED FOR 0024H CHAR FOR LINES 00-03
00000000	00000000	LOCK.03:	00000000	:PARAMETERS FOR LINES 00-03
00000000	00000000	LOCK.11:	00000000	:PARAMETERS FOR LINES 00-03
00000000	00000000	SYNCB:	00000000	:SYNC B

## SUMMARY

:DV11 STATUS TABLE AND ADDRESS ASSIGNMENTS

	001500	=1500	DV11 STATUS REGISTER FOR DV11 NUMBER 00
	000001	DVCRO0: .BLKW I	VECTOR "A" FOR DV11 NUMBER 00
	000001	DVTRO0: .BLKW I	PARAMETER FOR LINES 00-03 FOR DV11 NUMBER 00
	000001	DVO0.A: .BLKW I	SYNC TWO
	000001	DVO0.B: .BLKW I	PARAMETER FOR LINES 04-07 FOR DV11 NUMBER 00
	000001	DVO0.C: .BLKW I	SYNC TWO
	000001	DVO0.D: .BLKW I	PARAMETER FOR LINES 08-11 FOR DV11 NUMBER 00
	000001	DYN00: .BLKW I	SYNC TWO
	000001	DVO0.E: .BLKW I	PARAMETER FOR LINES 12-15 FOR DV11 NUMBER 00
	000001	DYN00: .BLKW I	SYNC TWO
	001501	DVCRO1: .BLKW I	CONTROL STATUS REGISTER FOR DV11 NUMBER 01
	000001	DVTRO1: .BLKW I	VECTOR "A" FOR DV11 NUMBER 01
	000001	DVO1.A: .BLKW I	PARAMETER FOR LINES 00-03 FOR DV11 NUMBER 01
	000001	DVO1.B: .BLKW I	SYNC TWO
	000001	DVO1.C: .BLKW I	PARAMETER FOR LINES 04-07 FOR DV11 NUMBER 01
	000001	DVO1.D: .BLKW I	SYNC TWO
	000001	DYN01: .BLKW I	PARAMETER FOR LINES 08-11 FOR DV11 NUMBER 01
	000001	DVO1.E: .BLKW I	SYNC TWO
	001502	DVCRO2: .BLKW I	CONTROL STATUS REGISTER FOR DV11 NUMBER 02
	000001	DVTRO2: .BLKW I	VECTOR "A" FOR DV11 NUMBER 02
	000001	DVO2.A: .BLKW I	PARAMETER FOR LINES 00-03 FOR DV11 NUMBER 02
	000001	DVO2.B: .BLKW I	SYNC TWO
	000001	DVO2.C: .BLKW I	PARAMETER FOR LINES 04-07 FOR DV11 NUMBER 02
	000001	DVO2.D: .BLKW I	SYNC TWO
	000001	DYN02: .BLKW I	PARAMETER FOR LINES 08-11 FOR DV11 NUMBER 02
	000001	DVO2.E: .BLKW I	SYNC TWO
	001503	DVCRO3: .BLKW I	CONTROL STATUS REGISTER FOR DV11 NUMBER 03
	000001	DVTRO3: .BLKW I	VECTOR "A" FOR DV11 NUMBER 03
	000001	DVO3.A: .BLKW I	PARAMETER FOR LINES 00-03 FOR DV11 NUMBER 03
	000001	DVO3.B: .BLKW I	SYNC TWO
	000001	DVO3.C: .BLKW I	PARAMETER FOR LINES 04-07 FOR DV11 NUMBER 03
	000001	DVO3.D: .BLKW I	SYNC TWO
	000001	DYN03: .BLKW I	PARAMETER FOR LINES 08-11 FOR DV11 NUMBER 03
	000001	DVO3.E: .BLKW I	SYNC TWO
	001504	DVCRO4: .BLKW I	CONTROL STATUS REGISTER FOR DV11 NUMBER 04
	000001	DVTRO4: .BLKW I	VECTOR "A" FOR DV11 NUMBER 04
	000001	DVO4.A: .BLKW I	PARAMETER FOR LINES 00-03 FOR DV11 NUMBER 04
	000001	DVO4.B: .BLKW I	SYNC TWO
	000001	DYN04: .BLKW I	PARAMETER FOR LINES 04-07 FOR DV11 NUMBER 04
	000001	DVO4.C: .BLKW I	SYNC TWO
	000001	DYN04: .BLKW I	PARAMETER FOR LINES 08-11 FOR DV11 NUMBER 04

DDVA-S MACYII 27.7321 17-SEP-76 14:02 PAGE 21  
DDVAB.PLL PROGRAM PARAMETERS, VARIABLES, AND TRAP CALLS.

H02

001636	000001	SYNC04: .BLKW 1	:SYNC TWO
001637	000001	DVO4.D: .BLKW 1	:PARAMETER FOR LINES 12-15 FOR DV11 NUMBER 04
001642	000001	SYND04: .BLKW 1	:SYNC TWO
001644	000001	DVCR05: .BLKW 1	:CONTROL STATUS REGISTER FOR DV11 NUMBER 05
001646	000001	DVTROS: .BLKW 1	:VECTOR "A" FOR DV11 NUMBER 05
001650	000001	DV05.A: .BLKW 1	:PARAMETER FOR LINES 00-03 FOR DV11 NUMBER 05
001654	000001	SYNA05: .BLKW 1	:SYNC TWO
001655	000001	DV05.B: .BLKW 1	:PARAMETER FOR LINES 04-07 FOR DV11 NUMBER 05
001656	000001	SYNB05: .BLKW 1	:SYNC TWO
001657	000001	DV05.C: .BLKW 1	:PARAMETER FOR LINES 08-11 FOR DV11 NUMBER 05
001658	000001	SYNC05: .BLKW 1	:SYNC TWO
001659	000001	DV05.D: .BLKW 1	:PARAMETER FOR LINES 12-15 FOR DV11 NUMBER 05
001666	000001	SYND05: .BLKW 1	:SYNC TWO
001670	000001	DVCR06: .BLKW 1	:CONTROL STATUS REGISTER FOR DV11 NUMBER 06
001671	000001	DVTROS: .BLKW 1	:VECTOR "A" FOR DV11 NUMBER 06
001672	000001	DV06.A: .BLKW 1	:PARAMETER FOR LINES 00-03 FOR DV11 NUMBER 06
001673	000001	SYNA06: .BLKW 1	:SYNC TWO
001700	000001	DV06.B: .BLKW 1	:PARAMETER FOR LINES 04-07 FOR DV11 NUMBER 06
001701	000001	SYNB06: .BLKW 1	:SYNC TWO
001702	000001	DV06.C: .BLKW 1	:PARAMETER FOR LINES 08-11 FOR DV11 NUMBER 06
001703	000001	SYNC06: .BLKW 1	:SYNC TWO
001704	000001	DV06.D: .BLKW 1	:PARAMETER FOR LINES 12-15 FOR DV11 NUMBER 06
001712	000001	SYND06: .BLKW 1	:SYNC TWO
001714	000001	DVCR07: .BLKW 1	:CONTROL STATUS REGISTER FOR DV11 NUMBER 07
001715	000001	DVTROS: .BLKW 1	:VECTOR "A" FOR DV11 NUMBER 07
001716	000001	DV07.A: .BLKW 1	:PARAMETER FOR LINES 00-03 FOR DV11 NUMBER 07
001717	000001	SYNA07: .BLKW 1	:SYNC TWO
001718	000001	DV07.B: .BLKW 1	:PARAMETER FOR LINES 04-07 FOR DV11 NUMBER 07
001719	000001	SYNB07: .BLKW 1	:SYNC TWO
001720	000001	DV07.C: .BLKW 1	:PARAMETER FOR LINES 08-11 FOR DV11 NUMBER 07
001721	000001	SYNC07: .BLKW 1	:SYNC TWO
001722	000001	DV07.D: .BLKW 1	:PARAMETER FOR LINES 12-15 FOR DV11 NUMBER 07
001736	000001	SYND07: .BLKW 1	:SYNC TWO
001740	000000	DV.END: 000000	

DDVA-B MACY11 27.7321 17-SEP-75 14:02 PAGE 22  
EVAS.FLL PROGRAM INITIALIZATION AND START UP.

:PROGRAM INITIALIZATION  
:LOCK OUT INTERRUPTS  
:SET UP PROCESSOR STACK  
:SET UP POWER FAIL VECTOR  
:CLEAR PROGRAM CONTROL FLAGS AND COUNTS  
:TYPE TITLE MESSAGE

001742	012737	000340	177776	.START:	MOV #340,PS MOV #STACK,SP MOV #.PFAIL,Q#24 MOVE DVNUM,SHVNUM CLR PASCNT CLRB ERRFLG MOVQ QV,FLG MOV #DV,MAP,CREAM MOV #1,RUN CLRB LERRCNT CLRB LSTERR MOV #1,TSTNO MOV #.START,RETURN	:LOCK OUT_INTERRUPTS :SET_UP_STACK :SET_UP_POWER_FAIL_VECTOR :SAVE_NUMBER_OF_DEVICES_IN_SYSTEM. :CLEAR_PASS_COUNT :CLEAR_ERROR_FLAG :ZERO_QUICK_VERIFY_FLAG :GET_MAP_POINTER. :POINT_POINTER_TO_FIRST_DEVICE. :CLEAR_ERROR_COUNT :CLEAR_LAST_ERROR_POINTER :SET_UP_FOR_TEST_1 :SET_UP_FOR_POWER_FAIL_BEFORE :TESTING_STARTS
001764	012737	00012000	0000034		TSTB INIFLG	:HAS_INITIALIZATION_BEEN_PERFORMED
001765	012737	00044000	001303		BNE 1\$	:OR_IF_YES
001766	012737	00013001			MOV #1,-(SP)	
001767	005037	00013001			MOV #0,-(SP)	
001768	005037	00013001			CLR	
001769	012737	00013001			MOV \$009,4	
001770	012737	00013001			TST \$0SWR	
001771	012737	00013001	0000034		NOP	
001772	005777	177102			BR 016	
001773	000240				CMP #(SP)+,(SP)+	
001774	000407				MOV #SLIGHT,LIGHTS	
001775	002626				MOV #SSWR,SWR	
001776	00141237	000174	0012000	B0\$:	MOV (SP)+,0	
001777	00141237	00000004	0012000		MOV (SP)+,0	
001778	00141237	000176	0012000	B1\$:	MOV (SP)+,0	
001779	00141237	00000004			TYPE MTITLE	
001780	00141237	00000004			INIFLG	
001781	00141237	00000004			TSTB SSWR	
001782	00141237	00000004			SMI 16\$	
001783	00141237	00000004			JSR PO,CSRMAP	
001784	00141237	00000004			TYPE XHEAD	
001785	00141237	00000004			MOV #DV,MAP,TEMP1	
001786	00141237	00000004			MOV #TEMP1,TEMP2	
001787	00141237	00000004			CMP #177777,TEMP2	
001788	00141237	00000004			BEO 1\$	
001789	00141237	00000004			CONVRT	
001790	00141237	00000004			XSTAT0	
001791	00141237	00000004			ADD #2,TEMP1	
001792	00141237	00000004			BR 5\$	
001793	00141237	00000004			TST #42	
001794	00141237	00000004			BNE 3\$	
001795	00141237	00000004			BIT #SW00,0SWR	
001796	00141237	00000004			BEO 3\$	
001797	00141237	00000004			TYPE MNEN	
001798	00141237	00000004			CLR R0	
001799	00141237	00000004				
001800	00141237	00000004				
001801	00141237	00000004				
001802	00141237	00000004				
001803	00141237	00000004				
001804	00141237	00000004				
001805	00141237	00000004				
001806	00141237	00000004				
001807	00141237	00000004				
001808	00141237	00000004				
001809	00141237	00000004				
001810	00141237	00000004				
001811	00141237	00000004				
001812	00141237	00000004				
001813	00141237	00000004				
001814	00141237	00000004				
001815	00141237	00000004				
001816	00141237	00000004				
001817	00141237	00000004				
001818	00141237	00000004				
001819	00141237	00000004				
001820	00141237	00000004				
001821	00141237	00000004				
001822	00141237	00000004				
001823	00141237	00000004				
001824	00141237	00000004				
001825	00141237	00000004				
001826	00141237	00000004				
001827	00141237	00000004				
001828	00141237	00000004				
001829	00141237	00000004				
001830	00141237	00000004				
001831	00141237	00000004				
001832	00141237	00000004				
001833	00141237	00000004				
001834	00141237	00000004				
001835	00141237	00000004				
001836	00141237	00000004				
001837	00141237	00000004				
001838	00141237	00000004				
001839	00141237	00000004				
001840	00141237	00000004				
001841	00141237	00000004				
001842	00141237	00000004				
001843	00141237	00000004				
001844	00141237	00000004				
001845	00141237	00000004				
001846	00141237	00000004				
001847	00141237	00000004				
001848	00141237	00000004				
001849	00141237	00000004				
001850	00141237	00000004				
001851	00141237	00000004				
001852	00141237	00000004				
001853	00141237	00000004				
001854	00141237	00000004				
001855	00141237	00000004				
001856	00141237	00000004				
001857	00141237	00000004				
001858	00141237	00000004				
001859	00141237	00000004				
001860	00141237	00000004				
001861	00141237	00000004				
001862	00141237	00000004				
001863	00141237	00000004				
001864	00141237	00000004				
001865	00141237	00000004				
001866	00141237	00000004				
001867	00141237	00000004				
001868	00141237	00000004				
001869	00141237	00000004				
001870	00141237	00000004				
001871	00141237	00000004				
001872	00141237	00000004				
001873	00141237	00000004				
001874	00141237	00000004				
001875	00141237	00000004				
001876	00141237	00000004				
001877	00141237	00000004				
001878	00141237	00000004				
001879	00141237	00000004				
001880	00141237	00000004				
001881	00141237	00000004				
001882	00141237	00000004				
001883	00141237	00000004				
001884	00141237	00000004				
001885						

## J02

DDVVA-S MACY11 27(732) 17-SEP-76 14:02 PAGE 23  
DDVVA.S.PLL PROGRAM INITIALIZATION AND START UP.

002244	000000			HALT		WAIT FOR USER TO TELL WHAT DEVICES TO RUN
002246	176737	176730 001302		CMPB	DSWR, SAVACT	:IS THE NUMBER VALID?
002257	101404			BLOS	2\$	:PR IF NUMBER IS OK.
002256	104402	005243		TYPE	.MERR3	:TELL USER OF INVALID NUMBER.
002264	000000			HALT		:STOP EVERY THING.
002264	000776			BR	.-2	:RESTART THE PROGRAM AGAIN.
002266	117737	176710 001300	2\$:	MOVE	DSWR, DVACTV	:GET NEW DEVICE PATTERN
002274	113700	001300		MOVE	DVACTV, R0	:SHOW THE USER WHAT HE SELECTED.
002300	042700	177400		SIC	#10<377>,R0	:USE ONLY LOW BYTE.
002304	000000			HALT		:CONTINUE DYNAMIC SWITCHES.
002306	012700	000300	3\$:	MOV	#300,R0	:PREPARE TO CLEAR THE FLOATING
002312	012701	000302		MOV	#302,R1	:VECTOR AREA. 300-776
002316	010120			MOV	R1,(R0)+	:START PUTTING "PC+2 - HALT"
002320	005021			CLR	(R1)+	:IN VECTOR AREA.
002321	022021			CMP	(R0)+,(R1)+	:POP POINTERS
002321	022700	001000		CMP	#1000,R0	:ALL DONE??
002330	001372			BNE	4\$	:BR IF NO.
; TEST START AND RESTART						
-----						
002332	012737	000340 177776	.BEGIN:	MOV	#340,PS	:LOCK OUT INTERRUPTS
002340	012706	001200		MOV	#STACK,SP	:SET UP STACK
002344	005727	000042		TST	2\$42	:IS PROGRAM UNDER MONITOR CONTROL
002350	001023			BNE	3\$	:BR IF YES
002352	032777	000004 176622		BIT	#BIT2,DSWR	:CHECK FOR LOCK ON TEST
002356	001411			BEO	1\$	:BR IF NO LOCK DESIRED.
002362	104402	005301		TYPE	.MLOCK	:TYPE LOCK SELECTED.
002366	012737	000240 002702		MOV	#NOP,TTST	:ADJUST SCOPE ROUTINE.
002374	012737	000240 002704		MOV	#NOP,TTST+2	:SET UP TO LOCK
002402	000406			BR	2\$	:CONTINUE ALONG.
002404	013737	003014 002702	1\$:	MOV	BRW,TTST	:PREPARE NORMAL SCOPE ROUTINE
002412	013737	003016 002704	2\$:	MOV	BRX,TTST+2	:LOCK NOT SELECTED. SET UP FOR NORMAL SCOPE LOOP
002420	012737	005666 001214	3\$:	MOV	#CYCLE,RETURN	:START AT "CYCLE" FIND WHICH DEVICE TO TEST
002426	104402	005171		TYPE	.MR	:TYPE R
002432	000177 176556			JMP	#RETURN	:START TESTING

K02

DZDVAB-B MACY11 27(732) 17-SEP-76 14:02 PAGE 24  
 DZDVAB.P11 END OF PASS ROUTINE

990					:END OF PASS	
991					:TYPE NAME OF TEST	
992					:UPDATE PASS COUNT	
993					:CHECK FOR EXIT TO ACT-11	
994					:RESTART TEST	
995						
996	002436	000005			.EOP: RESET	MAKE THE WORLD CLEAN AGAIN.
997	002440	005037	001234		CLR LSTERR	CLEAR LAST ERROR PC
998	002444	105037	001311		CLRB ERRFLG	CLEAR ERROR FLAG
999	002450	005237	001230		INC PASCNT	UPDATE PASS COUNT
1000	002454	013777	001230	176516	MOV PASCNT, DLIGHTS	DISPLAY PASS COUNT
1001	002458	104402	005145		TYPE ,MEPASS	TYPE END PASS
1002	002462	104402	005330		TYPE ,MCSRX	TYPE CSR
1003	002472	104411	002604		CNVRT ,XCSR	SHOW IT
1004	002476	104402	005336		TYPE ,MVECX	TYPE VECTOR
1005	002502	104411	002612		CNVRT ,XVEC	SHOW IT
1006	002506	104402	005344		TYPE ,MPASSX	TYPE PASSES
1007	002512	104411	002620		CNVRT ,XPASS	SHOW IT
1008	002516	104402	005355		TYPE ,MERRX	TYPE ERRORS
1009	002522	104411	002626		CNVRT ,XERR	SHOW IT
1010	002526	105337	001303		DECB \$AVNUM	ARE ALL DEVICES TESTED?
1011	002532	001017			BNE RESTRT	BR IF NO.
1012	002534	112737	000377	001313	MOVB #377, QV.FLG	SET THE QUICK VERIFY FLAG.
1013	002542	113737	001301	001303	MOVS DVNUM, \$AVNUM	RESTORE THE COUNT
1014	002550	013701	000042		MOV \$#42, R1	CHECK FOR ACT-11 OR DDP
1015	002554	001406			BEQ RESTRT	IF NOT, CONTINUE TESTING
1016	002556	000005			RESET	STOP THE SHOW--CLEAR THE WORLD
1017	002560				LOGICAL:	
1018	002560	004711			JSR PC, (R1)	
1019	002562	000240			NOP	
1020	002564	000240			NOP	
1021	002566	000240			NOP	
1022	002570	000240			NOP	
1023	002572	012737	005666	001214	RESTRT: MOV #CYCLE, RETURN	
1024	002600	000137	005666		JMP CYCLE	
1025	002604	000001			XCSR: 1	
1026	002606	006	002		.BYTE 6,2	
1027	002610	001362			DVSOR	
1028	002612	000001			XVEC: 1	
1029	002614	003	002		.BYTE 3,2	
1030	002616	001352			DVRVEC	
1031	002620	000001			XPASS: 1	
1032	002622	006	002		.BYTE 6,2	
1033	002624	001230			PASCNT	
1034	002626	000001			XERR: 1	
1035	002630	006	002		.BYTE 6,2	
1036	002632	001232			ERRCNT	
1037					:SCOPE LOOP AND INTERACTION HANDLER	
1038					-----	
1039						
1040						
1041	002634	022737	177570	001202	.SCOPE: CMP #177570, SWR	IS THERE A REAL SWR?
1042	002634	001411			BEQ 64\$	OR IF YES
1043	002642	017746	176336		MOV @TKDBR, -(SP)	SAVE KEYBOARD CHAR
1044	002644	042716	000200		BIC #BIT7, (SP)	CLEAR PARITY BIT

DZDVA-B MACY11 27(732) 17-SEP-76 14:02 PAGE 25  
DZDVAS.P11 GENERAL UTILITIES (TYPE OUT, ERROR, SCOPE, ETC.)

1046	002654	122726	000007		CMPB	#7,(SP)+	:WAS IT CNTRL 'G' ?	
1047	002660	001002			BNF	+5	:BR IF NO.	
1048	002662	004737	004640		JSR	PC,SERV.G	:SERVICE "CNTRL 'G'".	
1049	002666	005037	001234	646:	CLR	L\$TERR	:CLEAR LAST ERROR PC.	
1050	002672	010016			MOV	RO,(SP)	:SAVE RO ON THE STACK	
1051	002674	032777	040000	176300	BIT	#BIT14,0\$WR	:LOOP ON THIS TEST??	
1052	002702	001407		TTST:	SEQ	1\$	:BR IF NO. (IF LOCK SW01=1; THIS LOC =240)	
1053	002704	000437			BR	3\$	:GOTO 3\$ (IF LOCK SW01=1; THIS LOC =240)	
1054	002706	105777	176272		TSTB	0TKCSR	:KEYBOARD DONE?	
1055	002712	100034			BPL	3\$	:BR IF NO. (LOCK: HIT KEY TO GOTO NEXT TEST)	
1056	002714	017700	176266		MOV	0TKDBR,RO	:CLEAR DONE BIT	
1057	002720	000415			BR	2\$	:CONTINUE	
1058	002722	032777	004000	176252	1\$:	SIT	#SW11,0\$WR	
1059	002730	001011			BNE	2\$	:BR IF YES	
1060	002732	105737	001313		TSTB	QV.FLG	:HAVE PASSES BEENCOMPLETED?	
1061	002736	001406			BEQ	2\$	:BR IF QUICK PASS.	
1062	002740	005237	001224		INC	LPCNT	:UPDATE ITERATION COUNTER	
1063	002744	023737	001224	001222	CMP	LPCNT,ICOUNT	:ARE ALL ITERATIONS DONE??	
1064	002752	001014			BNE	3\$	:BR IF NOT YET	
1065	002754	105037	001311		CLR3	ERRFLG	:PREPARE FOR NEW TEST	
1066	002760	005037	001224	2\$:	CLR	LPCNT	:START ICOUNTER AT 0	
1067	002764	005037	001220		CLR	LOCK		
1068	002770	012737	000020	001222	MOV	#20,ICOUNT	:RESET ITERATIONS	
1069	002776	013737	001216	001214	MOV	NEXT,RETURN	:GET NEXT TEST	
1070	003004	011600		3\$:	MOV	(SP),RO	:POP RO OFF OF THE STACK	
1071	003006	022526			POP2SP	RTI	:FAKE AN "RTI"	
1072	003010	000177	176200		JMP	0RETURN	:GO DO THE TEST	
1073	003014	001407			BRW:	1407		
1074	003016	000437			SRX:	437		
1075							:CHECK FOR FREEZE ON CURRENT DATA	
1076							-----	
1077								
1078	003020	032777	001000	176154	.SCOPI:	BIT	#SW09,0\$WR	:IS SW09=1(SET)?
1080	003026	001405			BEQ	1\$	:BR IF NOT SET.	
1081	003030	005737	001220		TST	LOCK		
1082	003034	001402			BEQ	1\$		
1083	003036	013716	001220		MOV	LOCK,(SP)	:GOTO THE ADDRESS IN LOCK.	
1084	003042	000002		1\$:	RTI		:GO BACK.	
1085								
1086							:TELETYPE OUTPUT ROUTINE	
1087							-----	
1088	003044	010546			.TYPE:	MOV	R5,-(SP)	:SAVE RS ON THE STACK.
1089	003046	017605	000002		MOV	22(SP),R5	:GET ADDRESS OF MESSAGE.	
1090	003052	062766	000002	000002	ADD	#2,2(SP)	:POP OVER ADDRESS.	
1091	003060	032777	010000	176114	1\$:	BIT	#SW12,0\$WR	:INHIBIT ALL PRINT OUT??
1092	003066	001012			BNE	3\$	:BR IF NO PRINT OUT WANTED (SW12=1)	
1093	003070	105715			TSTB	(R5)	:IS NUMBER MINUS? (MSB=1(BIT?))	
1094	003072	100002			BPL	2\$	:BR IF NUMBER IS PLUS	
1095	003074	104402	005104		TYPE	MCRLF	:TYPE A CR/LF!	
1096	003100	105777	176104		TSTB	0TPCSR	:TTY READY?	
1097	003104	100375		2\$:	BPL	2\$	:BR IF NO.	
1098	003106	112577	176100		MOV	(R5)+,0TPD3R	:PRINT CURRENT CHAR.	
1099	003112	001362			BNE	1\$	:IF NOT ZERO KEEP PRINTING!	
1100	003114	012605		3\$:	MOV	(SP)+,RS	:END OF OUTPUT. RESTORE RS	

## M02

DZDVA-S MACY11 27(732) 17-SEP-76 14:02 PAGE 26  
 DZDVAS.P11 GENERAL UTILITIES (TYPE OUT, ERROR, SCOPE, ETC.)

1102	003116	000002	R/I	; GO HOME	
1103			-----		
1104					
1105	003120	010346	.INSTR:	MOV R3,-(SP)	; SAVE R3 ON STACK
1106	003122	010446		MOV R4,-(SP)	; SAVE R4 ON STACK
1107	003124	017637	000004	003142	
1108	003132	062766	000002	000004	
1109	003140	104402	.INST1:	TYPE	
1110	003142	000000	.MSG:	C	
1111	003144	012704	005520		MOV #INBUF,R4
1112	003150	012703	000007		MOV #7,R3
1113	003154	105777	176024		1\$: TSTB @TKCSR
1114	003150	100375			BPL 1\$
1115	003162	117714	176020		MOVB @TKDBR,(R4)
1116	003166	142714	000200		BICB #200,(R4)
1117	003172	122427	000015		CMPB (R4)+,#15
1118	003176	001417			BEQ INSTR2
1119	003200	105777	176004		2\$: TSTB @TPCSR
1120	003204	100375			BPL 2\$
1121	003206	017777	175774	175776	MOV @TKDBR,@TPDBR
1122	003214	005303			DEC R3
1123	003216	001356			BNE 1\$
1124	003220	012604			MOV (SP)+,R4
1125	003222	012603			MOV (SP)+,R3
1126	003224	104402	005100		.INSTE: TYPE MQM
1127	003230	010346			MOV R3,-(SP)
1128	003232	010446			MOV R4,-(SP)
1129	003234	000741			BR .INST1
1130	003236	012604			INSTR2: MOV (SP)+,R4 :RESTORE R4
1131	003240	012603			MOV (SP)+,R3 :RESTORE R3
1132	003242	000002			RTI
1133				-----	
1134				: CONVERT ASCII STRING TO OCTAL	
1135				-----	
1136					
1137	003244	010546	.PARAM:	MOV R5,-(SP)	
1138	003246	010446		MOV R4,-(SP)	
1139	003250	016605	000004	MOV 4(SP),R5	
1140	003254	012537	003434	MOV (R5)+,LOLIM	
1141	003260	012537	003436	MOV (R5)+,HILIM	
1142	003264	012537	003440	MOV (R5)+,DEVADR	
1143	003270	112537	003442	MOVB (R5)+,LOBITS	
1144	003274	112537	003443	MOVB (R5)+,ADRCNT	
1145	003300	010566	000004	MOV R5,4(SP)	
1146	003304	005005	PARAM1:	CLR R5	
1147	003306	012704	005520	MOV #INBUF,R4	
1148	003312	122714	000015	CMPB #15,(R4)	
1149	003316	001420		BEQ PARERR	
1150	003320	121427	000060	1\$: CMPB (R4),#60	
1151	003324	002415		BLT PARERR	
1152	003326	121427	000067	CMPB (R4),#67	
1153	003332	003012		BGT PARERR	
1154	003334	142714	000060	BIQB #60,(R4)	
1155	003340	152405		BISB (R4)+,R5	
1156	003342	122714	000015	CMPB #15,(R4)	
1157	003346	001406		BEQ LIMITS	

NO2

DZDVA-B MACY11 27(732) 17-SEP-76 14:02 PAGE 27  
DZDVAB.P11 GENERAL UTILITIES (TYPE OUT, ERROR, SCOPE, ETC.)

1158 003350 006305 ASL R5  
1159 003352 006305 ASL R5  
1160 003354 006305 ASL R5  
1161 003356 000760 BR 1\$  
1162 003360 104404 PARERR: INSTER  
1163 003362 000750 BR PARAM1  
1164  
1165 ; TEST TO SEE IF NUMBER IS WITHIN LIMITS  
1166 ;-----  
1167  
1168 003364 020537 003436 LIMITS: CMP R5,HILIM  
1169 003370 101373 BHI PARERR  
1170 003372 020537 003434 CMP R5,LOLIM  
1171 003376 103770 BLO PARERR  
1172 003400 133705 003442 BITB LOBITS,R5  
1173 003404 001365 BNE PARERR  
1174  
1175 ; STORE NUMBER AT SPECIFIED ADDRESS  
1176  
1177 003406 013704 003440 1\$: MOV DEVADR,R4  
1178 003412 010524 MOV R5,(R4)+  
1179 003414 062705 ADD #2,R5  
1180 003420 105337 003443 DECB ADRCNT  
1181 003424 001372 BNE 1\$  
1182 003426 012504 MOV (SP)+,R4  
1183 003430 012505 MOV (SP)+,R5  
1184 003432 000002 RTI  
1185 003434 000000 LOLIM: 0  
1186 003436 000000 HILIM: 0  
1187 003440 000000 DEVADR: 0  
1188 003442 000000 LOBITS: 0  
1189 003443 ADRCNT=LOBITS+1  
1190  
1191 ; SAVE PC OF TEST THAT FAILED AND R0-R5  
1192 ;-----  
1193 003444 016637 000004 001276 .SAV05: MOV 4(SP),SAVPC ;SAVE R7 (PC)  
1194  
1195 ; SAVE R0-R5.  
1196  
1197  
1198 003452 010537 001272 S05: MOV R5,SAVR5 ;SAVE R5  
1199 003456 010437 001270 MOV R4,SAVR4 ;SAVE R4  
1200 003462 010337 001266 MOV R3,SAVR3 ;SAVE R3  
1201 003466 010237 001264 MOV R2,SAVR2 ;SAVE R2  
1202 003472 010137 001262 MOV R1,SAVR1 ;SAVE R1  
1203 003476 010037 001260 MOV R0,SAVR0 ;SAVE R0  
1204 003502 000002 RTI ;LEAVE.  
1205  
1206 ; RESTORE R0-R5  
1207  
1208 003504 013700 001260 .RES05: MOV SAVR0,R0 ;RESTORE R0  
1209 003510 013701 001262 MOV SAVR1,R1 ;RESTORE R1  
1210 003514 013702 001264 MOV SAVR2,R2 ;RESTORE R2  
1211 003520 013703 001266 MOV SAVR3,R3 ;RESTORE R3  
1212 003524 013704 001270 MOV SAVR4,R4 ;RESTORE R4  
1213 003530 013705 001272 MOV SAVR5,R5 ;RESTORE R5



;TRAP DISPATCH SERVICE  
;ARGUMENT OF TRAP IS EXTRACTED  
;AND USED AS OFFSET TO OBTAIN POINTER  
;TO SELECTED SUBROUTINE

TRPSR:	MOV	(SP) - (SP)	GET PC OF RETURN
	SUB	(SP)	ARG OF TRAP
	MOV	(SP), (SP)	GRANT TRAP
TRFOKA:	MOV	(SP)	MULTIPLY TRAP ARG BY 2
	MOV	(SP)	OBLIGE UNWANTED BIT
	MOV	(SP), (SP)	POINT TO SUBROUTINE ADDRESS
	MOV	(SP), (SP)	GO TO SUBROUTINE

;ERROR HANDLER

HALT:	177570	001E0B		IF THERE A REAL BELL
	175170	000000		IF YES
	004640	000000		IF KEYBOARD CHAR
	010000	175140	645:	IF IT CNTRL 'G'
	175140			NO.
XBX:	000007	1775100		SERVICE "CNTRL 'G'".
	000006	000000		BELL ON ERROR?
	001234			IF NO BELL
	001504			TTY READY.
	001511			DON'T WAIT IF TTY NOT READY.
	000008			PUSH A BELL AT THE TTY.
16:				COMPLETE BELL AT THE TTY.
				OR IF NO PRINT OUT WANTED.
				WAS THIS ERROR FOUND LAST TIME?
				IF YES
				RECORD BEING HERE
				SAVE ALL PROC REGISTERS
				GIVE THE PC OF REGISTERS
				MULTIPLY IT
				DOUBLE IT AGAIN
				JUNK
				POINT TO JUNK
				POINT TO ERROR MESSAGE
				POINT TO ERROR MESSAGE
				TYPE HEADER MESSAGE
				IF YES
				OVER IF NO
				OVER IF YES.
TYPMSG:	177001	R4		OVER IF DATA TABLE EXIST?
	004276	TYPE		
	005104	TYPE		
	000000	TST		

LOCK

1000-0 800V11 27.7021 12-SEP-70 13:09 REGISTRATION  
1000-0 800V11 27.7021 12-SEP-70 13:09 OUT, HIRE, ETC.,

EO3

MMVA-B MACYII ET AL 17-SEP-76 14:02 PAGE 31  
MMVA-B.F11 GENERAL UTILITIES (TYPE OUT,ERROR,SCOPE,ETC.)

F03

REF ID: A65011 E52001 17-555-78 14:08 PAGE 203  
MAY 11 2011 GENERAL UTILITIES INC. TYPE OUT, EXPENSES, SCOPE, ETC.)

G03

BBN/A-2 MACYII ET.7381 10-SEP-76 14:02 PAGE 33  
BBN/A-2 MACYII ET.7381 10-SEP-76 14:02 PAGE 33  
GENERAL UTILITIES (TYPE OUT,ERROR,SCOPE,ETC.)

ROUTINE USED TO "CYCLE" THROUGH UP TO EIGHT DV11's.  
THIS ROUTINE SETS UP THE CONTROL ADDRESS FOR THE DIAGNOSTIC  
AND RUNS THE SPECIFIED DV11's. THIS ROUTINE \*MUST\*  
BE RUN FIRST BEFORE ENTERING THE DIAGNOSTIC FOR THE  
SETUP NECESSARY.

			CYCLE:	TSTB	DVACTV	ARE ANY DV11's TO BE TESTED?
				BNE	1\$	BR IF OK.
				TYPE	.MERR2	NO DV11's SELECTED!!
				TEST	-2	STOP THE SHOW.
				TEST	BB	DISQUALIFY CONT. SW.
		001304	001300	1\$:	RUN,DVACTV	IS THIS ONE "ACTIVE"
		001304	001306	BB:	RUN	IF GOOD ONE FOUND.
		001304	001306		RUN	CLEAR PROC. CARRY BIT.
		001304	001306		#DV.CREAM	UPDATE POINTER.
		001304	001306		#DV.END.CREAM	CATCH CARRY FROM RUN
		001300	001306		1\$	UPDATE ADDRESS POINTER.
		001300	001306		BB	KEEP GOING: NOT ALL TESTED FOR.
		001300	001306		BB	RESET ADDRESS POINTER.
		001300	001306		BB	KEEP LOOKING FOR ACTIVE DV11
		001300	001306		BB	CLEAR PROC. CARRY.
		001300	001306		BB	UPDATE POINTER.
		001300	001306		BB	CATCH CARRY.
		001300	001306		BB	GET ADDRESS POINTER.
		001300	001306		BB	UPDATE.
						ALL DONE?
						BB IF NO.
						RESTORE POINTER.
						LOAD SYSTEM CTRL. REG
						LOAD VECTOR
						SET LINE PARAMETERS. 00-03
						04-07
						09-11
						12-15
						SAVE CORE THIS WAY!
						GET SYS CTRL. REG HIGH BYTE.
						GOT IT
						GET NXT REC. CHAR REG.
						GOT IT
						GET LN. PAR.REG.
						GOT IT
						GET SEC. REG. SEL. REG.
						GOT IT
						GET HIGH BYTE.
						GOT IT
						SEC. REG. ACCESS.
						GOT IT

EDVAB-S MACYII 27.7331 17-SEP-76 14:02 PAGE 35  
EDVAB.FII GENERAL UTILITIES (TYPE OUT, ERROR, SCOPE, ETC.)

006166	013737	001376	001400	MOV ADD	DVSRA, DVSFR RO, DVSFR	SPEC. FUN. REG.
006167	001377	00013700	001402	MOV ADD	DVSFR, DVNSR RO, DVNSR	NPR STAT. REG.
006168	013737	001376	001404	MOV ADD	DVNSR, RESV16 RO, RESV16	RESERVED REG
006169	060037	001404				
006170	060037	001404				
006171	013737	001364	001354	MOV ADD	DVRVEC, DVRLVL RO, DVRLVL	PTV LVL
006172	060037	001364	001356	MOV ADD	DVRLVL, DVTVEC RO, DVTVEC	TX VEC
006173	013737	001366	001360	MOV ADD	DVTVEC, DVTLVL RO, DVTLVL	TX LVL
006174	060037	001360				
006175	012700	001416		MOV	#L00, 03, RO	LOAD STATUS 00-03
006176	012701	001416		MOV	#MASK, A, RI	PREPARE MASK.
006177	004737	006516		MOV	#CLK, A, R2	PREPARE CLOCKS
006178				JSR	PC, FIX:00	:GO AND CALCULATE CONFIGURATION.
006179	012700	001420		MOV	#L04, 07, RO	LOAD STATUS 00-03
006180	012701	001420		MOV	#MASK, B, RI	PREPARE MASK.
006181	012702	001416		MOV	#CLK, B, R2	PREPARE CLOCKS
006182	004737	006516		JSR	PC, FIX:00	:GO AND CALCULATE CONFIGURATION.
006183	012700	001422		MOV	#L05, 11, RO	LOAD STATUS 00-03
006184	012701	001422		MOV	#MASK, C, RI	PREPARE MASK.
006185	004737	006516		MOV	#CLK, C, R2	PREPARE CLOCKS
006186				JSR	PC, FIX:00	:GO AND CALCULATE CONFIGURATION.
006187	012700	001424		MOV	#L12, 15, RO	LOAD STATUS 00-03
006188	012701	001424		MOV	#MASK, D, RI	PREPARE MASK.
006189	004737	006516		MOV	#CLK, D, R2	PREPARE CLOCKS
006190	032777	000002	172612	MOV	PC, FIX:00	:GO AND CALCULATE CONFIGURATION.
006191	001445			MOV	#SW01, SWR	
006192				TST	#42	
006193	005737	000042		BNE	78	
006194	001042			TYPE	.MORLF	
006195	104402	005104		INSTR		
006196	104403			MTSTN		
006197	005366			PARAM		
006198	104405			1		
006199	000001			1000		
006200	001000			TSTNO		
006201	001226			O		
006202	0000			1		
006203	012700	007256		BYTE		
006204	022710			58:	MOV	#TST1, RO
006205	012737			CMP	(PC)+, (RO)	
006206	001016	001226	000002	MOV	(PC)+, 0(PC)+	
006207	023760			BNE	68	
006208	001011	001226	000004	CMP	TSTNO, 2(RO)	
006209	022760			BNE	68	
006210	001000	001226	000004	CMP	#TSTNO, 4(RO)	
006211	010037	001214		BNE	68	
006212				MOV	RO, RETURN	

DDVVA-S MACYII 27(732) 17-SEP-76 14:02 PAGE 36  
DDVVA-S.P11 GENERAL UTILITIES (TYPE OUT, ERROR, SCOPE, ETC.)

006460	104402	005104		TYPE	MORLF	
006464	000412			BR	SS	
006466	005720			TST	(R0)+	
006470	020027	031174		CMP	#R0,#TLAST+10	
006474	001354			BNE	#SS	
006476	104402	005100		TYPE	.MOM	
006502	000723			BR	4S	
006504	012737	007256	001314	MOV	#TST1, RETURN	:PREPARE RETURN ADDRESS
006512	000177	172476		JMP	#RETURN	:GO START TESTING.
006616	011003			FIX.D0:	MOV	(R0), R3
006618	005720	176377		BIC	#10<1400>, R3	:GET PARAMETERS.
006620	005703			TST	R3	:CLEAR JUNK.
006624	001004			BNE	1S	:TEST FOR EIGHT BITS.
006530	105011			CLRB	(R1)	:BR IF NOT 8 BITS.
006532	112712	000010		MOVE	#S., (R2)	:SET
006536	000424			BR	4S	:
006540	022703	000400		CMP	#400, R3	:CHECK FOR SEVEN BITS.
006544	001005			SNE	2S	:BR IF NOT 7 BITS.
006546	112711	000200		MOVB	#200, (R1)	:
006552	112712	000007		MOVB	#2, (R2)	:
006556	000414			BR	4S	:
006560	022703	001000		CMP	#1000, R3	:CHECK FOR SIX BITS.
006564	001006			BNE	3S	:BR IF NOT SIX BITS.
006566	112711	000300		MOVB	#300, (R1)	:
006572	112712	000006		MOVB	#6, (R2)	:
006576	000404			BR	4S	:
006580	112711	000340		MOVE	#340, (R1)	:IF NONE OF THE ABOVE; MUST BE 5 BITS.
006584	112712	000005		MOVE	#5, (R2)	:
006588	032710	040000		BIT	#PARBIT, (R0)	:PARITY ENABLED?
006592	001401			BBEQ	SS	:IF =0: THEN NO PARITY.
006596	105012			INCB	(R2)	:PLUS ONE TO THE CLOCK!
006620	000207			RTS	PC	:
*:ROUTINE USED TO "AUTO SIZE" THE DV11 *:CSR AND VECTOR. *:NOTE: THE CSR MAY BE ANY WHERE IN THE FLOATING *: ADDRESS RANGE (175000:175400) *: AND THE VECTOR MAY BE ANY WHERE IN THE *: FLOATING VECTOR RANGE (300:770)						
006622				AUTO.SIZE:		
006624	000006			RESET		:INSURE A BUS INIT.
006624	012702	001500		CSRMAP:	MOV #DV.MAP,R2	:LOAD MAP POINTER.
006630	005022			1\$:	CLR (R2)+	:ZERO ENTIRE MAP
006632	022702	001740		CMP	#DV.END,R2	:ALL DONE?
006636	001374			BNE	1S	:BR IF NO
006640	105037	001301		CLRB	DVNUM	:SET OCTAL NUMBER OF DV11'S TO 0
006644	012702	001500		MOV	#DV.MAP,R2	
006650	012701	176000		MOV	#175000,R1	:SET FOR FIRST ADDRESS TO BE TESTED
006654	012737	007074	000004	MOV	#63,2#4	:SET FOR NON-EXISTANT DEVICE TIME OUT
006658	005711			TST	(R1)	:IF DV11 DVSCR S/B 0
006664	001037			BNE	3S	:IF NO DEV : TRAP TO 4. IF NO BIT 9 THEN NO DV11
006666	022761	177777	000012	CMP	#177777,12(R1)	:IF DV11 THEN DVSCR S/B ALL 1'S ON INIT!
006674	001033			BNE	3S	:BR IF NOT DV11

## K03

DDVA-S MACY11 27(732) 17-SEP-76 14:02 PAGE 37  
DDVAB.P11 GENERAL UTILITIES (TYPE OUT, ERROR, SCOPE, ETC.)

1668	006676	005761	000016		TST BNE	16(R1) 3\$	: IF DV11 THEN RESV16 S/B ALL 0's : BR IF NOT DV11
:AT THIS POINT IT IS ASSUMED THAT R1 HOLDS A DV11 CSR ADDRESS.							
1671	006704	010122			MOV	R1,(R2)+	:STORE CSR IN CORE TABLE.
1672	006706	005732			TST	(R2)+	:POP OVER VECTOR STORE AREA
1673	006710	052722	000226		BIS	#226,(R2)+	:SET LINE CARD 1 STAT AND SYNC
1674	006714	052722	000062		BIS	#62,(R2)+	
1675	006720	052722	000226		BIS	#226,(R2)+	:SET LINE CARD 2 STAT AND SYNC
1676	006724	052722	000062		BIS	#62,(R2)+	
1677	006730	052722	000226		BIS	#226,(R2)+	:SET LINE CARD 3 STAT AND SYNC
1678	006734	052722	000062		BIS	#62,(R2)+	
1679	006740	052722	000226		BIS	#226,(R2)+	:SET LINE CARD 4 STAT AND SYNC
1680	006744	052722	000062		BIS	#62,(R2)+	
1681	006750	05237	001301		INCB	DVNUM	:UPDATE DEVICE COUNTER
1682	006754	122737	000010	001301	CMPB	#10,DVNUM	:ARE MAX. NO. OF DEV FOUND?
1683	006762	001405			BEO	100\$	:YES DON'T LOOK FOR ANY MORE.
1684	006764	062701	000010		3\$: ADD	#10,R1	:UPDATE CSR POINTER ADDRESS
1685	006770	022701	175400		CMP	#175400,R1	
1686	006774	001332			BNE	2\$	:BR IF MORE ADDRESS TO CHECK.
1687	006776	012722	177777		MOV	#177777,(R2)+	:TERMINATOR.
1688	007002	105037	001300		CLRB	DVACTV	
1689	007006	105737	001301		TSTB	DVNUM	:WERE ANY DV11'S FOUND AT ALL?
1690	007012	001423			BEO	5\$	:ERROR AUTO SIZER FOUND NO DV11'S IN THIS SYS.
1691	007014	113701	001301		MOVB	DVNUM,R1	
1692	007020	110137	001303		MOVE	R1,SAVNUM	:SAVE NUMBER OF DEVICES
1693	007024	000241			CLC		
1694	007026	106137	001300		ROLB	DVACTV	:GENERATE ACTIVE REGISTER OF DEVICES.
1695	007032	105237	001300		INCB	DVACTV	:SET THE BIT
1696	007036	005301			DEC	R1	
1697	007040	001371			BNE	4\$	:BR IF MORE TO GENERATE
1698	007042	012737	000006	000004	MOV	#6,3#4	:RESTORE TRAP VECTOR
1699	007050	113737	001300	001302	MOVB	DVACTV,SAVACT	:SAVE ACTIVE REGISTER
1700	007056	000137	007102		JMP	VECMAP	:GO FIND THE VECTOR NOW.
1701	007062	104402	005174		TYPE	,MERR2	:NOTIFY OPR THAT NO DV11'S FOUND.
1702	007066	005000			CLR	RO	:MAKE DATA LIGHTS ZERO
1703	007070	000000			HALT		:STOP THE SHOW
1704	007072	000776			BR	-2	:DISABLE CONT. SW.
1705	007074	012716	006764		ES:	MOV #3\$, (SP)	:ENTERED BY NON-EXISTANT TIME-OUT.
1706	007100	000002			RTI		:RETURN TO MAINSTREAM
1707							
1708	007102	012737	000340	000022	VECMAP:	MOV #340,3#22	:SET IOT TRAP PRIO TO 7
1709	007110	012737	007232	000020	MOV	#4\$,3#20	:SET IOT TRAP VECTOR
1710	007116	012702	001500		MOV	#DV.MAP,R2	:SET SOFTWARE POINTER
1711	007122	012700	000300		MOV	#300,RO	:FLOATING VECTORS START HERE.
1712	007126	012701	000302		MOV	#302,R1	:PC OF IOT INSTR.
1713	007132	010120			MOV	R1,(R0)+	:START FILLING VECTOR AREA
1714	007134	012721	000004		MOV	#4,(R1)+	:WITH .+2: IOT
1715	007140	022021			CMP	(R0)+(R1)+	:ADD 2 TO RO +R1
1716	007142	020127	001000		CMP	R1,#1000	
1717	007146	101771			BLOS	1\$	:BR IF MORE TO FILL
1718	007150	113737	001300	001246	MOV	DVACTV,TEMP1	:STORE TEMPORALLY
1719	007156	006037	001246		ROR	TEMP1	:BRING OUT A BIT
1720	007162	103034			BCC	5\$	:BR IF ALL DONE
1721	007164	005037	177776		CLR	PS	:ZERO CPU PRIO
1722	007170	012722	001300	000000	MOV	#BIT9+BIT7+BIT6,0(R2)	
1723	007176	005000			CLR	RO	:ATTEMPT TO FORCE AN INTERRUPT

DDOVA-B MACY11 271732J 17-SEP-76 14:02 PAGE 39  
 DDOVAB.P11 GENERAL UTILITIES (TYPE OUT,ERROR,SCOPE,ETC.)

1724	007200	005200			INC	R0	:STALL
1725	007202	001376			BNE	#2	FOR TIME TO INTERRUPT
1726	007204	052762	000300	000002	BIS	\$300,2(R2)	:NO INTERRUPT ASSUME 300 AND FIX DV11 LATER
1727	007212	042772	176777	000000	3\$:	\$10<BIT9>,0(R2)	
1728	007220	005072	000000		CLR	0(R2)	
1729	007224	062702	000024		ADD	#24,R2	:POP SOFTWARE POINTER
1730	007230	000752			RR	2\$	:KEEP GOING
1731	007232	051662	000002		BIS	(SP),2(R2)	:GET VECTOR ADDRESS
1732	007236	042762	000007	000002	4\$:	#7,2(R2)	:CLEAR JUNK
1733	007244	022662			CMP	(SP)+,(SP)+	:POP IOT JUNK OFF STACK
1734	007246	012712	007212		MOV	#3\$, (SP)	:SET FOR RETURN
1735	007250	000002			RTI		
1736	007254	000207			FC		:ALL DONE WITH "AUTO SIZING"

M103

DZDVAB-8 MACY11 27(732) 17-SEP-76 14:02 PAGE 39  
DZDVAB.P11 DV11 DEVICE DIAGNOSTICS. COPYRIGHT 1975 DIGITAL EQUIP. CORP.

```

1738 :***** TEST 1 *****
1739 :VERIFY THAT ADDRESSING DEVICE DOES *NOT* CAUSE
1740 :A TIME-OUT TRAP.
1741 :*****
1742
1743 : TEST 1
1744 -----
1745 007256 012737 000001 001226 TST1: MOV #1,TSTNO
1746 007264 012737 007366 001216 MOV #TST2,NEXT
1747 007272 012737 007324 001220 MOV #1$,LOCK
1748 007300 012700 000010 MOV #8,,R0
1749 007304 013701 001362 MOV DVSCR,R1
1750 007310 012737 007360 000004 MOV #2$,4
1751 007316 012737 000340 000006 MOV #340,6
1752 007324 005711 1$: TST (R1) :SET FOR MAX. 8 PRI. REGISTERS
1753 007326 000240 NOP :GET FIRST PRI. ADDRESS
1754 007330 000240 NOP :SET FOR TIME-OUT TRAP.
1755 007332 104401 SCOP1 :SAFE GUARD.
1756 007334 062701 000002 ADD #2,R1 :REFERENCE THE ADDRESS.
1757 007340 005300 DEC R0 :STALL
1758 007342 001370 BNE 1$ :FOR TIME.
1759 007344 012737 000006 000004 MOV #5,4 :IF SW09=1; GOTO 1$.
1760 007352 005037 000006 CLR 2#5 :UPDATE TO NEXT ADDRESS.
1761 007356 104400 SCOPE :ARE ALL ADDRESS CHECKED?
1762 007360 011602 2$: MOV (SP),R2 :BR IF NO.
1763 007362 104001 HLT 1 :RESET TRAP ZONE.
1764 007364 000002 RTI :SCOPE THIS TEST
1765 :SAVE THE TRAP PC
1766 :REPORT TIME-OUT TRAP
1767 :RETURN TO MAIN PROGRAM
1768
1769 :***** TEST 2 *****
1770 :PRIMARY REGISTER ADDRESSING TEST
1771 :LOAD EACH PRIMARY REGISTER WITH A
1772 :DIFFERENT NUMBER AND VERIFY EACH
1773 :WAS INDIVIDUALLY ADDRESSED.
1774 : TEST 2
1775 -----
1776 007366 012737 000002 001226 TST2: MOV #2,TSTNO
1777 007374 012737 007620 001216 MOV #TST3,NEXT
1778 007402 012737 007436 001220 MOV #1$,LOCK
1779 007410 012700 007600 MOV #3$,R0 :SET DATA TABLE POINTER
1780 007414 013703 001362 MOV DVSCR,R3 :SET DV POINTER
1781 007420 005013 CLR (R3) :START REG AT ZERO
1782 007422 005077 171744 CLR @DVSRS :ZERO SEC. REG SEL.
1783 007426 005077 171744 CLR @DVSRA :ZERO SEC REG ACCESS
1784 007432 012702 000010 MOV #8,,R2 :SET FOR EIGHT PRIMARY REGISTERS.
1785 007436 011005 1$: MOV (R0),R5 :PUT DATA INTO EXPECTED
1786 007440 010513 MOV R5,(R3) :WRITE EXPECTED INTO DV REGISTER
1787 007442 011304 MOV (R3),R4 :READ REGISTER INTO FOUND LOC
1788 007444 020504 CMP R5,R4 :DOES EXPECTED=RECEIVED?
1789 007446 001401 BEQ 64$: :BR IF YES
1790 007450 104003 HLT 3 :THIS IS A DATA ERROR *NOT* A DUEL ADDRESSING ERROR. NOT
1791 007452 104401 SCOP1 :SW09=1?
1792 007454 022023 CMP (R0)+,(R3)+ :POP DATA POINTERS AND HRDW POINTER
1793 007456 020337 001402 CMP R3,DVNSR :DON'T DO THE DVNSR!

```

## NO3.

DZDVP-B MACY11 27(732) 17-SEP-76 14:02 PAGE 40  
 DZDVAB.P11 DV11 DEVICE DIAGNOSTICS. COPYRIGHT 1975 DIGITAL EQUIP. CORP.

1794	007462	001002		BNE	4\$	:BR IF NOT DVNSR
1795	007464	022320		CMP	(R3)+, (R0)+	:POP POINTERS AROUND DVNSR
1796	007466	005302		DEC	R2	:UPDATE REGISTER COUNTER
1797	007470	020337	001370	4\$: CMP	R3, DVLCR	:DON'T DO THE DVLCR!
1798	007474	001002		BNE	5\$	:BR IF NOT THE DVLCR
1799	007476	022320		CMP	(R3)+, (R0)+	:POP POINTERS AROUND THE DVLCR
1800	007500	005302		DEC	R2	:UPDATE THE REGISTER COUNTER
1801	007502	005302		DEC	R2	:DITTO
1802	007504	001354		BNE	1\$	:BR IF MORE TO GO
1803				;CHECK DUEL ADDRESSING.....		
1804	007506	012700	007600	MOV	#3\$, R0	:SET DATA POINTER
1805	007512	013703	001362	MOV	DVSCR, R3	:SET HRDW POINTER
1806	007516	012737	007530	MOV	#2\$, LOCK	:SET IF SW09=1
1807	007524	012702	000010	MOV	#8\$, R2	:SET EIGHT PRIMARY REGISTERS
1808	007530	011005		MOV	(R0), R5	:LOAD DATA INTO EXPECTED
1809	007532	011304		MOV	(R3), R4	:READ THE DV REGISTER
1810	007534	020504		CMP	R5, R4	:DOES THE DATA COMPARE
1811	007536	001401		BEQ	65\$	:BR IF OK
1812	007540	104003		HLT	3	:NOW THIS WAS A DUEL ADDRESSING ERROR.
1813	007542	104401		65\$: SCOP1		:SW09=1?
1814	007544	022023		CMP	(R0)+, (R3)+	:POP POINTERS
1815	007546	020337	001402	CMP	R3, DVNSR	:DON'T DO THE DVNSR
1816	007552	001002		BNE	5\$	:BR IF NOT DVNSR
1817	007554	022320		CMP	(R3)+, (R0)+	:POP POINTERS
1818	007556	005302		DEC	R2	:SET REG COUNTER
1819	007560	020337	001370	CMP	R3, DVLCR	:DON'T DO THE DVLCR
1820	007564	001002		BNE	7\$	:BR IF NOT DVLCR
1821	007566	022320		CMP	(R3)+, (R0)+	:POP POINTERS
1822	007570	005302		DEC	R2	:SET REG POINTER
1823	007572	005302		7\$: DEC	R2	:DITTO
1824	007574	001355		BNE	2\$	:BR IF MORE TO GO
1825	007576	104400		SCOPE		:SCOPE THIS TEST
1826	007600	000010		3\$: .WORD	000010	:DVSCR
1827	007602	000000		.WORD	000000	:DVRIC
1828	007604	000000		.WORD	SKIP	:DVLCR
1829	007606	001400		.WORD	001400	:DVSRS
1830	007610	000300		.WORD	000300	:DVSRA
1831	007612	100000		.WORD	100000	:DVSFR
1832	007614	000000		.WORD	SKIP	:DVNSR
1833	007616	000060		.WORD	000060	:RESV16
1834						
1835						
1836				***** TEST 3 *****		
1837				*SYSTEM CONTROL REGISTER READ/WRITE TEST.		
1838				*SET BIT2, VERIFY BIT2 WAS SET.		
1839				*CLEAR BIT2, VERIFY BIT2 WAS CLEARED.		
1840				*****		
1841						
1842				; TEST 3		
1843				-----		
1844	007620	012737	000003	001226	TST3: MOV	#3, TSTNO
1845	007626	012737	007674	001216	MOV	#TST4, NEXT
1846	007634	013703	001362		MOV	DVSCR, R3
1847	007640	012705	000004		MOV	#BIT2, R5
1848	007644	010513			MOV	R5, (R3)
1849	007646	011304			MOV	(R3), R4
						:SET REGISTER TO BE TESTED.
						:SET "EXPECTED".
						:WRITE THE REGISTER.
						:READ THE REGISTER.

R5=GOOD; R4=UNKNOWN.  
ARE THEY THE SAME?  
COMPARISON ERROR.  
CLEAR THE ELEMENTS  
REGISTER.  
REGISTERS;  
REGISTER;  
REGISTER;  
REGISTER;  
REGISTER;  
REGISTER;  
REGISTER;  
REGISTER;

\*\*\*\*\* TEST 4 \*\*\*\*\*  
SYSTEM CONTROL REGISTER READ/WRITE TEST.  
VERIFY BITS WAS SET.  
BITS, VERIFY BITS WAS CLEARED.

```
***** TEST 5 *****  
+SYSTEM CONTROL REGISTER READ/WRITE TEST.  
+SET BIT4, VERIFY BIT4 WAS SET.  
+CLEAR BIT4, VERIFY BIT4 WAS CLEARED.
```

```

; TEST 5
-----+
TEST5: MOV    $5,TSTNO
        MOV    $STATE,NEXT
        MOV    R4,REGR
        MOV    R4,(R4)
        MOV    (R4),R4
        CMP    R4,R5
        BEQ    L1
        BNE    L2
L1:    CLR    R4
L2:    CLR    R4

```

:SET REGISTER TO BE TESTED.  
 :SET "EXPECTED".  
 :WRITE THE REGISTER.  
 :READ THE REGISTER.  
 :R5=GOOD; R4=UNKNOWN.  
 :ARE THEY THE SAME?  
 :COMPARISON ERROR.  
 :CLEAR R4

CO4

MOV R4, R4  
 SET "EXPECTED"  
 READ THE REGISTER.  
 TEST R4  
 OR IF OK  
 ORS=GOOD; R4=?  
 COMPARE R4  
 SCOPING THIS TEST

\*\*\*\*\* TEST 6 \*\*\*\*\*  
 SYSTEM CONTROL REGISTER READ/WRITE TEST.  
 SET BITS, VERIFY BITS WAS SET.  
 CLEAR BITS, VERIFY BITS WAS CLEARED.

TEST 6

TEST6: MOV #6,TSTNO  
 MOV DIVSR,R4  
 TEST R4  
 READ THE REGISTER.  
 SET "EXPECTED"  
 WRITE THE REGISTER.  
 READ THE REGISTER.  
 R4=GOOD; R4=UNKNOWN.  
 ARE THEY THE SAME?  
 COMPARE R4  
 SET BITS TO THE REGISTER.  
 SET "EXPECTED"  
 R4=GOOD; R4=?  
 IF OK  
 COMPARE R4  
 SCOPING THIS TEST

\*\*\*\*\* TEST 7 \*\*\*\*\*  
 SYSTEM CONTROL REGISTER READ/WRITE TEST.  
 SET BITS, VERIFY BITS WAS SET.  
 CLEAR BITS, VERIFY BITS WAS CLEARED.

TEST 7

TEST7: MOV #7,TSTNO  
 MOV DIVSR,R4  
 TEST R4  
 READ THE REGISTER.  
 SET "EXPECTED"  
 WRITE THE REGISTER.  
 READ THE REGISTER.  
 R4=GOOD; R4=UNKNOWN.  
 ARE THEY THE SAME?  
 COMPARE R4  
 CLEAR R4  
 READ THE REGISTER.  
 SET "EXPECTED"  
 R4=GOOD; R4=?  
 IF OK

D04

BBVA-8 MACYII BT/732 10-SEP-76 14:02 PAGE 43  
BBVA-8.F11 DVII DEVICE DIAGNOSTICS. COPYRIGHT 1975 DIGITAL EQUIP. CORP.

卷之三

EE: HLT 3 :COMPARISON ERROR  
SCOPE :SCOPE THIS TEST

```
***** TEST 10 *****
*TEST THAT BIT 7( RECEIVER INTERRUPT )
*CANNOT BE WRITTEN WHEN BIT 9 ( SYSTEM MAINTAINCE )
*IS NOT SET.
*THEN VERIFY THAT BIT 7 CAN BE WRITTEN WHEN
*BIT 9 IS SET.
```

TEST 10

REGISTER PINTER INTO REG  
TEMPT TO SET BIT 7  
BACK REGISTER  
BIT 7 SHOULD NOT BE SET  
DVSCOR NOT ALL 0's  
SET BIT 7 & BITS IN THE DVSCOR  
  
REGISTER  
BIT 9 AND BIT 7 SET?  
OK  
DVSCOR  
BIT 7  
  
REGISTER  
OK?  
DVSCOR  
BIT 7  
TEST

```
***** TEST 11 *****
:SYSTEM CONTROL REGISTER READ/WRITE TEST.
:SET BITS. VERIFY BITS WAS SET.
:CLEAR BITS. VERIFY BITS WAS CLEARED.
```

TEST 11

```
SET REGISTER TO BE TESTED.  
SET "EXPECTED".  
WRITE THE REGISTER.  
READ THE REGISTER.  
RS=GOOD; RH=UNKNOWN.  
ARE THEY THE SAME?  
COMPARISON ERROR.  
CLEAR BITS  
READ THE REGISTER.
```

E04

DEVA-8 MACYLL 277738 10-SEP-76 14:02 PAGE 44  
DEVA-8.P11 DVI-II DEVICE DIAGNOSTICS. COPYRIGHT 1975 DIGITAL EQUIP. CORP.

26: SET "EXPECTED"  
RS=GOOD; RH=?  
RR IF OK  
COMPARISON ERROR  
SCOPE THIS TEST

```
***** TEST 12 *****  
ITEM CONTROL REGISTER READ/WRITE TEST.  
VERIFY BIT9 WAS SET.  
CLEAR BIT9. VERIFY BIT9 WAS CLEARED.
```

```
; TEST 12
-----  
TEST12: MOV    R4, #1000      ;SET REGISTER TO BE TESTED.  
MOV    R5, #0          ;CLEAR BITS  
MOV    R6, #0          ;CLEAR BITS  
MOV    R7, #0          ;CLEAR BITS  
MOV    R8, #0          ;CLEAR BITS  
MOV    R9, #0          ;CLEAR BITS  
MOV    R10, #0         ;CLEAR BITS  
MOV    R11, #0         ;CLEAR BITS  
MOV    R12, #0         ;CLEAR BITS  
MOV    R13, #0         ;CLEAR BITS  
MOV    R14, #0         ;CLEAR BITS  
MOV    R15, #0         ;CLEAR BITS  
TSTNO TSTNO, R4       ;READ THE REGISTER.  
TSTNO TSTNO, R5       ;COMPARISON ERROR.  
TSTNO TSTNO, R6       ;COMPARISON ERROR.  
TSTNO TSTNO, R7       ;COMPARISON ERROR.  
TSTNO TSTNO, R8       ;COMPARISON ERROR.  
TSTNO TSTNO, R9       ;COMPARISON ERROR.  
TSTNO TSTNO, R10      ;COMPARISON ERROR.  
TSTNO TSTNO, R11      ;COMPARISON ERROR.  
TSTNO TSTNO, R12      ;COMPARISON ERROR.  
TSTNO TSTNO, R13      ;COMPARISON ERROR.  
TSTNO TSTNO, R14      ;COMPARISON ERROR.  
TSTNO TSTNO, R15      ;COMPARISON ERROR.  
NEXT:    B    TEST12      ;REPEAT TEST
```

```
***** TEST 13 *****
*SYSTEM CONTROL REGISTER READ/WRITE TEST.
*SET BIT10, VERIFY BIT10 WAS SET.
*CLEAR BIT10, VERIFY BIT10 WAS CLEARED.
```

```

TEST 13
-----
```

TST13:	MOV	\$13,TSTNO	SET REGISTER TO BE TESTED.
	MOV	\$TST4,T4,NEXT	SET "EXPECTED".
	MOV	DVSQR,R3	WRITE THE REGISTER.
	MOV	RS,BIT10,RS	READ THE REGISTER.
	MOV	R5,(R3)	RS=GOOD; R4=UNKNOWN.
	MOV	R5,(R3),R4	ARE THEY THE SAME?
	CMP	RS,R4	COMPARISON ERROR.
	BEQ	16	CLEAR BIT10.
	BL	16	READ THE REGISTER.
	BL	16	SET "EXPECTED".
	BL	16	RS=GOOD; R4=?
	BL	16	OR IF OK
	BL	16	COMPARISON ERROR

FO4

DEVS-B MACY II EPROMS 17-SEP-76 14:02 PAGE 45  
 DEVS-B MACY II DVII DEVICE DIAGNOSTICS. COPYRIGHT 1975 DIGITAL EQUIP. CORP.

010462 104400

BB: SCOPE

:SCOPE THIS TEST

\*\*\*\*\* TEST 14 \*\*\*\*\*  
 SYSTEM CONTROL REGISTER READ/WRITE TEST.  
 SET BIT12, VERIFY BIT12 WAS SET.  
 CLEAR BIT12, VERIFY BIT12 WAS CLEARED.  
 \*\*\*\*\*

## TEST 14

	TST14:	MOV #14, TSTNO	SET REGISTER TO BE TESTED.
	MOV #000010, R3	SET "EXPECTED"	
	MOV #000010, R5	WRITE THE REGISTER.	
	MOV #000010, R6	READ THE REGISTER.	
	MOV #000010, R4	R5=GOOD; R4=UNKNOWN.	
	MOV #000010, R3	ARE THEY THE SAME?	
	MOV #000010, R4	COMPARISON ERROR.	
	MOV #000010, R5	CLEAR BIT12	
	MOV #000010, R6	READ THE REGISTER.	
	BB: SCOPE	SET "EXPECTED"	
		R5=GOOD; R4=?	
		BR IF OK	
		COMPARISON ERROR	
		:SCOPE THIS TEST	

\*\*\*\*\* TEST 15 \*\*\*\*\*  
 SYSTEM CONTROL REGISTER READ/WRITE TEST.  
 SET BIT13, VERIFY BIT13 WAS SET.  
 CLEAR BIT13, VERIFY BIT13 WAS CLEARED.  
 \*\*\*\*\*

## TEST 15

	TST15:	MOV #15, TSTNO	SET REGISTER TO BE TESTED.
	MOV #000010, R3	SET "EXPECTED"	
	MOV #000010, R5	WRITE THE REGISTER.	
	MOV #000010, R6	READ THE REGISTER.	
	MOV #000010, R4	R5=GOOD; R4=UNKNOWN.	
	MOV #000010, R3	ARE THEY THE SAME?	
	MOV #000010, R4	COMPARISON ERROR.	
	MOV #000010, R5	CLEAR BIT13	
	MOV #000010, R6	READ THE REGISTER.	
	BB: SCOPE	SET "EXPECTED"	
		R5=GOOD; R4=?	
		BR IF OK	
		COMPARISON ERROR	
		:SCOPE THIS TEST	

\*\*\*\*\* TEST 16 \*\*\*\*\*

DEVA-S-MACVII 207381 17-SEP-76 14:02 PAGE 46  
DEVAS-P11 BN11 DEVICE DIAGNOSTICS. COPYR

DEVA-8 MACYII ED 7381 17-SEP-76 14:02 PAGE 46  
DEVA8.P11 CVII DEVICE DIAGNOSTICS. COPYRIGHT 1975 DIGITAL EQUIP. CORP.

G04

```
;*SYSTEM CONTROL REGISTER READ/WRITE TEST.  
;*SET BIT3+BIT0, VERIFY BIT3+BIT0 WAS SET.  
;*CLEAR BIT3+BIT0, VERIFY BIT3+BIT0 WAS CLEARED.
```

TEST 13

```
***** TEST 17 *****
+TEST THAT BIT 15(NPR STATUS OVERFLOW INTERRUPT)
+CANNOT BE WRITTEN WHEN BIT 9 (SYSTEM MAINTAINCE)
+IS NOT SET.
+THEN VERIFY THAT BIT 15 CAN BE WRITTEN WHEN
+BIT 9 IS SET.
```

TEST 17

			TST17:	MOV #17,TSTNO MOV TSTNO,NEXT DVSOR,R3	SET REGISTER POINTER INTO R3 SET EXPECTED RESULT ATTEMPT TO SET BIT 15
000017	00100000			BIT15,(R3)	TRY READ BACK REGISTER BIT 15 SHOULD NOT BE SET
00100000				BIT15,T	DVSOR NOT ALL 0's
100000				BIT15+BIT9,R5	SET BIT 15+BIT9 IN THE DVSOR
101000		15:		BIT15,R5	READ REGISTER
10000000				BIT15,T	IS BIT 9 AND BIT 15 SET?
10000000				BIT15,R5	BR IF OK
				BIT15,T	DVSOR ERROR
				BIT15,R5	CLEAR BIT 15
				BIT15,T	BIT TO
				BIT15,R5	READ REGISTER
				BIT15,T	COMPARE OK?
				BIT15,R5	BR IF YES
				BIT15,T	DVSOR TEST

\*\*\*\*\* TEST 20 \*\*\*\*\*  
 \*TEST THAT BITS IN DVSCR CLEARS.  
 \*BIT7 OF DVSCR.

## : TEST 20

0110720	012737	000020	001226	TST20:	MOV #20,TSTNO MOV \$TST21,NEXT MOV DVSCR,R3 MOV #BIT0,REG3 MOV #BIT1,REG3 CMB REG3,REG3 MOV #DVRC,REG3 CMB REG3,REG3 MOV #0,REG3 SCFREG3 18:	SET UP POINTERS SET UP TIME READ SC00 IF ONLY SET? BITS NOT ONLY BIT SET OR 8 ISN'T SET! LEAVE REG=0 SCOPE
0110730	012737	000020	001226			
0110740	012737	000020	001226			
0110750	012737	000020	001226			
0110760	012737	000020	001226			
0110770	012737	000020	001226			
0110780	012737	000020	001226			
0110790	012737	000020	001226			
0110800	012737	000020	001226			
0110810	012737	000020	001226			
0110820	012737	000020	001226			
0110830	012737	000020	001226			
0110840	012737	000020	001226			

\*\*\*\*\* TEST 21 \*\*\*\*\*  
 \*RECEIVER INTERRUPT CHARACTER REGISTER TEST  
 \*TEST THAT RECEIVER INTERRUPT CHARACTER REGISTER CANNOT BE WRITTEN  
 \*WRITE RECEIVER INTERRUPT CHARACTER REGISTER WITH ALL 1'S  
 \*AND VERIFY THAT ALL 0'S ARE READ BACK.

## : TEST 21

0110720	012737	000021	001226	TST21:	MOV #21,TSTNO MOV \$TST22,NEXT MOV DVRC,R3	SET THE REGISTER. WAIT FOR REGISTER (ZERO)
0110730	012737	001226	001226			DO THE REGISTER WITH ALL 1'S
0110740	012737	001226	001226			DO THE REGISTER. IF OK, REGISTER NOT ZERO.
0110750	012737	001226	001226			SCOPE THIS TEST.
0110760	012737	001226	001226			
0110770	012737	001226	001226			
0110780	012737	001226	001226			
0110790	012737	001226	001226			
0110800	012737	001226	001226			
0110810	012737	001226	001226			
0110820	012737	001226	001226			
0110830	012737	001226	001226			
0110840	012737	001226	001226			

\*\*\*\*\* TEST 22 \*\*\*\*\*  
 \*LINE CONTROL REGISTER READ/WRITE TEST.  
 \*SET BITS, VERIFY BIT9 WAS SET.  
 \*CLEAR BITS, VERIFY BIT9 WAS CLEARED.

## : TEST 22

0110720	012737	000022	001226	TST22:	MOV #22,TSTNO MOV \$TST23,NEXT MOV DVLCR,R3	SET REGISTER TO BE TESTED.
0110730	012737	001226	001226			
0110740	012737	001226	001226			
0110750	012737	001226	001226			
0110760	012737	001226	001226			
0110770	012737	001226	001226			
0110780	012737	001226	001226			
0110790	012737	001226	001226			
0110800	012737	001226	001226			
0110810	012737	001226	001226			
0110820	012737	001226	001226			
0110830	012737	001226	001226			
0110840	012737	001226	001226			

DEVA-S MACYII 277321 17-SEP-76 14:02 PAGE 49  
DEVAS.F11 DVII DEVICE DIAGNOSTICS. COPYRIGHT 1975 DIGITAL EQUIP. CORP.

012705	001000	MOV #BIT9,R5	SET "EXPECTED".	
001004		MOV #BIT9,(R3)	WRITE THE REGISTER.	
001005		MOV #BIT9,R4	READ THE REGISTER.	
001006		BIO #BIT5+BIT4+BIT1+BIT0,R4	:CLEAR UNWANTED BITS	
001007		CMP #BIT9,R4	:RS=GOOD; R4=UNKNOWN.	
001008		BEQ 3	:ARE THEY THE SAME?	
001009		HLT	:COMPARISON ERROR.	
00100A		001000	CLEAR BIT9	
00100B		001000	READ THE REGISTER.	
00100C		001000	#BIT5+BIT4+BIT1+BIT0,R4	:CLEAR UNWANTED BITS
00100D		001000	SET "EXPECTED"	
00100E		001000	:RS=GOOD; R4=?	
00100F		001000	BR IF OK	
001010		001000	COMPARISON ERROR	
001011		001000	SCOPE THIS TEST	

\*\*\*\*\* TEST 23 \*\*\*\*\*  
\*LINE CONTROL REGISTER READ/WRITE TEST.  
\*SET BIT10. VERIFY BIT10 WAS SET.  
\*CLEAR BIT10. VERIFY BIT10 WAS CLEARED.  
\*\*\*\*\*

## TEST 23

012737	000023	001226	TST23: MOV #23,TSTNO		
001227	011242	001216	MOV #TST24,NEXT		
001228	001370		MOV DVLOR,R3	:SET REGISTER TO BE TESTED.	
001229	002000		MOV #BIT10,R5	:SET "EXPECTED".	
001230			MOV #BIT10,(R3)	WRITE THE REGISTER.	
001231			MOV #BIT10,R4	READ THE REGISTER.	
001232			BIO #BIT5+BIT4+BIT1+BIT0,R4	:CLEAR UNWANTED BITS	
001233			CMP #BIT10,R4	:RS=GOOD; R4=UNKNOWN.	
001234			BEQ 3	:ARE THEY THE SAME?	
001235			HLT	:COMPARISON ERROR.	
001236			001227	CLEAR BIT10	
001237			001227	READ THE REGISTER.	
001238			001227	#BIT5+BIT4+BIT1+BIT0,R4	:CLEAR UNWANTED BITS
001239			001227	SET "EXPECTED"	
001240			001227	:RS=GOOD; R4=?	
001241			001227	BR IF OK	
001242			001227	COMPARISON ERROR	
001243			001227	SCOPE THIS TEST	

\*\*\*\*\* TEST 24 \*\*\*\*\*  
\*LINE CONTROL REGISTER READ/WRITE TEST.  
\*SET BIT11. VERIFY BIT11 WAS SET.  
\*CLEAR BIT11. VERIFY BIT11 WAS CLEARED.  
\*\*\*\*\*

## TEST 24

011242	012737	000024	001226	TST24: MOV #24,TSTNO	
001243	012737	011226	001216	MOV #TST25,NEXT	
001244	013703	001370		MOV DVLOR,R3	:SET REGISTER TO BE TESTED.

JO4

DDVVA-S MACYII BT(732) 17-SEP-76 14:02 PAGE 49  
 DDVVA-S.PLL DVII DEVICE DIAGNOSTICS. COPYRIGHT 1975 DIGITAL EQUIP. CORP.

011360	012705	004000	MOV #BIT11,R5	SET "EXPECTED".
00113660	010513		MOV R5,(R3)	WRITE THE REGISTER.
011360	011304		MOV R5,(R3),R4	READ THE REGISTER.
00113620	042704	000063	BIC #BIT5+BIT4+BIT1+BIT0,R4	:CLEAR UNWANTED BITS
00113626	020504		CMP R5,R4	:R5=GOOD; R4=UNKNOWN.
00113600	001401		BEQ 1\$	:ARE THEY THE SAME?
00113603	104003		HLT	:COMPARISON ERROR.
00113604	040513		BIC R5,(R3)	CLEAR BIT11
00113604	011304		MOV R5,(R3),R4	READ THE REGISTER.
00113604	042704	000063	BIC #BIT5+BIT4+BIT1+BIT0,R4	:CLEAR UNWANTED BITS
00113605	005005		CLR R5	:SET "EXPECTED"
00113604	020504		CMP R5,R4	:R5=GOOD; R4=?
00113601	001401		BEQ 2\$	:BR IF OK
00113603	104003		HLT	:COMPARISON ERROR
00113603	104400		SCOPE	:SCOPE THIS TEST

\*\*\*\*\* TEST 25 \*\*\*\*\*  
 :LINE CONTROL REGISTER READ/WRITE TEST.  
 :SET BIT12, VERIFY BIT12 WAS SET.  
 :CLEAR BIT12, VERIFY BIT12 WAS CLEARED.  
 \*\*\*\*\*

## TEST 25

011326	012737	000025	001226	TST25: MOV #25,TSTNO	
00113342	012737	011412	001216	MOV #TST26,NEXT	
011342	013703	001370		MOV DVLCR,R3	:SET REGISTER TO BE TESTED.
011346	010000			MOV #BIT12,R5	:SET "EXPECTED".
010513				MOV R5,(R3)	WRITE THE REGISTER.
011304				MOV (R3),R4	READ THE REGISTER.
011356	042704	000063		BIC #BIT5+BIT4+BIT1+BIT0,R4	:CLEAR UNWANTED BITS
011360	020504			CMP R5,R4	:R5=GOOD; R4=UNKNOWN.
011364	001401			BEQ 1\$	:ARE THEY THE SAME?
011366	104003			HLT	:COMPARISON ERROR.
011370	040513			BIC R5,(R3)	CLEAR BIT12
011372	011304			MOV (R3),R4	READ THE REGISTER.
011374	042704	000063		BIC #BIT5+BIT4+BIT1+BIT0,R4	:CLEAR UNWANTED BITS
011400	005005			CLR R5	:SET "EXPECTED"
011402	020504			CMP R5,R4	:R5=GOOD; R4=?
011403	001401			BEQ 2\$	:BR IF OK
011406	104003			HLT	:COMPARISON ERROR
011410	104400			SCOPE	:SCOPE THIS TEST

\*\*\*\*\* TEST 26 \*\*\*\*\*  
 :LINE CONTROL REGISTER READ/WRITE TEST.  
 :SET BIT13, VERIFY BIT13 WAS SET.  
 :CLEAR BIT13, VERIFY BIT13 WAS CLEARED.  
 \*\*\*\*\*

## TEST 26

011412	012737	000026	001226	TST26: MOV #26,TSTNO	
00114200	012737	011476	001216	MOV #TST27,NEXT	
00114200	013703	001370		MOV DVLCR,R3	:SET REGISTER TO BE TESTED.

## K04

DDVVA-S MACYII 27(732) 17-SEP-76 14:02 PAGE 50  
 DDVVA.S.P11 DV11 DEVICE DIAGNOSTICS. COPYRIGHT 1975 DIGITAL EQUIP. CORP.

2354	011432	012705	020000		MOV	#BIT13,R5	;SET "EXPECTED".
2356	011436	010513			MOV	R5,(R3)	;WRITE THE REGISTER.
2358	011440	011304			MOV	(R3),R4	;READ THE REGISTER.
2357	011442	042704	000063		BIC	#BIT5+BIT4+BIT1+BIT0,R4	;CLEAR UNWANTED BITS
2358	011446	020504			CMP	R5,R4	;R5=GOOD; R4=UNKNOWN.
2359	001450	001401			BEQ	1\$	;ARE THEY THE SAME?
2360	011452	104003			HLT	3	;COMPARISON ERROR.
2361	011454	040513		1\$:	BIC	R5,(R3)	;CLEAR BIT13
2362	011456	011304			MOV	(R3),R4	;READ THE REGISTER.
2363	011460	042704	000063		BIC	#BIT5+BIT4+BIT1+BIT0,R4	;CLEAR UNWANTED BITS
2364	011464	005005			CLR	R5	;SET "EXPECTED".
2365	011466	020504			CMP	R5,R4	;R5=GOOD; R4=?
2366	001470	001401			BEQ	2\$	;BR IF OK
2367	011472	104003			HLT	3	;COMPARISON ERROR
2368	011474	104400		2\$:	SCOPE		;SCOPE THIS TEST

2371 ;\*\*\*\*\* TEST 27 \*\*\*\*\*  
 2372 ;\*LINE CONTROL REGISTER READ/WRITE TEST.  
 2373 ;\*SET BIT14, VERIFY BIT14 WAS SET.  
 2374 ;\*CLEAR BIT14, VERIFY BIT14 WAS CLEARED.  
 2375 ;\*\*\*\*\*

## ; TEST 27

2379	011476	012737	000027	001226	TST27:	MOV	#27,TSTNO	
2380	011504	012737	011562	001216		MOV	#TST30,NEXT	
2381	011512	013703	001370			MOV	DVLCR,R3	;SET REGISTER TO BE TESTED.
2382	011516	012705	040000			MOV	#BIT14,R5	;SET "EXPECTED".
2383	011522	010513				MOV	R5,(R3)	;WRITE THE REGISTER.
2384	011524	011304				MOV	(R3),R4	;READ THE REGISTER.
2385	011526	042704	000063			BIC	#BIT5+BIT4+BIT1+BIT0,R4	;CLEAR UNWANTED BITS
2386	011532	020504				CMP	R5,R4	;R5=GOOD; R4=UNKNOWN.
2387	011534	001401				BEQ	1\$	;ARE THEY THE SAME?
2388	011536	104003				HLT	3	;COMPARISON ERROR.
2389	011540	040513			1\$:	BIC	R5,(R3)	;CLEAR BIT14
2390	011542	011304				MOV	(R3),R4	;READ THE REGISTER.
2391	011544	042704	000063			BIC	#BIT5+BIT4+BIT1+BIT0,R4	;CLEAR UNWANTED BITS
2392	011550	005005				CLR	R5	;SET "EXPECTED".
2393	011552	020504				CMP	R5,R4	;R5=GOOD; R4=?
2394	011554	001401				BEQ	2\$	;BR IF OK
2395	011556	104003				HLT	3	;COMPARISON ERROR
2396	011560	104400		2\$::	SCOPE		;SCOPE THIS TEST	

2397 ;\*\*\*\*\* TEST 30 \*\*\*\*\*  
 2398 ;\*SECONDARY REGISTER SELECTOR READ/WRITE TEST.  
 2399 ;\*SET BIT0, VERIFY BIT0 WAS SET.  
 2400 ;\*CLEAR BIT0, VERIFY BIT0 WAS CLEARED.  
 2401 ;\*\*\*\*\*

## ; TEST 30

2402	011562	012737	000030	001226	TST30:	MOV	#30,TSTNO	
2403	011570	012737	011636	001216		MOV	#TST31,NEXT	
2404	011576	013703	001372			MOV	DVSRS,R3	;SET REGISTER TO BE TESTED.

DZDVA-B MACY11 27(732) 17-SEP-76 14:02 PAGE 51  
 DZDVAS.P11 DV14 DEVICE DIAGNOSTICS. COPYRIGHT 1975 DIGITAL EQUIP. CORP.

2410	011602	012705	000001		MOV #BIT0,R5	SET "EXPECTED".
2411	011606	010513			MOV R5,(R3)	:WRITE THE REGISTER.
2412	011610	011304			MOV (R3),R4	:READ THE REGISTER.
2413	011612	020504			CMP R5,R4	:R5=GOOD; R4=UNKNOWN.
2414	011614	001401			BEQ \$	:ARE THEY THE SAME?
2415	011616	104003			HLT 3	:COMPARISON ERROR.
2416	011620	040513		1S:	SIC R5,(R3)	:CLEAR BIT0
2417	011622	011304			MOV (R3),R4	:READ THE REGISTER.
2418	011624	005005			CLR R5	:SET "EXPECTED"
2419	011626	020504			CMP R5,R4	:R5=GOOD; R4=?
2420	00116300	001401			BEQ \$	:BR IF OK
2421	00116302	104003			HLT 3	:COMPARISON ERROR
2422	00116304	104400		2S:	SCOPE	:SCOPE THIS TEST

;\*\*\*\*\* TEST 31 \*\*\*\*\*  
 :SECONDARY REGISTER SELECTOR READ/WRITE TEST.  
 :\*SET BIT1, VERIFY BIT1 WAS SET.  
 :\*CLEAR BIT1, VERIFY BIT1 WAS CLEARED.  
 ;\*\*\*\*\*

: TEST 31

011636	012737	000031	001226	TST31:	MOV #31,TSTNO	
011644	012737	011712	001216		MOV #TST32,NEXT	
011652	013703	001372			MOV DVRS.R3	:SET REGISTER TO BE TESTED.
011656	012705	000002			MOV #BIT1,R5	:SET "EXPECTED".
011660	010513				MOV R5,(R3)	:WRITE THE REGISTER.
011664	011304				MOV (R3),R4	:READ THE REGISTER.
011666	020504				CMP R5,R4	:R5=GOOD; R4=UNKNOWN.
011670	011401				BEQ \$	:ARE THEY THE SAME?
011672	011303				HLT 3	:COMPARISON ERROR.
011674	040513			1S:	SIC R5,(R3)	:CLEAR BIT1
011676	011304				MOV (R3),R4	:READ THE REGISTER.
011700	005005				CLR R5	:SET "EXPECTED"
011702	020504				CMP R5,R4	:R5=GOOD; R4=?
011704	001401				BEQ \$	:BR IF OK
011706	104003				HLT 3	:COMPARISON ERROR
011710	104400			2S:	SCOPE	:SCOPE THIS TEST

;\*\*\*\*\* TEST 32 \*\*\*\*\*  
 :SECONDARY REGISTER SELECTOR READ/WRITE TEST.  
 :\*SET BIT2, VERIFY BIT2 WAS SET.  
 :\*CLEAR BIT2, VERIFY BIT2 WAS CLEARED.  
 ;\*\*\*\*\*

: TEST 32

011712	012737	000032	001226	TST32:	MOV #32,TSTNO	
011720	012737	011766	001216		MOV #TST33,NEXT	
011726	013703	001372			MOV DVRS.R3	:SET REGISTER TO BE TESTED.
011732	012705	000004			MOV #BIT2,R5	:SET "EXPECTED".
011736	010513				MOV R5,(R3)	:WRITE THE REGISTER.
011740	011304				MOV (R3),R4	:READ THE REGISTER.
011742	020504				CMP R5,R4	:R5=GOOD; R4=UNKNOWN.

## M04

DZDVA-B MACY11 27(732) 17-SEP-76 14:02 PAGE 52  
 DZDVAS.F11 DV11 DEVICE DIAGNOSTICS. COPYRIGHT 1975 DIGITAL EQUIP. CORP.

2466	011744	001401		BEQ	1\$	; ARE THEY THE SAME?
2467	011746	104003		HLT	3	; COMPARISON ERROR.
2469	011750	040513	1\$:	BIC	R5, (R3)	; CLEAR BIT2
2469	011752	011304		MOV	(R3), R4	; READ THE REGISTER.
2470	011754	005005		CLR	R5	; SET "EXPECTED"
2471	011756	020504		CMP	R5, R4	; R5=GOOD; R4=?
2472	011760	001401		SEQ	2\$	; BR IF OK
2473	011762	104003		HLT	3	; COMPARISON ERROR
2474	011764	104400	2\$:	SCOPE		; SCOPE THIS TEST

2475  
 2476  
 2477 :\*\*\*\*\* TEST 33 \*\*\*\*\*  
 2478 :\*SECONDARY REGISTER SELECTOR READ/WRITE TEST.  
 2479 :\*SET BIT3, VERIFY BIT3 WAS SET.  
 2480 :\*CLEAR BIT3, VERIFY BIT3 WAS CLEARED.  
 2481 :\*\*\*\*\*

2482	;	TEST 33				
2483						
2484				TST33:	MOV #33, TSTNO	
2485	011766	012737	000033	001226	MOV #TST34, NEXT	
2486	011774	012737	012042	001216	MOV DVRSR, R3	; SET REGISTER TO BE TESTED.
2487	012002	013703	001372		MOV #BIT3, R5	; SET "EXPECTED"
2488	012006	012705	000010		MOV R5, (R3)	; WRITE THE REGISTER.
2489	012012	010513			MOV (R3), R4	; READ THE REGISTER.
2490	012014	011304			CMP R5, R4	; R5=GOOD; R4=UNKNOWN.
2491	012016	020504			BEQ 1\$	; ARE THEY THE SAME?
2492	012020	001401			HLT 3	; COMPARISON ERROR.
2493	012022	104003		1\$:	BIC R5, (R3)	; CLEAR BIT3
2494	012024	040513			MOV (R3), R4	; READ THE REGISTER.
2495	012026	011304			CLR R5	; SET "EXPECTED"
2496	012030	005005			CMP R5, R4	; R5=GOOD; R4=?
2497	012032	020504			BEQ 2\$	; BR IF OK
2498	012034	001401		2\$::	HLT 3	; COMPARISON ERROR
2499	012036	104003			SCOPE	; SCOPE THIS TEST
2500	012040	104400				

2501  
 2502  
 2503 :\*\*\*\*\* TEST 34 \*\*\*\*\*  
 2504 :\*SECONDARY REGISTER SELECTOR READ/WRITE TEST.  
 2505 :\*SET BITS, VERIFY BIT8 WAS SET.  
 2506 :\*CLEAR BITS, VERIFY BIT8 WAS CLEARED.  
 2507 :\*\*\*\*\*

2508	;	TEST 34				
2509						
2510				TST34:	MOV #34, TSTNO	
2511	012042	012737	000034	001226	MOV #TST35, NEXT	
2512	012050	012737	012116	001216	MOV DVRSR, R3	; SET REGISTER TO BE TESTED.
2513	012056	013703	001372		MOV #BIT8, R5	; SET "EXPECTED"
2514	012062	012705	000400		MOV R5, (R3)	; WRITE THE REGISTER.
2515	012066	010513			MOV (R3), R4	; READ THE REGISTER.
2516	012070	011304			CMP R5, R4	; R5=GOOD; R4=UNKNOWN.
2517	012072	020504			BEQ 1\$	; ARE THEY THE SAME?
2518	012074	001401			HLT 3	; COMPARISON ERROR.
2519	012076	104003		1\$::	BIC R5, (R3)	; CLEAR BITS
2520	012100	040513			MOV (R3), R4	; READ THE REGISTER.
2521	012102	011304				



## BOS

DEVA-E MACV11 ED. 73B (C-5EF-76 14/02 PAGE 54  
DEVAS.F11 DVI1 DEVICE DIAGNOSTICS. COPYRIGHT 1975 DIGITAL EQUIP. CORP.

012244 104400

28: SCOPE

:SCOPE THIS TEST

\*\*\*\*\* TEST 37 \*\*\*\*\*  
 \*SECONDARY REGISTER SELECTOR READ/WRITE TEST.  
 \*SET BIT11. VERIFY BIT11 WAS SET.  
 \*CLEAR BIT11. VERIFY BIT11 WAS CLEARED.  
 \*\*\*\*\*

## : TEST 37

	TST37:	MOV #37,TSTNO	SET REGISTER TO BE TESTED.
	MOV #40,R3	SET "EXPECTED".	
	MOV R3,R4	WRITE THE REGISTER.	
	MOV R4,R3	READ THE REGISTER.	
	MOV R3,R4	ARE THEY THE SAME?	
	MOV R3,R4	COMPARISON ERROR.	
	MOV R3,R4	CLEAR BIT11.	
	MOV R3,R4	READ THE REGISTER.	
	MOV R3,R4	SET "EXPECTED".	
	MOV R3,R4	ARE GOOD; R4=UNKNOWN.	
	MOV R3,R4	ARE THEY THE SAME?	
	MOV R3,R4	COMPARISON ERROR.	
	MOV R3,R4	CLEAR IF OK.	
	MOV R3,R4	COMPARISON ERROR.	
	SCOPE	:SCOPE THIS TEST	

\*\*\*\*\* TEST 40 \*\*\*\*\*  
 \*SECONDARY REGISTER ACCESS REG. READ/WRITE TEST.  
 \*SET EACH INDIVIDUAL BIT: VERIFY EACH INDIVIDUAL BIT SET.  
 \*CLEAR EACH INDIVIDUAL BIT: VERIFY CLEAR.  
 \*\*\*\*\*

## : TEST 40

	TST40:	MOV #40,TSTNO	SET CSR POINTER INTO R3.
	MOV #41,NEXT	SET EXPECTED TO ALL 1's.	
	MOV R3,R4	WRITE REGISTER WITH EXPECTED DATA.	
	MOV R4,R3	READ THE REGISTER.	
	MOV R3,R4	WAS READ EQUAL TO WRITTEN??	
	BR IF YES	BR IF YES.	
	MOV R3,R4	PRIMARY REGISTER READ/WRITE TEST.	
	MOV R3,R4	SET DATA TO ZERO.	
	MOV R3,R4	WRITE REGISTER.	
	MOV R3,R4	READ REGISTER.	
	MOV R3,R4	REGISTER WRITTEN OK?	
	MOV R3,R4	BR IF YES.	
	MOV R3,R4	PRIMARY REGISTER DATA ERROR.	
	MOV R3,R4	SET FOR "FLOATING 1".	
	MOV R3,R4	WRITE DATA.	
	MOV R3,R4	READ DATA.	
	SCOPE	:SCOPE THIS TEST	

683  
DDVVA-3 MACYII ET/7321 10-SEP-76 14:02 PAGE 55  
DDVVA-3 MACYII DVII DEVICE DIAGNOSTICS. COPYRIGHT 1975 DIGITAL EQUIP. CORP.

C05

```
***** TEST 41 *****
*SPECIAL FUNCT. REGISTER READ/WRITE TEST
*SEE EACH INDIVIDUAL BIT; VERIFY EACH INDIVIDUAL BIT SET.
*CLEAR EACH INDIVIDUAL BIT; VERIFY CLEAR.
```

TEST 4

```
;***** TEST 42 *****  
;  
:+NPR STATUS REG. TEST  
:+TEST THAT NPR STATUS REG. CANNOT BE WRITTEN  
:+READ THE NPR STATUS REG. AND STORE THE DATA;  
:+COMPLEMENT THE DATA AND WRITE THE NPR STATUS REG.  
:+VERIFYING THAT THE NPR STATUS REG. DID NOT CHANGE.  
;*****
```

## DOS

DEVA-S MAC II ED-7381 10-SEP-76 14:02 PAGE 56  
DEVAS.PLU DVI1 DEVICE DIAGNOSTICS. COPYRIGHT 1975 DIGITAL EQUIP. CORP.

## TEST 42

00000000	0102327	00000000	00100000	TST42: MOV #42,TSTNO MOV #ST0142,NEXT MOV #UNSR,R3	SET THE REGISTER. READ THE REGISTER INTO RS MAKE RS=OPPOSITE TO REGISTER WRITE THE REGISTER WITH THE COMPLEMENT READ THE REGISTER. IF RS=0, OK. REGISTER NOT ZERO. SCOPE THIS TEST.
00000000	0102327	00000000	00100000	MOV #R3,R5 MOV #R4,R4 COM MOV #R4,R4 CMB MOV #R4,R4	READ THE REGISTER INTO RS MAKE RS=OPPOSITE TO REGISTER WRITE THE REGISTER WITH THE COMPLEMENT READ THE REGISTER. IF RS=0, OK. REGISTER NOT ZERO. SCOPE THIS TEST.
00000000	0102327	00000000	00100000	16: SCOPE	

\*\*\*\*\* TEST 43 \*\*\*\*\*  
#DV11 RESERVED REGISTER READ/WRITE TEST.  
#SET BIT0, VERIFY BIT0 WAS SET.  
#CLEAR BIT0, VERIFY BIT0 WAS CLEARED.

## TEST 43

00000000	0102327	00000000	00100000	TST43: MOV #43,TSTNO MOV #ST0143,NEXT MOV #R0,R0 MOV #R0,R0 COM MOV #R0,R0 CMB MOV #R0,R0	SET REGISTER TO BE TESTED. SET "EXPECTED". READ THE REGISTER. IF GOOD, RS UNKNOWN. IF UNKNOWN, RS UNKNOWN. IF ERROR, RS UNKNOWN. COMPARISON TO REGISTER. IF GOOD, OK. COMPARISON ERROR. SCOPE THIS TEST.
00000000	0102327	00000000	00100000	16: SCOPE	
00000000	0102327	00000000	00100000	83: SCOPE	

\*\*\*\*\* TEST 44 \*\*\*\*\*  
#DV11 RESERVED REGISTER READ/WRITE TEST.  
#SET BIT1, VERIFY BIT1 WAS SET.  
#CLEAR BIT1, VERIFY BIT1 WAS CLEARED.

## TEST 44

00000000	0102327	00000000	00100000	TST44: MOV #44,TSTNO MOV #ST0144,NEXT MOV #RS16,R3	SET REGISTER TO BE TESTED. SET "EXPECTED".
00000000	0102327	00000000	00100000	16: SCOPE	
00000000	0102327	00000000	00100000	83: SCOPE	

E05

100-9-8 MACYII 27-732 10-SEE-TS 14:08 PAGE 57  
100-9-8.P11 CIVIL DEVICE DIAGNOSTIC. COPYRIGHT 1975 DIGITAL EQUIP. CORP.

\*\*\*\*\* TEST 45 \*\*\*\*\*  
\* ADVII RESERVED REGISTER READ/WRITE TEST.  
\* SET B10. VERIFY BIT10 WAS SET.  
\* CLEAR B10. VERIFY BIT10 WAS CLEARED.

```
***** TEST 46 *****  
*DV11 RESERVED REGISTER READ/WRITE TEST.  
*SET BIT3, VERIFY BIT3 WAS SET.  
*CLEAR BIT3, VERIFY BIT3 WAS CLEARED.
```

TEST 46		
ST46:	MOV	#46, TSTNO
	MOV	#T6447, NEXT
	MOV	R6, SV16, R3
	MOV	#W31T3, R5
	MOV	R5, (R3)
	MOV	(R3), R4
	CMP	R5, R4
	BEQ	19
		SET REGISTER TO BE TESTED.
		SET "EXPECTED".
		WRITE THE REGISTER.
		READ THE REGISTER.
		FOUND "GOOD"; R4=UNKNOWN.
		WERE THEY THE SAME?

F05

DDEVAS-8 MACYII BT/TSB1 17-SEP-76 14:02 PAGE 58  
DDEVAS.F11 DV11 DEVICE DIAGNOSTICS. COPYRIGHT 1975 DIGITAL EQUIP. CORP.

18:	T MOV R4, R5 MOV R5, R4	(R4), R5 R5, R4	COMPARISON ERROR. CLEAR BITS READ THE REGISTER. SET "EXPECTED" RS=GOOD; R4=? BR IF OK COMPARISON ERROR SCOPE THIS TEST
19:	FE		

```
***** TEST 47 *****
*DVI1 RESERVED REGISTER READ/WRITE TEST.
*SET BIT4, VERIFY BIT4 WAS SET.
*CLEAR BIT4, VERIFY BIT4 WAS CLEARED.
```

TEST 47

```
***** TEST 50 *****
*DV11 RESERVED REGISTER READ/WRITE TEST.
*SET BITS, VERIFY BITS WAS SET.
*CLEAR BITS, VERIFY BITS WAS CLEARED.
```

TEST 50

TST50:	MOV	\$50,TSTNO	SET REGISTER TO BE TESTED.
	MOV	\$TSTS1,NEXT	SET "EXPECTED".
	MOV	RESV16,R3	WRITE THE REGISTER.
	MOV	WRTS16,R5	READ THE REGISTER.
	MOV	(R3),R4	R5=GOOD; R4=UNKNOWN.
	CMP	(R4),R4	ARE THEY THE SAME?
	BLT	19,RESV16	COMPARISON ERROR.
	BLT	19,RESV16	CLEAR BITS
	MOV	(R3),R4	READ THE REGISTER.
	MOV	(R3),R4	SET "EXPECTED".

G05

R5=GOOD: R4=?  
R4=OK  
COMPARISON ERROR TEST

\*\*\*\*\* TEST 51 \*\*\*\*\*  
\*DV11 RESERVED REGISTER READ/WRITE TEST.  
\*SET BIT 6, VERIFY BITS WAS SET.  
\*CLEAR BIT 6, VERIFY BITS WAS CLEARED.

TEST 51

```
SET REGISTER TO BE TESTED.  
SET "EXPECTED".  
WRITE THE REGISTER.  
READ THE REGISTER.  
RS=GOOD; RH=UNKNOWN.  
ARE THEY THE SAME?  
COMPARISON ERROR.  
CLEAR BITS  
READ THE REGISTER.  
SET "EXPECTED"  
RS=GOOD; RH=?  
OR TF OK  
COMPARISON ERROR  
SCOPE THIS TEST
```

\*\*\*\*\* TEST 50 \*\*\*\*\*  
RESERVED REGISTER READ/WRITE TEST.  
BIT 17, VERIFY BIT 17 WAS SET.  
BIT 16, VERIFY BIT 16 WAS CLEARED.

TEST 52

```
SET REGISTER TO BE TESTED.  
SET "EXPECTED".  
WRITE THE REGISTER.  
READ THE REGISTER.  
R5=GOOD; R4=UNKNOWN.  
ARE THEY THE SAME?  
COMPARISON ERROR.  
CLEAR BIT7  
READ THE REGISTER.  
SET "EXPECTED"  
R5=GOOD; R4=?  
CLEAR IF OK  
COMPARISON ERROR  
SEE ???
```

\*\*\*\*\* TEST 53 \*\*\*\*\*  
 \*TEST OF THE BYTE OPERATIONS FOR THE DV11.  
 \*SYSTEM CONTROL REG AND THE SECONDARY REG SEL.  
 \*THE TEST WILL CLEAR DVSCR AND THE WRITE (LOW BYTE)  
 \*BITS. THEN VERIFY ONLY BIT3 IS SET. THEN THE  
 \*TEST WILL WRITE BIT 8(HIGH BYTE) AND VERIFY THAT  
 \*BITS 8 AND BIT3 ARE SET. THE EXACT PROCEEDURE  
 \*WILL BE USED ON THE DVSRGS REGISTER.  
\*\*\*\*\*

## : TEST 53

			TST53:	MOV #53, TSTNO	SET DVSCR POINTER
				MOV DVSCR, R3	MAKE SURE IT =0
				MOV DVSCR, R3	LOAD EXPECTED RESULTS
				MOV DVSCR, R3	"WRITE" BYTE (LOW) BITS
				MOV DVSCR, R3	READ (WORD) RESULT
				MOV DVSCR, R3	MAKE SURE ONLY BIT3 IS SET
				MOV DVSCR, R3	OR IF OK
				MOV DVSCR, R3	DVSCR WRONG
				MOV DVSCR, R3	SET EXPECTED DATA
				MOV DVSCR, R3	"WRITE" BYTE (HIGH) BITS (BITS OF WORD)
				MOV DVSCR, R3	READ (WORD) RESULT
				MOV DVSCR, R3	OK?
				MOV DVSCR, R3	DVSCR WRONG
				MOV DVSCR, R3	MOVE REGISTERED CLEARED
				MOV DVSCR, R3	GET NEXT REGISTER FOR BYTE TEST.
				MOV DVSCR, R3	MAKE SURE WORD IS =0.
				MOV DVSCR, R3	SET EXPECTED
				MOV DVSCR, R3	WRITE BYTE (LOW) BITS
				MOV DVSCR, R3	READ RESULT
				MOV DVSCR, R3	OK?
				MOV DVSCR, R3	DVSRGS WRONG
				MOV DVSCR, R3	SET EXPECTED
				MOV DVSCR, R3	WRITE BYTE (HIGH) BITS (BITS OF WORD)
				MOV DVSCR, R3	READ RESULT
				MOV DVSCR, R3	OK
				MOV DVSCR, R3	DVSRGS FAILED
				SCOPE	SCOPE TEST

```
***** TEST 54 *****
*SECONDARY REGISTER READ/WRITE TESTS
*READ/WRITE TEST. READ AND WRITE DIFFERENT DATA
*PATTERNS INTO THE SECONDARY REGISTERS VERIFYING
*THAT WHAT WAS READ MATCHES WHAT WAS WRITTEN.
```

TEST IT

## J05

DEVA-8 MACYII 27(732) 17-SEP-76 14:02 PAGE 62  
DEVAB.P11 DVII DEVICE DIAGNOSTICS. COPYRIGHT 1975 DIGITAL EQUIP. CORP.

2017 013672 104400

SCOPE

;SCOPE THIS TEST

;\*\*\*\*\* TEST 55 \*\*\*\*\*  
;INDIVIDUAL LINE DUEL ADDRESS TESTS  
;THIS TEST VERIFIES THAT WRITING ONE SECONDARY  
;REGISTER FOR A SPECIFIC LINE DOES NOT ALTER  
;ANY OTHER SECONDARY REGISTER FOR THAT LINE.  
;\*\*\*\*\*

## ; TEST 55

013674	012737	000056	001226	TST55:	MOV #56,TSTNO	
0013702	012737	014034	001216		MOV #TST56,NEXT	
0013710	012737	013770	001220		MOV #2\$,LOCK	
0013716	005000			65\$:	CLR R0	:SELECT THE LINE NUMBER.
0013720	005001				CLR R1	:SET FOR SEC. REG. POINTER.
0013724	005004				CLR R4	:SET DATA
0013728	013702	001376			MOV DVSRA,R2	:SET ACCESS REGISTER.
0013730	110077	165436		18:	MOV B R0,JDVSRSH	:SELECT THE LINE NUMBER
0013734	110177	165434			MOV B R1,JDVSRSH	:SELECT THE SEC. REG.
0013740	010412				MOV R4,(R2)	:WRITE SEC. REG.
0013742	062704	010421			ADD #1B<0001000100010001>,R4	:UPDATE DATA
0013746	005201				INC R1	:UPDATE SECONDARY REG. POINTER
0013750	022701	000020			CMP \$16.,R1	:ALL SEC. REG. DONE?
0013754	001367				BNE 15	:BR IF NO
0013756	005001				CLR R1	:RESET SEC. REG. POINTER TO ZERO.
0013760	005004				CLR R4	:ZERO DATA COMPARE
0013762	012737	013770	001220	25:	MOV #2\$,LOCK	:SET FOR LOCK.
0013770	110177	165400			MOVE R1,JDVSRSH	:GET SEC. REG.
0013774	011203				MOV (R2),R3	:READ SEC. REG.
0013776	020403				CMP R4,R3	:R4=GOOD; R3=UNKNOWN
0014000	001401				BEO 25	:BR IF ALL OK
0014002	104002				HLT	:SECONDARY REGISTER ADDRESSING ERROR
0014004	104401			35:	SCOPI	:LOCK ON REG. (SW09=1)
0014006	062704	010421			ADD #1B<0001000100010001>,R4	
0014012	005201				INC R1	:UPDATE SEC REG POINTER
0014014	022701	000020			CMP \$16.,R1	:ALL 16 LINES TESTED YET?
0014020	001363				BNE 15	:BR IF NO
0014024	005200				INC R0	:UPDATE LINE NO POINTER
0014028	022700	000020			CMP \$16.,R0	:ALL LINES DONE??
0014030	001333				BNE 55\$	:BR IF NO
0014032	104400				SCOPE	:SCOPE THE TEST

;\*\*\*\*\* TEST 56 \*\*\*\*\*  
;VERIFY NO LINE INTERACTION.  
;THIS TEST VERIFIES THAT WRITING THE SECONDARY  
;REGISTERS FOR ONE LINE DOES NOT INTERFERE WITH  
;THE SECONDARY REGISTERS OF ANOTHER LINE.  
;\*\*\*\*\*

## ; TEST 56

3078 014034 012737 000056 001226 TST56: MOV #56,TSTNO

## K05

DDVA-S MACY11 27(732) 17-SEP-76 14:02 PAGE 63  
DDVAB.P11 DV11 DEVICE DIAGNOSTICS. COPYRIGHT 1975 DIGITAL EQUIP. CORP.

3073	014042	012737	000008	001222		MOV	#2, ICOUNT	
3074	014050	012737	014438	001216		MOV	#T5T57, NEXT	
3075	014056	012737	014150	001220		MOV	#4\$, LOCK	
3076	005000					CLR	R0	
3077	005001					CLR	R1	:SELECT THE LINE NUMBER
3078	005004					CLR	R4	:R1 = SECONDARY REGISTER SELECT.
3079	014072	013702	001376		1S:	MOV	DVSRA, R2	:SET DATA TO BE WRITTEN.
3080	014076	110077	165270			MOV	R0, #DVSRS	:SET "SECONDARY REGISTER ACCESS" POINTER.
3081	014102	110177	165266			MOV	R1, #DVSRS	:GET THE LINE NUMBER SELECTED.
3082	014106	010418				MOV	R4, (R2)	:GET THE SECONDARY REGISTER.
3083	005201					INC	R1	:WRITE THE SECONDARY REG.
3084	022701	000020				CMP	#16.., R1	:UPDATE SECONDARY REG. POINTER.
3085	001371					BNE	1S	:ALL SEC. REG. DONE?
3086	014120	005001				CLR	R1	:BR IF NO.
3087	014122	062704	010421			ADD	#1B<0001000100010001>, R4	:ZERO SEC. REG. POINTER
3088	014126	005200				INC	R0	:UPDATE DATA POINTER.
3089	014130	022700	000020			CMP	#16.., R0	:UPDATE LINE POINTER.
3090	014134	001360				BNE	1S	:ALL LINES DONE?
3091	014136	005000				CLR	R0	:BR IF NO.
3092	014140	005001				CLR	R1	:SELECT LINE NUMBER
3093	014140	005004				CLR	R4	:START SEC. REG. AT 0
3094	014144	110077	165220		4S:	MOV	R0, #DVSRS	:ZERO DATA COMPARE.
3095	014150	110177	165220			MOV	R1, #DVSRS	:SELECT LINE NUMBER.
3096	014154	011203				MOV	(R2), R3	:SELECT SEC. REG.
3097	014156	020403				CMP	R4, R3	:READ THE SEC. REG.
3098	001401	001401				BEQ	1S	:WAS DATA CORRECT?
3099	104002					HLT		:BR IF OK
3100	104401							:SECONDARY REG. ADDRESSING ERROR.
3101	005201				5S:	SCOF1		:LOCK ON REGISTER? (SW09=1)
3102	014170	022701	000020			INC	R1	:UPDATE SEC. REG. POINTER
3103	014174	001365				CMP	#16.., R1	:ALL SEC. REG. FOR THIS LINE DONE?
3104	014176	062704	010421			BNE	4S	:BR IF NO.
3105	014202	005001				ADD	#1B<0001000100010001>, R4	:UPDATE DATA
3106	014204	005200				CLR	R1	:SET FOR SEC. REG.
3107	014206	022700	000020			INC	R0	:UPDATE LINE NUMBER POINTER.
3108	014212	001364				CMP	#16.., R0	:ALL LINES DONE?
3109						BNE	3S	:BR IF NO
3110								:*PART 2
3111								:*FILL ALL RAMS WITH ALL 1'S AND THEN
3112								:*CLEAR JUST ONE BIT AT A TIME VERIFYING
3113								:*THAT ONLY THAT ONE BIT IS CLEAR AND THAT
3114								:*ALL OTHER RAMS STILL CONTAIN ALL 1'S.
3115								:*THERE SHOULD BE ONLY ONE BIT CLEARED AT
3116								:*ONE TIME.
3117	005077	165164				CLR	#RESV16	:CLEAR "LOC FOUND FLAG".
3118	005037	001220				CLR	LOCK	
3119	013702	001376			MAR17:	MOV	DVSRA, R2	:LOAD POINTER TO DVSRA
3120	005077	165136				CLR	#DVSRS	:SET LINE AND SEC REG POINTER TO ZERO
3121	012712	177777			1S:	MOV	#1B<1111111111111111>, (R2)	:PREPARE TO LOAD ALL 1'S INTO ALL RAM LOC.
3122	062777	170361	165124			ADD	#10<BIT11+BIT10+BIT9+BIT8+BIT7+BIT6+BIT5+BIT4>, #DVSRS	:UPDATE LINE AND SEC REG POINTERS.

014246	001372		BNE	1\$	;BR IF NOT ALL DONE FILLING 1'S.
014250	005000		CLR	R0	ZERO LINE # POINTER
014252	005001		CLR	R1	ZERO SEC REG # POINTER
014254	012704	177776	2\$: MOV	#10<BIT0>,R4	SET INITIAL DATA
014260	110077	165106	3\$: MOVB	R0,3DVSRS	LOAD LINE #
014264	110177	165104	MOV	R1,3DVSRS	LOAD SEC REG #
014270	010412		MOV	R4,(R2)	LOAD DATA
014274	005072	165074	CLR	3DVSRS	ZERO POINTERS
014276	022712	177777	100\$: CMP	#1B<1111111111111111>, (R2)	VERIFY ONLY ONE LOC. HAS ONE BIT CLEARED
014302	001417		BEG	5\$	;BR IF LOC. OK
014304	012777	177777 165072	MOV	#-1,3RESV16	SET "LOC FOUND FLAG".
014312	011203		MOV	(R2),R3	SAVE DATA
014314	120077	165052	CMPB	R0,3DVSRS	IS THIS THE RIGHT LINE?
014320	001401		SEQ	4\$	;BR IF YES
014322	104002		HLT	?	WRONG LINE HAS CLEARED BIT!
014324	120177	165044	4\$: CMPB	R1,3DVSRS	IS THIS THE RIGHT SEC REG?
014330	001401		BEQ	5\$	;BR IF YES
014332	104002		HLT	?	WRONG SEC REG HAS CLEARED BIT.
014334	020403		5\$: CMP	R4,R3	IS THE ACTUAL DATA OK?
014336	001401		BEQ	5\$	;BR IF YES
014340	104002		HLT	?	ACTUAL DATA WAS WRONG.
014342	062777	170361 165022	6\$: ADD	#10<BIT11+BIT10+BIT9+BIT8+BIT3+BIT2+BIT1+BIT0>+BIT0,3DVSRS	
014350	001352		BNE	100\$	;BR IF NOT DONE.
014352	005777	165026	TST	3RESV16	HAS A LOC BEEN FOUND?
014354	001001		BNE	7\$	;BR IF YES
014356	104000		HLT	0	NO LOC WAS FOUND WITH A ZERO BIT.
014360	005077	165016	7\$: CLR	3RESV16	CLEAR "LOC FOUND FLAG".
014364	000261		SEC	?	SHIFT IN A 1
014370	006104		ROL	R4	CHANGE DATA PATTERN
014372	103732		BS	3\$	DO IT ALL OVER AGAIN
014374	110077	164772	MOV	R0,3DVSRS	LOAD LINE NO.
014400	110177	164770	MOV	R1,3DVSRS	LOAD SEC REG.
014404	010412		MOV	R4,(R2)	PUT RAM LOC BACK TO ALL 1'S.
014406	005201		INC	R1	UPDATE SEC REG #
014410	022701	000020	CMP	#16.,R1	ALL SEC REG DONE?
014414	001312		BNE	2\$	;BR IF NO
014416	005001		CLR	R1	ZERO SEC REG POINTER
014420	005200		INC	R0	UPDATE LINE POINTER
014424	022700	000020	CMP	#16.,R0	ALL LINES DONE?
014428	001312		BNE	2\$	;BR IF NO
014432	104400		SCOPE		SCOPE THIS TEST.

\*\*\*\*\* TEST 57 \*\*\*\*\*  
 \*MEMORY EXTENSION READ/WRITE TEST  
 \*VERIFY BITS 4 AND 5 OF EACH LINE  
 \*SECONDARY REGISTERS EXERCISED ARE:  
 \* 00 TX BUS ADDRESS (PRIMARY)  
 \* 02 TX BUS ADDRESS (SECONDARY)  
 \* 04 RX BUS ADDRESS  
 \* 10 TX TABLE BASE ADDRESS  
 \* 11 RX TABLE BASE ADDRESS  
 \*NOTE THAT ALL LINES (00-15) ARE EXERCISED.  
 \*\*\*\*\*

## MOS

DZDVA-8 MACYII Z7(732) 17-SEP-76 14:02 PAGE 65  
 DZDVAB.P11 DV11 DEVICE DIAGNOSTICS. COPYRIGHT 1975 DIGITAL EQUIP. CORP.

3185

3186

3187

3188

3189

3190

3191

3192

3193

3194

3195

3196

3197

3198

3199

3200

3201

3202

3203

3204

3205

3206

3207

3208

3209

3210

3211

3212

3213

3214

3215

3216

3217

3218

3219

3220

3221

3222

3223

3224

3225

3226

3227

3228

3229

3230

3231

3232

3233

3234

3235

3236

3237

3238

3239

3240

## ; TEST 57

```

 014432 012737 000057 001226 TST57: MOV #57,TSTNO
 014440 012737 014626 001216 MOV #TST60,NEXT
 014446 012737 014506 001220 MOV #2$,LOCK
 014454 005000 CLR R0 :R0=LINE NUMBER (START AT 0)
 014456 013702 001370 MOV DVLCR,R2 :SET R2 =BASE ADDRESS(DVLCR)
 014462 012704 000060 1S: MOV #BITS5+BIT4,R4 :R4=GOOD DATA (BOTH EA BITS SET AT START)
 014466 012705 000005 MOV #5,R5 :RS IS COUNTER OF SEC REGISTERS
 014472 012737 000004 001246 MOV #4,TEMP1 :TEMP1 IS COUNTER OF COMB. OF EA BITS.
                                         EX: 11,10,01,00
 014500 012737 014620 001256 MOV #MEMEXT,TEMPS :TEMPS=SEC. REGISTER POINTER.
 014506 010477 164650 2S: MOV R4,JDVSZR :LOAD DVSCR WITH EA BITS.
 014512 110077 164654 MOVB R0,JDVSRS :SEL THE LINE NUMBER
 014516 117701 164534 MOVB #TEMPS,R1 :GET SEC REG.
 014522 110177 164646 MOVB R1,JDVSRSRSH :SEL THE SEC. REGISTER
 014526 005077 164644 CLR JDVSRA :HIT THE SEC.REG. ACCESS REGISTER.
 014532 017703 164532 MOV JDVLCR,R3 :SAVE THE DVLINE PARM. REG.
 014535 042703 177717 BIC #1C<BITS5+BIT4>,R3 :CLEAR ALL BUT BITS 5 AND 4.
                                         ARE THE EA BITS GOOD
 014542 020403 CMP R4,R3
 014544 001401 BEQ 3S
 014546 104004 HLT 4
 014550 104401 3S: SCOP1 :SW09=1?
 014552 005237 001256 INC TEMPS :POP POINTER
 014558 005305 DEC R5 :ALL SEC REG DONE?
 014560 001352 BNE 2S :BR IF NO.
 014562 012737 014620 001256 MOV #MEMEXT,TEMPS :RESET POINTER
 014570 012705 000005 MOV #5,R5 :RESET COUNTER
 014574 162704 000020 SUB #BIT4,R4 :ADJUST FOR NEXT EA BIT PATTERN
 014600 005337 001246 DEC TEMP1 :ALL PATTERNS DONE?
 014604 001340 BNE 2S
 014606 005200 INC R0 :UPDATE TO NEXT LINE
 014610 022700 000020 CMP #16.,R0 :ALL LINES DONE
 014614 001322 BNE 1S :BR IF NO.
 014616 104400 SCOPE
                                         TABLE OF SECONDARY REGISTERS EXERCISED.....
 014620 000 MEMEXT: .BYTE 00
 014621 002 .BYTE 02
 014622 004 .BYTE 04
 014623 010 .BYTE 10
 014624 011 .BYTE 11
 014626 .EVEN

```

```

  ;***** TEST 60 *****
  ;INITIALIZATION TESTS
  ;SET ALL POSSIBLE BITS IN ALL THE PRIMARY REGISTERS
  ;AND VERIFY THAT ALL THE BITS ARE CLEARED
  ;BY A BUS RESET
  ;*****

```

## ; TEST 60

NOS.

DZDVA-B MACY11 27(732) 17-SEP-76 14:02 PAGE 66  
DZDVA-B.P11 DV11 DEVICE DIAGNOSTICS. COPYRIGHT 1975 DIGITAL EQUIP. CORP.

3241	014626	012737	000060	001225	TST60:	MOV	#60,TSTNO	
3242	014634	012737	015042	001216		MOV	#TST61,NEXT	:LOCK OUT INTERRUPTS.
3243	014642	012737	000340	177776		MOV	#340,PS	:SET REGISTER POINTER FOR LOADING
3244	014650	013703	001362			MOV	DVSCR,R3	:CLEAR LINE POINTER
3245	014654	005077	164512			CLR	DDVSRS	:CLEAR ACCESS REG.
3246	014660	005077	164512			CLR	DDVSRA	
3247	014664	012723	173777			MOV	#1C<BIT11>,(R3)+	
3248	014670	012702	000007			MOV	#7,R2	:SET ALL BITS BUT MSTCLR
3249	014674	012723	177777		15:	MOV	#-1,(R3)+	:LOAD ALL OTHER REGISTERS WITH ALL 1'S
3250	014700	005302				DEC	R2	:ALLREGISTERS LOADED?
3251	014702	001374				BNE	1\$	:BR IF NO
3252	014704	000005				RESET		:ISSUES A BUS INIT (RESET INSTR)
3253	014706	005200				INC	R0	:FLASH THE CPU LIGHTS!!!
3254	014710	013703	001362			MOV	DVSCR,R3	:SET REGISTER POINTER
3255	014714	005005				CLR	R5	:SET "EXPECTED" FOR DVSCR
3256	014716	011304				MOV	(R3),R4	:READ THE DVSCR REG.
3257	014720	020504				CMP	R5,R4	:IS BIT8 ALONE SET?
3258	014722	001401				BEQ	2\$	:BR IF YES
3259	014724	104003				HLT	3	:DVSCR HAS WRONG DATA?
3260	014726	005723			2\$:	TST	(R3)+	:POP POINTER TO DVRIC
3261	014730	005005				CLR	R5	:SET EXPECTED TO ZERO
3262	014732	011304				MOV	(R3),R4	:DVRIC (EXPECT ALL 0'S)
3263	014734	001401				BEQ	3\$	:BR IF OK
3264	014736	104003				HLT	3	:DVRIC NO ALL 0'S
3265	014740	005723			3\$:	TST	(R3)+	:POP POINTER TO DVLCR REG
3266	014742	011304				MOV	(R3),R4	:DVLCR (READ DVLCR INTO R4)
3267	014744	042704	000063			BIC	#BIT5+BIT4+BIT1+BIT0,R4	
3268	014750	020504				CMP	R5,R4	:DISREGARD BR TEST POINTS AND MEM EXT BITS.
3269	014752	001401				BEQ	4\$	:DVLCR OK?
3270	014754	104003				HLT	3	:DVLCR INCORECT (DISREGARD BITS4,1,0)
3271	014756	005723			4\$:	TST	(R3)+	:POP POINTER TO DVSRS REG
3272	014760	011304				MOV	(R3),R4	:DVSRS (EXPECT ALL 0'S)
3273	014762	001401				BEQ	5\$	:BR IF OK
3274	014764	104003				HLT	3	:DVSRS REG NOT ALL ZEROS
3275	014766	005723			5\$:	TST	(R3)+	:POP POINTER TO DVSRA REG
3276	014770	011304				MOV	(R3),R4	:DVSRA (EXPECT ALL 0'S)
3277	014772	001401				BEQ	6\$	:BR IF GOOD
3278	014774	104003				HLT	3	:DVSRA NOT ALL 0'S
3279	014776	005723			6\$:	TST	(R3)+	:POP POINTER TO DVSFR
3280	015000	011304				MOV	(R3),R4	:DVSFR (EXPECT ALL 1'S (THATS RIGHT))
3281	015002	012705	177777			MOV	#177777,R5	:SET EXPECTED
3282	015006	020504				CMP	R5,R4	:EXPECETD =FOUND?
3283	015010	001401				BEQ	7\$	:BR IF YES
3284	015012	104003				HLT	3	:DVSFR NOT ALL 1'S
3285	015014	005723			7\$:	TST	(R3)+	:POP POINTER TO DVNSR REG
3286	015016	005713				TST	(R3)	:DVNSR S/B PLUS (15=0)
3287	015020	100001				BPL	64\$	
3288	015022	104000				HLT	0	
3289	015024	005723			64\$:	TST	(R3)+	:POP POINTER TO RESV16 REG
3290	015026	011304				MOV	(R3),R4	:RESV16 (EXPECT ALL 0'S)
3291	015030	005005				CLR	R5	:SET EXPECTED TO 0'S
3292	015032	020504				CMP	R5,R4	:WELL DOES IT =1'S?
3293	015034	001401				BEQ	8\$	:BR IF OK
3294	015036	104003				HLT	3	:RESV16 NOT ALL 0'S
3295	015040	104400			8\$:	SCOPE		:SCOPE THIS TEST;

\*\*\*\*\* TEST 61 \*\*\*\*\*  
\* INITIALIZATION TESTS  
\* SET ALL POSSIBLE BITS IN ALL THE PRIMARY REGISTERS  
\* AND VERIFY THAT ALL THE BITS ARE CLEARED  
\* SET A REGISTER CLEAR

TEST 6

<pre>     87:      FNCODE    RESV16     88:      SCOPE </pre>	<pre>     87:      D0000000000000000     88:      D0000000000000000 </pre>	<pre>     87:      D0000000000000000     88:      D0000000000000000 </pre>
		<pre>     87:      D0000000000000000     88:      D0000000000000000 </pre>

87: POP PTR TO RESV16 REG  
 88: RESV16 (EXPECT ALL 0's)  
 SET EXPECTED TO 0's  
 87: HELL DOES IT =1's?  
 88: JZ IF OK  
 87: RESV16 NOT ALL 0's  
 88: SCOPE THIS TEST:

```

***** TEST 62 *****
* CHECK OF THE SPECIAL FUNCTIONS REGISTER.
* IN CHECK OF THE DVSR.
* SUMMARY OF PROC. INSTRUCTIONS
* BIT14 BIT13 BIT12 INSTRUCTION
*   0   0   0   BRANCH "A"
*   0   0   1   ADD OPERATION
*   0   1   0   SUB OPERATION
*   0   1   1   DATA TRANSFER
*   1   0   0   MPR OPERATION
*   1   0   1   SET/CLEAR OPERATION
*   1   1   0   MODE CALCULATION
*   1   1   1   BRANCH "B"

```

\*\*\*\*\* TEST 62 \*\*\*\*\*  
\* VERIFY THAT "ROM STEP"  
\* IS SELF-CLEARING AND THAT  
\* THE DATA IN THE ROM IS  
\* IS CHANGED WHEN THE ROM IS STEPPED.  
\*\*\*\*\*

TEST 52

10:	MOV #62,TSTNO	
	MOV #55,TST63,NEXT	
	MSTCLR	CLEAR ALL THE DVI1
	MOV #BIT3,ODVSOR	SET SOURCE SEL
	MOV #55,C_RS :PUT INSTR INTO DVFSR	
	MOV #55,DVFSR	
	COMP #DVFSR,R5	WAS THE DVFSR REALLY LOADED?
	BNEQ 18	BR IF YES
	18: TLT	END DVFSR
	MSTCLR	CLEAR SOURCE SEL.
	MSTCLK	ISSUE A ROM CLOCK
	MOB	WAIT AN INTRUSTION TIME
	MST	DID CLK BIT CLEAR BY IT SELF?
	MST	BR IF CLK GONE
	TLT	BIT 1 OF DVSCR (ROM CLK) NOT ZERO
	MST	HAS DATA IN DVFSR CHANGED?
	MST	BR IF YES
	18: TLT	DATA NOT CHANGED (DID CLK REALLY CLEAR?)
	SCOPE	SCOPE THIS TEST.

TEST 63

015537	000063	001E96	tste3:	MOV MOV MSTCLR MOV MOV MOV MOV MOV MOV MOV MOV SIC	#63,TSTNO #15164,NEXT DVSFR,R0 DVLOR,R0 #01100+BIT3,0DVSC #01100,(R0) #001,R0 #0111,R0 #001,R0 #10<BIT1+BIT0>,R4	CLEAR DV11 SET DVSFR POINTER TO R0 SET DVLOR POINTER TO R0 BR-A TEST #3 READ DVSFR FOR PRINTOUT SET EXPECTED RESULTS READ DVLOR INTO R4 CLEAR UNWANTED BITS. EXPECTED = FOUND??	
015538	015626	001E96	163744	13:	MOV MOV MOV MOV MOV MOV MOV MOV MOV MOV SIC	#01100,(R0) #001,R0 #0111,R0 #001,R0 #10<BIT1+BIT0>,R4	BR-A TEST #3 READ DVSFR FOR PRINTOUT SET EXPECTED RESULTS READ DVLOR INTO R4 CLEAR UNWANTED BITS. EXPECTED = FOUND??
015539	020504	002400	163862	BB:	CMP BEQ BLT MOV MOV MOV MOV MOV MOV SIC	R5,R4 #001,R0 #01100+BITS,(R0) #001,R0 #0111,R0 #001,R0 #10<BIT1+BIT0>,R4	BR IF OK BR POINT WRONG READ DVSFR FOR PRINTOUT SET EXPECTED RESULTS READ DVLOR INTO R4 CLEAR UNWANTED BITS. EXPECTED = FOUND??
015540	000001	000002	177774		BLT MOV MOV MOV MOV MOV MOV SIC	#01100+BITS,(R0) #001,R0 #0111,R0 #001,R0 #10<BIT1+BIT0>,R4	BR IF OK BR POINT WRONG READ DVSFR FOR PRINTOUT SET EXPECTED RESULTS READ DVLOR INTO R4 CLEAR UNWANTED BITS. EXPECTED = FOUND??
015541	020504	002400	163862	BB:	CMP BEQ BLT MOV MOV MOV MOV MOV MOV SIC	R5,R4 #001,R0 #01100+BITS,(R0) #001,R0 #0111,R0 #001,R0 #10<BIT1+BIT0>,R4	BR IF OK BR POINT WRONG READ DVSFR FOR PRINTOUT SET EXPECTED RESULTS READ DVLOR INTO R4 CLEAR UNWANTED BITS. EXPECTED = FOUND??
015542	000001	000003	177774		BLT MOV MOV MOV MOV MOV MOV SIC	#01100+BITS,(R0) #001,R0 #0111,R0 #001,R0 #10<BIT1+BIT0>,R4	BR IF OK BR POINT WRONG READ DVSFR FOR PRINTOUT SET EXPECTED RESULTS READ DVLOR INTO R4 CLEAR UNWANTED BITS. EXPECTED = FOUND??
015543	020504	003400	163862	BB:	CMP BEQ BLT MOV MOV MOV MOV MOV MOV SIC	R5,R4 #001,R0 #01100+BITS,(R0) #001,R0 #0111,R0 #001,R0 #10<BIT1+BIT0>,R4	BR IF OK BR POINT WRONG READ DVSFR FOR PRINTOUT SET EXPECTED RESULTS READ DVLOR INTO R4 CLEAR UNWANTED BITS. EXPECTED = FOUND??
015544	000003	000003	177774		BLT MOV MOV MOV MOV MOV MOV SIC	#01100+BITS,(R0) #001,R0 #0111,R0 #001,R0 #10<BIT1+BIT0>,R4	BR IF OK BR POINT WRONG READ DVSFR FOR PRINTOUT SET EXPECTED RESULTS READ DVLOR INTO R4 CLEAR UNWANTED BITS. EXPECTED = FOUND??
015545	020504	003400	163862	BB:	CMP BEQ BLT MOV MOV MOV MOV MOV MOV SIC	R5,R4 #001,R0 #01100+BITS,(R0) #001,R0 #0111,R0 #001,R0 #10<BIT1+BIT0>,R4	BR IF OK BR POINT WRONG READ DVSFR FOR PRINTOUT SET EXPECTED RESULTS READ DVLOR INTO R4 CLEAR UNWANTED BITS. EXPECTED = FOUND??
015546	000003	000003	177774		BLT MOV MOV MOV MOV MOV MOV SIC	#01100+BITS,(R0) #001,R0 #0111,R0 #001,R0 #10<BIT1+BIT0>,R4	BR IF OK BR POINT WRONG READ DVSFR FOR PRINTOUT SET EXPECTED RESULTS READ DVLOR INTO R4 CLEAR UNWANTED BITS. EXPECTED = FOUND??

## EO6

DDVVA-S MACYII ST.7381 17-SEP-76 14:08 PAGE 70  
 DDVVA8.P11 DVII DEVICE DIAGNOSTICS. COPYRIGHT 1975 DIGITAL EQUIP. CORP.

01566600	01566644	001401		MOV	#90	:BR IF OK
01566600	01566644	104006		MOV	#BIT11+BIT10+BIT9+BIT8 (R0)	:BR POINT WRONG
01566600	01566644	011600		MOV	(R0),R2	:REPO DVLSFR FOR PRINTOUT
01566600	01566644	012700		MOV	#BIT11+BIT0,R5	:SET EXPECTED RESULTS
01566600	01566644	012704		MOV	(R0),R4	:READ DVLCR INTO R4
01566600	01566644	042704		BIC	#10<BIT1+BIT0>,R4	
01566600	01566644	007400	63:	HLT	#9	:CLEAR UNWANTED BITS.
01566600	01566644	000003		CMP	#9, R4	:EXPECTED = FOUND??
01566600	01566644	177774		BEQ	#9	:BR IF OK
01566600	01566644	020504		MOV	#BIT11+BIT0, (R0)	:BR POINT WRONG
01566600	01566644	104006		MOV	(R0),R2	:NXM
01566600	01566644	012700		MOV	#BIT1+BIT0,R5	:READ DVLSFR FOR PRINTOUT
01566600	01566644	012704		MOV	(R0),R4	:SET EXPECTED RESULTS
01566600	01566644	042704		BIC	#10<BIT1+BIT0>,R4	:READ DVLCR INTO R4
01566600	01566644	003000	63:	HLT	#9	:CLEAR UNWANTED BITS.
01566600	01566644	000003		CMP	#9, R4	:EXPECTED = FOUND??
01566600	01566644	177774		BEQ	#9	:BR IF OK
01566600	01566644	020504		MOV	#9	:BR POINT WRONG
01566600	01566644	104400	79:	SCOPE		:SCOPE TEST

\*\*\*\*\* TEST 64 \*\*\*\*\*  
 \*TEST OF BRANCH B\*  
 \*TEST THAT POINT IS (GROUND)\*  
 \*MAKES LCR BIT1=1 AND BIT0=1.\*  
 \*\*\*\*\*

## TEST 64

01566600	01566644	012707	000064	001216	TST64:	MOV #64,TSTNO	
01566600	01566644	015704	015704	001216		MOV #TST65,NEXT	
01566600	01566644	012700	000010	163510		MSTCLR	
01566600	01566644	012700	072400	163520		MOV #BIT3,DDVSOR	:CLEAR DVII
01566600	01566644	012700	163514			MOV #BRB+BIT11+BIT10+BIT9+BIT8,DDVSFR	:SET SOURCE SEL
01566600	01566644	012700	000003			MOV #DVLSFR,R2	:READ DVLSFR INTO R2
01566600	01566644	012704	163474			MOV #BIT1+BIT0,R5	:SET EXPECTED RESULTS
01566600	01566644	020504	001401			MOV #DVLCR,R4	:READ REAL RESULTS
01566600	01566644	042704	104400			CMP #1,R4	:SAME??
01566600	01566644	007400				BEQ #1	:BR TEST POINT WRONG
01566600	01566644	177774				HLT	:SCOPE THIS TEST

\*\*\*\*\* TEST 65 \*\*\*\*\*  
 \*TEST OF BRANCH B\*  
 \*CHECKING "DEFAULT" STATES OF THE DVII SIGNALS.  
 \*BIT11 BIT10 BIT09 BIT08 FUNCTION  
 \* 1 0 0 DATA NOT AVAIL.  
 \* 1 0 1 REQUEST BUS  
 \* 1 1 0 MEMORY PARITY ERROR  
 \* 1 1 1 WRITE INHIBIT  
 \*\*\*\*\*

## TEST 65

## F06

EDVA-8 MACYII 27(738) 17-SEP-76 14:02 PAGE 71  
EDVAS.F11 DV11 DEVICE DIAGNOSTICS. COPYRIGHT 1975 DIGITAL EQUIP. CORP.

015704	012237	000065	001226	TST65:	MOV #65,TSTNO
	012237	016072	001218		MOV #TST66,NEXT
	012237	001400		MSTCLR	
	012237	00012300		MOV DVSFR,R0	
	012237	00000100	1E3-22	MOV DVLCR,R3	
	012237	074000		MOV #BIT3,JDVSCR	
	012237	000003		MOV (\$R0)+\$BIT11,(R0)	
	012237	042704	177774	MOV (\$R0),R2	:READ DVSFR FOR PRINTOUT
	012237	074400		MOV #BIT1+BIT0,RS	:SET EXPECTED RESULTS
	012237	000003		MOV (\$R0),R4	:READ DVLCR INTO R4
	012237	042704	177774	BIC #10<BIT1+BIT0>,R4	:CLEAR UNWANTED BITS.
016760	020504			CMP R5,R4	:EXPECTED = FOUND??
	020504			BEG	:BR IF OK
	020504			HLT	:BR POINT WRONG
	020504	074400		MOV \$R0+\$BIT11+BITS,(R0)	
	020504	000003		MOV (\$R0),R2	:READ DVSFR FOR PRINTOUT
	020504	042704	177774	MOV #BIT1+BIT0,RS	:SET EXPECTED RESULTS
	020504	075000		MOV (\$R0),R4	:READ DVLCR INTO R4
	020504	000003		BIC #10<BIT1+BIT0>,R4	:CLEAR UNWANTED BITS.
	020504	042704	177774	CMP R5,R4	:EXPECTED = FOUND??
	020504	075000		BEG	:BR IF OK
	020504	000003		HLT	:BR POINT WRONG
	020504	042704	177774	MOV \$R0+\$BIT11+BIT9,(R0)	
	020504	077000		MOV (\$R0),R2	:READ DVSFR FOR PRINTOUT
	020504	000003		MOV #BIT1+BIT0,RS	:SET EXPECTED RESULTS
	020504	042704	177774	MOV (\$R0),R4	:READ DVLCR INTO R4
	020504	077000		BIC #10<BIT1+BIT0>,R4	:CLEAR UNWANTED BITS.
	020504	000003		CMP R5,R4	:EXPECTED = FOUND??
	020504	042704	177774	BEG	:BR IF OK
	020504	077000		HLT	:BR POINT WRONG
	020504	000003		SCOPE	

\*\*\*\*\* TEST 66 \*\*\*\*\*  
 :BASIC TEST OF THE  
 :SET/CLEAR INSTRUCTION.  
 :TEST THAT THE SET/CLEAR CAN DO:  
 :CLEAR DVSFR 08  
 :SET DVSFR10  
 :SET RECEIVER INTERRUPT (DVSFR07)  
 \*\*\*\*\*

: TEST 66

## G06

DDVVA-B MACYII ET (738) 17-SEP-76 14:02 PAGE 72

DDVAB.F11 DV11 DEVICE DIAGNOSTICS. COPYRIGHT 1975 DIGITAL EQUIP. CORP.

016072	012737	000066	001226	TST65:	MOV #66,TSTNO MOV #TST+67,NEXT MOV #19,LOCK	
		0016264	0001226	MSTCLR		
		016136	0001226	BIS	#BIT8,2DVSCR	:CLEAR DV11
		0000400	163236		#BIT8,2DVSCR	:SET BIT8
		0000010	163236	MOV	DVSFR,R0	:SET SOURCE SEL.
		0014000		MOV	#0+C+BIT3+BIT2+BIT1,(R0)	:SET DVSFR POINTER ADDRESS IN R0
		0000016		MOV	#BIT3,R5	:DO SET/CLEAR -CLEAR BIT 8 OF DVSCR
		0000010		(R0),R2		:SAVE DVSFR CONTENTS FOR ERROR PRINT OUT IF NECESSARY
		163204		ROMCLK	2DVSCR,R4	:CYCLE THE ROM
				MOV	SW9?	:READ DVSCR INTO "FOUND LOC."
				CMP		:HAS THE ROM INSTR EXECUTED?
				BEQ		:BR IF DVSCR OK
				BLT		:ROM FAILED TO EXECUTE
				SCOPI		:LOCK ON THIS SUB-TEST? SW9=1?
	016174	001220	645:	MOV	#48,LOCK	:SET FOR RETURN IF SW9=1
	0000000		39:	BIS	#0+C+BIT1+BIT0,(R0)	:SET EXPECTED (SCR BIT 7=1)
	0000013			MOV		:SAVE DVSFR CONTENTS FOR ERROR PRINT OUT IF NECESSARY
	163146			ROMCLK	2DVSCR,R4	:CYCLE THE ROM
				MOV	SW9?	:READ DVSCR INTO "FOUND LOC."
				CMP		:HAS THE ROM INSTR EXECUTED?
				BEQ		:BR IF DVSCR OK
				BLT		:ROM FAILED TO EXECUTE
				SCOPI		:LOCK ON THIS SUB-TEST? SW9=1?
	016080	001220	655:	MOV	#48,LOCK	:ALTER EXPECTED ADDRESS
	0000000		48:	BIS	#BIT10,R5	
	0000000			MOV	#0+C+BIT3+BIT1,(R0)	:DO A SET/CLEAR SET DVSCR BIT 10
	0110000			ROMCLK	(R0),R2	:SAVE DVSFR CONTENTS FOR ERROR PRINT OUT IF NECESSARY
	0149100			MOV	2DVSCR,R4	:CYCLE THE ROM
	0177000			CMP	SW9?	:READ DVSCR INTO "FOUND LOC."
	0000000			BEQ		:HAS THE ROM INSTR EXECUTED?
	0000000			BLT		:BR IF DVSCR OK
	163110			SCOPI		:ROM FAILED TO EXECUTE
				SCOPE		:LOCK ON THIS SUB-TEST? SW9=1?
						:SCOPE THIS TEST

\*\*\*\*\* TEST 67 \*\*\*\*\*  
 \*BASIC TEST OF THE  
 \*SET/CLEAR INSTRUCTION.  
 \*TEST THAT THE SET/CLEAR CAN:

*BIT 14	BIT13	BIT03	BIT02	BIT01	BIT00	FUNCTION	RESULT
*	1	1	1	0	0	SET	BIT14
*	1	1	1	1	0	SET	BIT13
*	1	1	1	1	1	SET	BIT12
*	1	1	1	1	1	SET	BIT11
*	1	1	1	1	1	SET	BIT10
*	1	1	1	1	1	SET	BIT09
*	1	1	1	1	1	SET	BIT08
*	1	1	1	1	1	SET	BIT07
*	1	1	1	1	1	SET	BIT06
*	1	1	1	1	1	SET	BIT05
*	1	1	1	1	1	SET	BIT04
*	1	1	1	1	1	SET	BIT03
*	1	1	1	1	1	SET	BIT02
*	1	1	1	1	1	SET	BIT01
*	1	1	1	1	1	SET	BIT00

\*\*\*\*\* TEST 67 \*\*\*\*\*

TEST 67

DEVS-S MACYII ET 732 10-SEP-76 14:02 PAGE 73  
DV11 DEVICE DIAGNOSTICS. COPYRIGHT 1975 DIGITAL EQUIP. CORP.

016737	000067	001226	76767:	MOV #67,TSTNO MOV #TST70,NEXT MSTCLR	CLEAR DV11 GET DVSCR POINTER TO RO SET SOURCE SEL SET EXPECTED RESULTS
016738	001400	163046		MOV DVSFR,RO MOV #BIT3,ADVSOR MOV #BIT15,RS MOV #S.0+BIT3,(RO)	SAVE DVSCR CONTENTS FOR ERROR PRINT OUT IF NECESSARY CYCLE THE ROM READ DVRIC INTO "FOUND" LOC. WAS THE ROM INSTR EXECUTED? BR IF DVSCR OK ROM FAILED TO EXECUTE LOCK ON THIS SUB-TEST? SW09=1?
016739	050010			MOV (RO),R2 ROMCLK MOV #DVRIC,R4 CMP #64\$ BEQ 64\$ SCOP1 MSTCLR	SET/CLEAR DVRIC 15 SAVE DVSCR CONTENTS FOR ERROR PRINT OUT IF NECESSARY CYCLE THE ROM READ DVRIC INTO "FOUND" LOC. WAS THE ROM INSTR EXECUTED? BR IF DVSCR OK ROM FAILED TO EXECUTE LOCK ON THIS SUB-TEST? SW09=1?
016740	000010	163032	645:	MOV #BIT3,ADVSOR MOV #BIT14,RS MOV #S.0+BIT3+BIT0,(RO)	CLEAR DV11 SET SOURCE SEL SET EXPECTED RESULTS
016741	000011	163006		MOV (RO),R2 ROMCLK MOV #DVRIC,R4 CMP #65\$ BEQ 65\$ SCOP1 MSTCLR	SET/CLEAR DVRIC 14 SAVE DVSCR CONTENTS FOR ERROR PRINT OUT IF NECESSARY CYCLE THE ROM READ DVRIC INTO "FOUND" LOC. WAS THE ROM INSTR EXECUTED? BR IF DVSCR OK ROM FAILED TO EXECUTE LOCK ON THIS SUB-TEST? SW09=1?
016742	000010	162772	655:	MOV (RO),R2 ROMCLK MOV #DVRIC,R4 CMP #66\$ BEQ 66\$ SCOP1 MSTCLR	SET/CLEAR DVRIC 14 SAVE DVSCR CONTENTS FOR ERROR PRINT OUT IF NECESSARY CYCLE THE ROM READ DVRIC INTO "FOUND" LOC. WAS THE ROM INSTR EXECUTED? BR IF DVSCR OK ROM FAILED TO EXECUTE LOCK ON THIS SUB-TEST? SW09=1?
016743	000011	162746		MOV #BIT3,ADVSOR MOV #BIT15,RS MOV #S.0+BIT3+BIT1,(RO)	CLEAR DV11 SET SOURCE SEL SET EXPECTED RESULTS
016744	000010	162732	665:	MOV (RO),R2 ROMCLK MOV #DVRIC,R4 CMP #67\$ BEQ 67\$ SCOP1 MSTCLR	SET/CLEAR DVRIC 13 SAVE DVSCR CONTENTS FOR ERROR PRINT OUT IF NECESSARY CYCLE THE ROM READ DVRIC INTO "FOUND" LOC. WAS THE ROM INSTR EXECUTED? BR IF DVSCR OK ROM FAILED TO EXECUTE LOCK ON THIS SUB-TEST? SW09=1?
016745	000011	162706	675:	MOV #BIT3,ADVSOR MOV #BIT15,RS MOV #S.0+BIT3+BIT2+BIT0,(RO)	CLEAR DV11 SET SOURCE SEL SET EXPECTED RESULTS
016746	012710	050015		MOV (RO),R2 ROMCLK MOV #DVRIC,R4 CMP #68\$ BEQ 68\$ SCOP1 SCOPE	SET/CLEAR DVRIC 12 SAVE DVSCR CONTENTS FOR ERROR PRINT OUT IF NECESSARY CYCLE THE ROM READ DVRIC INTO "FOUND" LOC. WAS THE ROM INSTR EXECUTED? BR IF DVSCR OK ROM FAILED TO EXECUTE LOCK ON THIS SUB-TEST? SW09=1?
016747	011000	162672	675:	MOV (RO),R2 ROMCLK MOV #DVRIC,R4 CMP #69\$ BEQ 69\$ SCOP1 SCOPE	SCOPE THIS TEST

\*\*\*\*\* TEST 70 \*\*\*\*\*  
\* BASIC TEST OF DVSCR.

/\*TEST OF "SET/CLEAR" AND  
/\*"BRANCH A" AND "BRANCH B" FUNCTIONS.  
\*\*\*\*\*

## TEST 70

016506	012737	000070	001226	TST70:	MOV #70,TSTNO MOV #TST71,NEXT MOV #1\$,LOCK MSTCLR MOV #BIT3:DVSOCR MOV DVSFR,RO	CLEAR DV11 SET SOURCE SELECT SET DVSFR POINTER INTO RO
016507	012737	017170	001216			
016508	012737	016544	001220			
016509	1044712					
016510	012777	000010	162622			
016511	013700	001400				
016512						
016513						
016514	004237	017134		18:	JSR R2,10\$ BIT4+BIT2 BIT11+BIT10 BIT1 JSR R2,10\$ BIT4+BIT2+BIT0 BIT11+BIT10 BIT1+BIT0 SCOP1	GOTO SUBROUTINE. POINT SET/CLEARED BR TEST POINT EXPECTED RESULTS IN DVLOR GOSUB POINT SET/CLEARED BR TEST POINT EXPECTED RESULTS IN DVLOR SWR 09=1?
016515	000024					
016516	0060000					
016517	0000000					
016518	004237	017134				
016519	000026					
016520	0060000					
016521	0000000					
016522	004237	017134				
016523	000026					
016524	0060000					
016525	0000000					
016526	004237	017134				
016527	000023					
016528	104401					
016529						
016530						
016531						
016532	012737	016600	001220	28:	MOV #2\$,LOCK JSR R2,10\$ ;GOTO THE SUBROUTINE BITS+BIT2+BIT1+BIT0	SET RETURN IF SWR=1 ;POINT SET/CLEARED (SET) BR TEST POINT DVLOR EXPECTED GOTO SUB ROUTINE POINT SET/CLEARED (CLEARED) BR TEST POINT EXPECTED RESULTS SWR 09=1?
016533	004237	017134				
016534	000047					
016535	0700000					
016536	0000001					
016537	004237	017134				
016538	000043					
016539	0700000					
016540	0000003					
016541	004237	017134				
016542	000024					
016543	016634	001220		38:	MOV #3\$,LOCK JSR R2,10\$ ;GOTO THE SUBROUTINE BITS+BIT2+BIT0	SET RETURN IF SWR=1 ;POINT SET/CLEARED (SET) BR TEST POINT DVLOR EXPECTED GOTO SUB ROUTINE POINT SET/CLEARED (CLEARED) BR TEST POINT EXPECTED RESULTS SWR 09=1?
016544	004237	017134				
016545	000045					
016546	0704000					
016547	000001					
016548	004237	017134				
016549	000041					
016550	0704000					
016551	000003					
016552	016660	104401				
016553						
016554						
016555						
016556						
016557						
016558						
016559						
016560						
016561						
016562	012737	016670	001220	48:	MOV #4\$,LOCK JSR R2,10\$ ;GOTO THE SUBROUTINE BITS+BIT2+BIT1	SET RETURN IF SWR=1 ;POINT SET/CLEARED (SET)
016563	004237	017134				
016564	000046					

## J06

DDVA-B MACYII 27(732) 17-SEP-76 14:02 PAGE 75  
DDVAB.P11 DV11 DEVICE DIAGNOSTICS.

COPYRIGHT 1975 DIGITAL EQUIP. CORP.

016676	071000		BRB+BIT9	:BR TEST POINT
0000001			BIT0	:DVLOR EXPECTED
004237	017134		JSR R2,10\$	:GOTO SUB ROUTINE
000044			BIT5+BIT1	:POINT SET/CLEARED [CLEARED]
071000			BRB+BIT9	:BR TEST POINT
0000003			BIT1+BIT0	:EXPECTED RESULTS
016714	104401	693:	SCOP1	:SWR 09=1?
016716	012737	016724 001220	*TEST SET/CLEAR FUNCTION	
004237	017134	65:	*FOR RAM OUTPUT BIT03	
000044			MOV #6\$ LOCK	:SET RETURN IF SW09=1
071400			JSR R2,10\$	:GOTO THE SUBROUTINE
000001			BIT5+BIT2	:POINT SET/CLEARED [SET]
016734			BRB+BIT9+BIT0	:BR TEST POINT
0000001			BIT0	:DVLOR EXPECTED
004237	017134		JSR R2,10\$	:GOTO SUB ROUTINE
000040			BITS	:POINT SET/CLEARED [CLEARED]
071400			BRB+BIT9+BIT3	:BR TEST POINT
0000003			BIT1+BIT0	:EXPECTED RESULTS
016746	104401	715:	SCOP1	:SWR 09=1?
016752	012737	016760 001220	*TEST SET/CLEAR FUNCTION	
004237	017134	75:	*FOR RAM OUTPUT BIT04	
000207			MOV #7\$ LOCK	:SET RETURN IF SW09=1
072000			JSR R2,10\$	:GOTO THE SUBROUTINE
000001			BIT7+BIT2+BIT1+BIT0	:POINT SET/CLEARED [SET]
016770			BRB+BIT10	:BR TEST POINT
004237	017134		BIT0	:DVLOR EXPECTED
000203			JSR R2,10\$	:GOTO SUB ROUTINE
072000			BIT7+BIT1+BIT0	:POINT SET/CLEARED [CLEARED]
017000			BRB+BIT10	:BR TEST POINT
000003			BIT1+BIT0	:EXPECTED RESULTS
017004	104401	735:	SCOP1	:SWR 09=1?
017006	012737	017014 001220	*TEST SET/CLEAR FUNCTION	
017014	004237	017134	*FOR RAM OUTPUT BIT05	
000206		85:	MOV #8\$ LOCK	:SET RETURN IF SW09=1
072400			JSR R2,10\$	:GOTO THE SUBROUTINE
000001			BIT7+BIT2+BIT0	:POINT SET/CLEARED [SET]
017024			BRB+BIT10+BITS	:BR TEST POINT
004237	017134		BIT0	:DVLOR EXPECTED
017026			JSR R2,10\$	:GOTO SUB ROUTINE
000201			BIT7+BIT0	:POINT SET/CLEARED [CLEARED]
017034	072400		BRB+BIT10+BITS	:BR TEST POINT
000003			BIT1+BIT0	:EXPECTED RESULTS
017040	104401	755:	SCOP1	:SWR 09=1?
017042	012737	017050 001220	*TEST SET/CLEAR FUNCTION	
017050	004237	017134	*FOR RAM OUTPUT BIT06	
000206		95:	MOV #9\$ LOCK	:SET RETURN IF SW09=1
073000			JSR R2,10\$	:GOTO THE SUBROUTINE
000001			BIT7+BIT2+BIT1	:POINT SET/CLEARED [SET]
017060			BRB+BIT10+BIT9	:BR TEST POINT
004237	017134		BIT0	:DVLOR EXPECTED
017062			JSR R2,10\$	:GOTO SUB ROUTINE
000202			BIT7+BIT1	:POINT SET/CLEARED [CLEARED]

## K06

DEVA-8 MACY11 27(732) 17-SEP-76 14:02 PAGE 76  
DEVAB.P11 DV11 DEVICE DIAGNOSTICS. COPYRIGHT 1975 DIGITAL EQUIP. CORP.

017070	073000			BRB+BIT10+BITS	:BR TEST POINT
017072	000003			BIT1+BIT0	:EXPECTED RESULTS
017074	104401			SCOP1	;SWR 09=1?
<hr/>					
A A					
017076	012737	017104 001220	77\$:	*TEST SET/CLEAR FUNCTION	
00171046	004237	017134		*FOR RAM OUTPUT BIT07	
000204			101\$:	MOV #101\$,LOCK	:SET RETURN IF SW09=1
073400				JSR R2,10\$ :GOTO THE SUBROUTINE	
000001				BIT7+BIT2	:POINT SET/CLEARED [SET]
004237	017134			BRB+BIT10+BIT9+BITS	:BR TEST POINT
000200				BIT0	
073400				JSR R2,10\$	:DVLCR EXPECTED
000003				BIT7	:GOTO SUB ROUTINE
104401				BRB+BIT10+BIT9+BITS	:POINT SET/CLEARED [CLEARED]
104403				BIT1+BIT0	:BR TEST POINT
012710	050000		79\$:	SCOP1	:EXPECTED RESULTS
010221				SCOPE	;SWR 09=1?
062210			10\$:	MOV #S.C. (R0)	:SET/CLEAR INSTR
017144	104419			MOV R2,RI	:SAVE JSR PC ADDRESS
017146	012210			BIS (R2)+, (R0)	:LOAD POINT SET/CLEARED
017150	011003			ROMCLK	:CYCLE THE ROM
012205	012205			MOV (R2)+, (R0)	:LOAD BR TEST POINT
017164	017704	162210		MOV (R0), R3	:READ DVFSR INTO R3
020504	020504			MOV (R2)+, R5	:LOAD EXPECTED INTO R5
004401				MOV #DVLCR,R4	:READ DVLCR INTO FOUND LOC.
017164	104005			CMP #11\$,R4	:EXPECTED=FOUND?
017166	000202			BEQ 11\$	:BR IF YES
				HLT	:DVLCR WRONG BR RESULTS.
			11\$:	RTS 22	:RETURN

\*\*\*\*\* TEST 71 \*\*\*\*\*  
 :TEST OF "RECEIVER CHARACTER SILO"  
 :THRU THE USE OF THE DVFSR REG.  
 :TEST THE FILLING THE SILO PRODUCES "SILO FULL"  
 :ON EXACTLY THE 128 LOAD.  
 :SET/CLEAR IS USED TO STUFF SILO AND BRANCH A IS USED TO TEST SILO.  
 :SET/CLEAR "SILO IN" AND SET/CLEAR "SILO OUT" ARE EXERCISED TOO.  
 :\*\*\*\*\*

## TEST 71

017170	012737	000071 001226	TST71:	MOV #71,TSTNO	
017176	012737	017412 001216		MOV #ST72,NEXT	
017204	104412			MSTCLR	:CLEAR DV11
017206	012700	000177		MOV #127,,R0	:SET R0 TO 1 LESS THAN FULL SILO
017212	012777	000010 162142		MOV #BIT3,,DVFSR	:SET SOURCE SEL
017220	012705	000003	1\$:	MOV #BIT1+BIT0,R5	:SET EXPECTED RESULTS INTO R5
017224	012777	050021 162146		MOV #S.C.+BIT4+BIT0,,DVFSR	:S/C "SILO IN"
017232	104415			ROMCLK	
017234	012777	007400 162136		MOV #BIT11+BIT10+BIT9+BITS,,DVFSR	:BR-A "SILO FULL"?
017242	017702	162132		MOV DVFSR,R2	:SAVE CONTENTS OF DVFSR FOR ERROR PRINTOUT
017246	017704	162116		MOV DVLCR,R4	:READ DVLCR FOR RESULTS
020504				CMP R5,R4	:ARE BR TEST POINTS CORRECT?
001401				BEQ 64\$	:BR IF YES
017255	104005			HLT	:BR TEST POINTS WRONG (BIT1 OR 0)

## L06

DDVVA-3 MACYII 27(732) 17-SEP-75 14:02 PAGE 77

DDVVA8.P11 DV11 DEVICE DIAGNOSTICS. COPYRIGHT 1975 DIGITAL EQUIP. CORP.

3857	017260	005300		64\$:	DEC	R0	: IS SILO FULL-1 YET?	
3858	017262	001360			BNE	16\$	:BR IF NOT 127 TIMES YET	
3859	017264	012777	050021	162105	2\$:	MOV	#S.C+BIT4+BIT0,3DVSFR :S/C "SILO IN"	
3860					ROMCLK			
3861	017272	104415			NOP		:WAIST INSTRUCTION TIME	
3862	017274	000240			MOV			
3863	017276	012777	007400	162074			#BIT11+BIT10+BIT9+BIT8,3DVSFR :BR-A "SILO FULL"?	
3864					MOV			
3865	017304	017702	162070		ADVFSR.R2		:SAVE DVFSR	
3866	017310	017704	162054		ADVLCR.R4		:READ BR TEST POINTS	
3867	017314	042705	000001		BIC	#BIT0,RS	:ALTER EXPECTED RESULTS	
3868	017320	020504			CMP	R5,R4	:BR TEST POINTS OK??	
3869	017322	001401			BEQ	3\$	:BR IF YES	
3870	017324	104006			HLT	6\$	:BR TEST POINTS WRONG	
3871	017326	012777	050020	162044	3\$:	MOV	#S.C+BIT4,3DVSFR :S/C "SILO OUT"	
3872	017334	104415			ROMCLK		:WAIST INSTR TIME	
3873	017336	000240			NOP			
3874	017340	012777	007400	162032		MOV	#BIT11+BIT10+BIT9+BIT8,3DVSFR :BR-A "SILO FULL"?	
3875					CLR	R2	:DEALAY AT LEAST 32US	
3876	017346	005002			BIT	#BIT0,3DVLCR	:IS SILO *NOT FULL*??	
3877	017350	032777	000001	162012	4\$:	BNE	5\$	:BR IF OK.
3878	017356	001003			ADD	#1,R2	:DELAY.....	
3879	017360	052702	000001		BNE	4\$	:GOTO 4\$	
3880	017364	001371			MOV	3DVSFR.R2	:SAVE DVFSR	
3881	017366	017702	162006		MOV	3DVLCR.R4	:READ BR TEST POINTS	
3882	017372	017704	161772		BIS	#BIT0,RS	:SET EXPECTED RESULTS	
3883	017376	052705	000001		CMP	R5,R4	:OK??	
3884	017402	020504			BEQ	6\$	:YES	
3885	017404	001401			HLT	6	:SILO STILL FULL.	
3886	017406	104006			SCOPE		:SCOPE TEST	
3887	017410	104400						
3888								
3889								
3890								
3891								
3892								
3893								
3894								
3895								
3896								
3897								
3898								
3899								
3900								
3901								
3902								
3903								
3904								
3905								
3906								
3907								
3908								
3909								
3910								
3911								
3912								
3913								
3914								
3915								
3916								
3917								
3918								
3919								
3920								
3921								
3922								
3923								
3924								
3925								
3926								
3927								
3928								
3929								
3930								
3931								
3932								
3933								
3934								
3935								
3936								
3937								
3938								
3939								
3940								
3941								
3942								
3943								
3944								
3945								
3946								
3947								
3948								
3949								
3950								
3951								
3952								
3953								
3954								
3955								
3956								
3957								
3958								
3959								
3960								
3961								
3962								
3963								
3964								
3965								
3966								
3967								
3968								
3969								
3970								
3971								
3972								
3973								
3974								
3975								
3976								
3977								
3978								
3979								
3980								
3981								
3982								
3983								
3984								
3985								
3986								
3987								
3988								
3989								
3990								
3991								
3992								
3993								
3994								
3995								
3996								
3997								
3998								
3999								
4000								
4001								
4002								
4003								
4004								
4005								
4006								
4007								
4008								
4009								
4010								
4011								
4012								
4013								
4014								
4015					</			

## M06

DZDVA-S MACY11 Z7(732) 17-SEP-76 14:02 PAGE 78  
 DZDVAS.P11 DV11 DEVICE DIAGNOSTICS. COPYRIGHT 1975 DIGITAL EQUIP. CORP.

3913	017470	010277	161704		MOV	R2, #DVSFR	:LOAD INSTR	
3914	017474	104415			ROMCLK		:CLOCK	
3915	017476	005004			CLR	R4	:PREPARE COUNTER	
3916	017500	012702	001400		MOV	#BIT9+BIT8,R2	:BR-A RCV CHAR WAITING	
3917							:BR-A "RCVD CHAR WAITING"?	
3918	017504	010277	161670		MOV	R2, #DVSFR	:LOAD INSTR	
3919	017510	012705	000002		MOV	#BIT1,R5	:SET GOOD RESULTS	
3920	017514	032777	000001	161646	1S:	BIT	#BIT0,#DVLCR	:TEST DV11 BR POINT
3921	017522	001403			BEQ	2\$	:BR IF OK	
3922	017524	062704	000001		ADD	\$1,R4	:DELAY	
3923	017530	001371			BNE	1\$	:GOTO 1\$	
3924	017532	017704	161632	2S:	MOV	#DVLCR,R4	:READ DV11 BR POINT	
3925	017536	020504			CMP	R5,R4		
3926	017540	001401			BEQ	3\$		
3927	017542	104006			HLT	6	:BR POINT RCV CHAR WAITING WRONG	

;  
 ;\*TEST THAT SETTING DVSCRO7  
 ;\*INHIBITS RCV CHAR WAITING FROM APPEARING  
 ;\*TRUE; AND THAT CLEARING  
 ;\*DVSCRO7 MAKES IT APPEAR TRUE AGAIN.

3933	017544	012705	000003	3S:	MOV	#BIT1+BIT0,R5	:LOAD EXPECTED
3934	017550	052777	001200	161604	BIS	#BIT9+BIT7,#DVSFR	;SET RCV INTER
3935	017556	017704	161606		MOV	#DVLCR,R4	:READ DV BR POINTS
3936	017562	020504			CMP	2\$,R4	
3937	017564	001401			BEQ	4\$	
3938	017566	104006			HLT	6	:BR TEST POINTS WRONG
3939	017570	042705	000001	4S:	BIC	#BIT0,R5	:RESET EXPECTED RESULTS
3940	017574	042777	000200	1E	BIC	#BIT7,#DVSFR	:CLEAR RCV INT
3941	017602	017704	161562		MOV	#DVLCR,R4	:READ BR POINTS
3942	017606	020504			CMP	2\$,R4	
3943	017610	001401			BEQ	5\$	
3944	017612	104006			HLT	6	:BR TEST POINTS WRONG
3945	017614	104400		5S:	SCOPE		:SCOPE THIS TEST

\*\*\*\*\* TEST 73 \*\*\*\*\*  
 ;BASIC TEST OF THE "DATA TRANSFER INSTRUCTION"  
 ;BITS 07,06,05,04 OF DVSFR INDICATE THE SOURCE  
 ;BITS 03,02,01,00 OF DVSFR INDICATE THE DESTINATION.  
 \*\*\*\*\*

## ; TEST 73

3956	017616	012737	000073	001226	TST73:	MOV	#73,TSTNO	
3957	017624	012737	020156	001216		MOV	#TST74,NEXT	
3958	017632	012737	017732	001220		MOV	#1\$,LOCK	
3959	017640	104412				MSTCLR		
3960	017642	012777	000010	161512		MOV	#BIT3,#DVSFR	:CLEAR DV11
3961	017650	013700	001400			MOV	DVSFR,RO	:SET SOURCE SEL

;  
 ;TEST TO XFR SOURCE REGISTERS TO THE DVRIC  
 ;REGISTER VERIFYING THAT THE FOLLOWING REGISTERS  
 ;ARE CLEARED AND THAT THE XFR BUS IS CLEAR AFTER  
 ;A MSTCLR.  
 ;REGISTER FUNCTION  
 ;\* 0000 GROUND

## NO6

DZDVA-B MACYII 27(732) 17-SEP-76 14:02 PAGE 79  
 DZDVAS.P11 DV11 DEVICE DIAGNOSTICS. COPYRIGHT 1975 DIGITAL EQUIP. CORP.

```

3969          ;* 0001      GROUND
3970          ;* 0010      GROUND
3971          ;* 0011      GROUND
3972          ;* 0100      GROUND
3973          ;* 0101      MASTER SCAN 0-3/0-3
3974          ;* 0110      ALU RESULT 8-11/0-3
3975          ;* 0111      ALU RESULT 5-7/0-2
3976          ;* 1000      LOW BYTE=B REG 8-15 : HIGH BYTE=GRND
3977          ;* 1001      LO BYTE=NPR OUT ; HI BYTE=CDC REG
3978          ;* 1010      RAM OUTPUT 0-2/8-10
3979          ;* 1011      RAM OUTPUT
3980          ;* 1101      NPR INPUT REGISTER
3981          ;* 1110      BCC REGISTER
3982          ;* 1111      ALU RESULT REGISTER
3983
3984 017654 005005      CLR    R5      SET EXPECTED TO 0
3985 017655 012702 030000      MOV    #XFR,R2      SET DATA XFR INSTR.
3986 017662 052702 000006      BIS    #BIT2+BIT1,R2      SET DESTINATION TO DVRIC REG.
3987 017666 005003      CLR    R3      ZERO SOURCE REG POINTER
3988 017670 042702 000360      BIC    #BIT7+BIT6+BITS+BIT4,R2
3989 017674 050302      BIS    R3,R2      SET SOURCE REGISTER
3990 017676 010210      MOV    R2,(R0) ;LOAD SFR WITH XFR INSTR
3991 017700 104415      ROMCLK
3992 017702 017704 151460      MOV    @DVRIC,R4      READ SOURCE REGISTER
3993 017706 001401      BEQ    66$      BR IF IT WAS ZERO
3994 017710 104006      HLT    6      SOURCE REGISTER IN SFR NOT ZERO
3995 017712 052703 000020      E6$: ADD    #BIT4,R3      UPDATE SOURCE REGISTER
3996 017716 022703 000300      CMP    #300,R3      DON'T DO SILO REGISTER!!
3997 017722 001773      BEQ    66$      GET NEXT REG IF THIS IS SILO.
3998 017724 032703 000360      BIT    #BIT7+BIT6+BITS+BIT4,R3
3999 017730 001357      BNE    65$      BR IF MORE TO DO.

4000
4001
4002
4003
4004 017732 012705 000400      1$:   MOV    #BIT8,R5
4005 017736 012703 030000      MOV    #XFR,R3 ;-DATA XFER-
4006 017742 052703 000246      BIS    #BIT7+BIT5+BIT2+BIT1,R3
4007 017746 004237 020076      JSR    R2,10$      ;S= RAM OUTPUT 0-2. D= DVRIC
4008 017752 000047      BITS+BIT2+BIT1+BIT0
4009 017754 000043      BITS+BIT1+BIT0

4010
4011
4012
4013
4014 017756 012737 017764 001220      3$:   MOV    #3$,LOCK      SET RETURN IF SW09=1
4015 017764 012705 000010      MOV    #BIT3,R5      SET EXPECTED DATA
4016 017770 012703 030000      MOV    #XFR,R3 ;-DATA XFER-
4017 017774 052703 000266      BIS    #BIT7+BIT5+BIT4+BIT2+BIT1,R3
4018 020000 004237 020076      JSR    R2,10$      ;S= RAM OUTPUT. D=DVRIC
4019 020004 000044      BITS+BIT2
4020 020006 000040      BITS

4021
4022
4023
4024

```

\*TEST OF SET RAM OUTPUT BIT0  
 \*AND THE USE OF THE DATA XFER INSTR.  
 \*PLACE RAM BIT0 INTO THE DVRIC REG

\*TEST TO SET RAM OUTPUT DATA BIT3  
 \*AND THE USE OF THE "DATA TRANSFER" INSTRUCTION  
 \*TO PLACE BIT3 INTO THE DVRIC REGISTER.

\*TEST TO SET RAM OUTPUT DATA BIT4  
 \*AND THE USE OF THE "DATA TRANSFER" INSTRUCTION  
 \*TO PLACE BIT4 INTO THE DVRIC REGISTER.

000000	000000	001000	68:	MOV #46,LOCK :SET RETURN IF SWC9=1 MOV #47,R5 :SET EXPECTED DATA MOV #48,XFER- MOV #49,-DATA XFER- MOV #50,BIT5+BIT4+BIT2+BIT1,R3 MOV #51,108 :S= RAM OUTPUT. D=DVRIC MOV #52,BIT7+BIT6+BIT1+BIT0 MOV #53,BIT7+BIT1+BIT0
000000	000000	001000	69:	;*TEST TO SET RAM OUTPUT DATA BIT7 ;*AND THE USE OF THE "DATA TRANSFER" INSTRUCTION ;*TO PLACE BIT7 INTO THE DVRIC REGISTER. MOV #54,LOCK :SET RETURN IF SWC9=1 MOV #55,BIT7,R5 :SET EXPECTED DATA MOV #56,XFER- MOV #57,-DATA XFER- MOV #58,BIT7+BIT6+BIT4+BIT2+BIT1,R3 MOV #59,108 :S= RAM OUTPUT. D=DVRIC MOV #60,BIT7+BIT6+BIT1+BIT0
000000	000000	108:		SC0PE
000000	000000	108:		MOV #61,S.C,(R0) :SET CLEAR INSTR MOV #62,R1 :LSR PC TO R1 DIS #63,(R0)+,(R0) :LOAD SET/CLEAR POINT ROMCLK
000000	000000	118:		MOV #64,R3,(R0) :EXECUTE MOV #65,D0VRIC,R4 :LOAD XFER MOV #66,CMP :EXECUTE MOV #67,R1 :LOAD RESULTS MOV #68,R2 :OK?? MOV #69,R3 :XFER FAILED
000000	000000	118:		MOV #70,S.C,(R0) :SET/CLEAR MOV #71,(R2)+,(R2) :CLEAR POINT ROMCLK
000000	000000	118:		MOV #72,R3,(R0) :EXECUTE MOV #73,D0VRIC,R4 :LOAD XFER MOV #74,CMP :EXECUTE MOV #75,R1 :LOAD RESULTS MOV #76,R2 :EXPECTED RESULTS MOV #77,R3 :REAL RESULTS MOV #78,R4 :RESULT TWO MOV #79,R5 :RESULT ONE MOV #80,R6 :RESULT ZERO MOV #81,R7 :RESULT ONE MOV #82,R8 :RESULT TWO MOV #83,R9 :RESULT ONE MOV #84,R10 :RESULT ZERO MOV #85,R11 :RESULT ONE MOV #86,R12 :RESULT TWO MOV #87,R13 :RESULT ONE MOV #88,R14 :RESULT ZERO MOV #89,R15 :RESULT ONE MOV #90,R16 :RESULT TWO MOV #91,R17 :RESULT ONE MOV #92,R18 :RESULT ZERO MOV #93,R19 :RESULT ONE MOV #94,R20 :RESULT TWO MOV #95,R21 :RESULT ONE MOV #96,R22 :RESULT ZERO MOV #97,R23 :RESULT ONE MOV #98,R24 :RESULT TWO MOV #99,R25 :RESULT ONE MOV #100,R26 :RESULT ZERO MOV #101,R27 :RESULT ONE MOV #102,R28 :RESULT TWO MOV #103,R29 :RESULT ONE MOV #104,R30 :RESULT ZERO MOV #105,R31 :RESULT ONE MOV #106,R32 :RESULT TWO MOV #107,R33 :RESULT ONE MOV #108,R34 :RESULT ZERO MOV #109,R35 :RESULT ONE MOV #110,R36 :RESULT TWO MOV #111,R37 :RESULT ONE MOV #112,R38 :RESULT ZERO MOV #113,R39 :RESULT ONE MOV #114,R40 :RESULT TWO MOV #115,R41 :RESULT ONE MOV #116,R42 :RESULT ZERO MOV #117,R43 :RESULT ONE MOV #118,R44 :RESULT TWO MOV #119,R45 :RESULT ONE MOV #120,R46 :RESULT ZERO MOV #121,R47 :RESULT ONE MOV #122,R48 :RESULT TWO MOV #123,R49 :RESULT ONE MOV #124,R50 :RESULT ZERO MOV #125,R51 :RESULT ONE MOV #126,R52 :RESULT TWO MOV #127,R53 :RESULT ONE MOV #128,R54 :RESULT ZERO MOV #129,R55 :RESULT ONE MOV #130,R56 :RESULT TWO MOV #131,R57 :RESULT ONE MOV #132,R58 :RESULT ZERO MOV #133,R59 :RESULT ONE MOV #134,R60 :RESULT TWO MOV #135,R61 :RESULT ONE MOV #136,R62 :RESULT ZERO MOV #137,R63 :RESULT ONE MOV #138,R64 :RESULT TWO MOV #139,R65 :RESULT ONE MOV #140,R66 :RESULT ZERO MOV #141,R67 :RESULT ONE MOV #142,R68 :RESULT TWO MOV #143,R69 :RESULT ONE MOV #144,R70 :RESULT ZERO MOV #145,R71 :RESULT ONE MOV #146,R72 :RESULT TWO MOV #147,R73 :RESULT ONE MOV #148,R74 :RESULT ZERO MOV #149,R75 :RESULT ONE MOV #150,R76 :RESULT TWO MOV #151,R77 :RESULT ONE MOV #152,R78 :RESULT ZERO MOV #153,R79 :RESULT ONE MOV #154,R80 :RESULT TWO MOV #155,R81 :RESULT ONE MOV #156,R82 :RESULT ZERO MOV #157,R83 :RESULT ONE MOV #158,R84 :RESULT TWO MOV #159,R85 :RESULT ONE MOV #160,R86 :RESULT ZERO MOV #161,R87 :RESULT ONE MOV #162,R88 :RESULT TWO MOV #163,R89 :RESULT ONE MOV #164,R90 :RESULT ZERO MOV #165,R91 :RESULT ONE MOV #166,R92 :RESULT TWO MOV #167,R93 :RESULT ONE MOV #168,R94 :RESULT ZERO MOV #169,R95 :RESULT ONE MOV #170,R96 :RESULT TWO MOV #171,R97 :RESULT ONE MOV #172,R98 :RESULT ZERO MOV #173,R99 :RESULT ONE MOV #174,R100 :RESULT TWO MOV #175,R101 :RESULT ONE MOV #176,R102 :RESULT ZERO MOV #177,R103 :RESULT ONE MOV #178,R104 :RESULT TWO MOV #179,R105 :RESULT ONE MOV #180,R106 :RESULT ZERO MOV #181,R107 :RESULT ONE MOV #182,R108 :RESULT TWO MOV #183,R109 :RESULT ONE MOV #184,R110 :RESULT ZERO MOV #185,R111 :RESULT ONE MOV #186,R112 :RESULT TWO MOV #187,R113 :RESULT ONE MOV #188,R114 :RESULT ZERO MOV #189,R115 :RESULT ONE MOV #190,R116 :RESULT TWO MOV #191,R117 :RESULT ONE MOV #192,R118 :RESULT ZERO MOV #193,R119 :RESULT ONE MOV #194,R120 :RESULT TWO MOV #195,R121 :RESULT ONE MOV #196,R122 :RESULT ZERO MOV #197,R123 :RESULT ONE MOV #198,R124 :RESULT TWO MOV #199,R125 :RESULT ONE MOV #200,R126 :RESULT ZERO MOV #201,R127 :RESULT ONE MOV #202,R128 :RESULT TWO MOV #203,R129 :RESULT ONE MOV #204,R130 :RESULT ZERO MOV #205,R131 :RESULT ONE MOV #206,R132 :RESULT TWO MOV #207,R133 :RESULT ONE MOV #208,R134 :RESULT ZERO MOV #209,R135 :RESULT ONE MOV #210,R136 :RESULT TWO MOV #211,R137 :RESULT ONE MOV #212,R138 :RESULT ZERO MOV #213,R139 :RESULT ONE MOV #214,R140 :RESULT TWO MOV #215,R141 :RESULT ONE MOV #216,R142 :RESULT ZERO MOV #217,R143 :RESULT ONE MOV #218,R144 :RESULT TWO MOV #219,R145 :RESULT ONE MOV #220,R146 :RESULT ZERO MOV #221,R147 :RESULT ONE MOV #222,R148 :RESULT TWO MOV #223,R149 :RESULT ONE MOV #224,R150 :RESULT ZERO MOV #225,R151 :RESULT ONE MOV #226,R152 :RESULT TWO MOV #227,R153 :RESULT ONE MOV #228,R154 :RESULT ZERO MOV #229,R155 :RESULT ONE MOV #230,R156 :RESULT TWO MOV #231,R157 :RESULT ONE MOV #232,R158 :RESULT ZERO MOV #233,R159 :RESULT ONE MOV #234,R160 :RESULT TWO MOV #235,R161 :RESULT ONE MOV #236,R162 :RESULT ZERO MOV #237,R163 :RESULT ONE MOV #238,R164 :RESULT TWO MOV #239,R165 :RESULT ONE MOV #240,R166 :RESULT ZERO MOV #241,R167 :RESULT ONE MOV #242,R168 :RESULT TWO MOV #243,R169 :RESULT ONE MOV #244,R170 :RESULT ZERO MOV #245,R171 :RESULT ONE MOV #246,R172 :RESULT TWO MOV #247,R173 :RESULT ONE MOV #248,R174 :RESULT ZERO MOV #249,R175 :RESULT ONE MOV #250,R176 :RESULT TWO MOV #251,R177 :RESULT ONE MOV #252,R178 :RESULT ZERO MOV #253,R179 :RESULT ONE MOV #254,R180 :RESULT TWO MOV #255,R181 :RESULT ONE MOV #256,R182 :RESULT ZERO MOV #257,R183 :RESULT ONE MOV #258,R184 :RESULT TWO MOV #259,R185 :RESULT ONE MOV #260,R186 :RESULT ZERO MOV #261,R187 :RESULT ONE MOV #262,R188 :RESULT TWO MOV #263,R189 :RESULT ONE MOV #264,R190 :RESULT ZERO MOV #265,R191 :RESULT ONE MOV #266,R192 :RESULT TWO MOV #267,R193 :RESULT ONE MOV #268,R194 :RESULT ZERO MOV #269,R195 :RESULT ONE MOV #270,R196 :RESULT TWO MOV #271,R197 :RESULT ONE MOV #272,R198 :RESULT ZERO MOV #273,R199 :RESULT ONE MOV #274,R200 :RESULT TWO MOV #275,R201 :RESULT ONE MOV #276,R202 :RESULT ZERO MOV #277,R203 :RESULT ONE MOV #278,R204 :RESULT TWO MOV #279,R205 :RESULT ONE MOV #280,R206 :RESULT ZERO MOV #281,R207 :RESULT ONE MOV #282,R208 :RESULT TWO MOV #283,R209 :RESULT ONE MOV #284,R210 :RESULT ZERO MOV #285,R211 :RESULT ONE MOV #286,R212 :RESULT TWO MOV #287,R213 :RESULT ONE MOV #288,R214 :RESULT ZERO MOV #289,R215 :RESULT ONE MOV #290,R216 :RESULT TWO MOV #291,R217 :RESULT ONE MOV #292,R218 :RESULT ZERO MOV #293,R219 :RESULT ONE MOV #294,R220 :RESULT TWO MOV #295,R221 :RESULT ONE MOV #296,R222 :RESULT ZERO MOV #297,R223 :RESULT ONE MOV #298,R224 :RESULT TWO MOV #299,R225 :RESULT ONE MOV #300,R226 :RESULT ZERO MOV #301,R227 :RESULT ONE MOV #302,R228 :RESULT TWO MOV #303,R229 :RESULT ONE MOV #304,R230 :RESULT ZERO MOV #305,R231 :RESULT ONE MOV #306,R232 :RESULT TWO MOV #307,R233 :RESULT ONE MOV #308,R234 :RESULT ZERO MOV #309,R235 :RESULT ONE MOV #310,R236 :RESULT TWO MOV #311,R237 :RESULT ONE MOV #312,R238 :RESULT ZERO MOV #313,R239 :RESULT ONE MOV #314,R240 :RESULT TWO MOV #315,R241 :RESULT ONE MOV #316,R242 :RESULT ZERO MOV #317,R243 :RESULT ONE MOV #318,R244 :RESULT TWO MOV #319,R245 :RESULT ONE MOV #320,R246 :RESULT ZERO MOV #321,R247 :RESULT ONE MOV #322,R248 :RESULT TWO MOV #323,R249 :RESULT ONE MOV #324,R250 :RESULT ZERO MOV #325,R251 :RESULT ONE MOV #326,R252 :RESULT TWO MOV #327,R253 :RESULT ONE MOV #328,R254 :RESULT ZERO MOV #329,R255 :RESULT ONE MOV #330,R256 :RESULT TWO MOV #331,R257 :RESULT ONE MOV #332,R258 :RESULT ZERO MOV #333,R259 :RESULT ONE MOV #334,R260 :RESULT TWO MOV #335,R261 :RESULT ONE MOV #336,R262 :RESULT ZERO MOV #337,R263 :RESULT ONE MOV #338,R264 :RESULT TWO MOV #339,R265 :RESULT ONE MOV #340,R266 :RESULT ZERO MOV #341,R267 :RESULT ONE MOV #342,R268 :RESULT TWO MOV #343,R269 :RESULT ONE MOV #344,R270 :RESULT ZERO MOV #345,R271 :RESULT ONE MOV #346,R272 :RESULT TWO MOV #347,R273 :RESULT ONE MOV #348,R274 :RESULT ZERO MOV #349,R275 :RESULT ONE MOV #350,R276 :RESULT TWO MOV #351,R277 :RESULT ONE MOV #352,R278 :RESULT ZERO MOV #353,R279 :RESULT ONE MOV #354,R280 :RESULT TWO MOV #355,R281 :RESULT ONE MOV #356,R282 :RESULT ZERO MOV #357,R283 :RESULT ONE MOV #358,R284 :RESULT TWO MOV #359,R285 :RESULT ONE MOV #360,R286 :RESULT ZERO MOV #361,R287 :RESULT ONE MOV #362,R288 :RESULT TWO MOV #363,R289 :RESULT ONE MOV #364,R290 :RESULT ZERO MOV #365,R291 :RESULT ONE MOV #366,R292 :RESULT TWO MOV #367,R293 :RESULT ONE MOV #368,R294 :RESULT ZERO MOV #369,R295 :RESULT ONE MOV #370,R296 :RESULT TWO MOV #371,R297 :RESULT ONE MOV #372,R298 :RESULT ZERO MOV #373,R299 :RESULT ONE MOV #374,R300 :RESULT TWO MOV #375,R301 :RESULT ONE MOV #376,R302 :RESULT ZERO MOV #377,R303 :RESULT ONE MOV #378,R304 :RESULT TWO MOV #379,R305 :RESULT ONE MOV #380,R306 :RESULT ZERO MOV #381,R307 :RESULT ONE MOV #382,R308 :RESULT TWO MOV #383,R309 :RESULT ONE MOV #384,R310 :RESULT ZERO MOV #385,R311 :RESULT ONE MOV #386,R312 :RESULT TWO MOV #387,R313 :RESULT ONE MOV #388,R314 :RESULT ZERO MOV #389,R315 :RESULT ONE MOV #390,R316 :RESULT TWO MOV #391,R317 :RESULT ONE MOV #392,R318 :RESULT ZERO MOV #393,R319 :RESULT ONE MOV #394,R320 :RESULT TWO MOV #395,R321 :RESULT ONE MOV #396,R322 :RESULT ZERO MOV #397,R323 :RESULT ONE MOV #398,R324 :RESULT TWO MOV #399,R325 :RESULT ONE MOV #400,R326 :RESULT ZERO MOV #401,R327 :RESULT ONE MOV #402,R328 :RESULT TWO MOV #403,R329 :RESULT ONE MOV #404,R330 :RESULT ZERO MOV #405,R331 :RESULT ONE MOV #406,R332 :RESULT TWO MOV #407,R333 :RESULT ONE MOV #408,R334 :RESULT ZERO MOV #409,R335 :RESULT ONE MOV #410,R336 :RESULT TWO MOV #411,R337 :RESULT ONE MOV #412,R338 :RESULT ZERO MOV #413,R339 :RESULT ONE MOV #414,R340 :RESULT TWO MOV #415,R341 :RESULT ONE MOV #416,R342 :RESULT ZERO MOV #417,R343 :RESULT ONE MOV #418,R344 :RESULT TWO MOV #419,R345 :RESULT ONE MOV #420,R346 :RESULT ZERO MOV #421,R347 :RESULT ONE MOV #422,R348 :RESULT TWO MOV #423,R349 :RESULT ONE MOV #424,R350 :RESULT ZERO MOV #425,R351 :RESULT ONE MOV #426,R352 :RESULT TWO MOV #427,R353 :RESULT ONE MOV #428,R354 :RESULT ZERO MOV #429,R355 :RESULT ONE MOV #430,R356 :RESULT TWO MOV #431,R357 :RESULT ONE MOV #432,R358 :RESULT ZERO MOV #433,R359 :RESULT ONE MOV #434,R360 :RESULT TWO MOV #435,R361 :RESULT ONE MOV #436,R362 :RESULT ZERO MOV #437,R363 :RESULT ONE MOV #438,R364 :RESULT TWO MOV #439,R365 :RESULT ONE MOV #440,R366 :RESULT ZERO MOV #441,R367 :RESULT ONE MOV #442,R368 :RESULT TWO MOV #443,R369 :RESULT ONE MOV #444,R370 :RESULT ZERO MOV #445,R371 :RESULT ONE MOV #446,R372 :RESULT TWO MOV #447,R373 :RESULT ONE MOV #448,R374 :RESULT ZERO MOV #449,R375 :RESULT ONE MOV #450,R376 :RESULT TWO MOV #451,R377 :RESULT ONE MOV #452,R378 :RESULT ZERO MOV #453,R379 :RESULT ONE MOV #454,R380 :RESULT TWO MOV #455,R381 :RESULT ONE MOV #456,R382 :RESULT ZERO MOV #457,R383 :RESULT ONE MOV #458,R384 :RESULT TWO MOV #459,R385 :RESULT ONE MOV #460,R386 :RESULT ZERO MOV #461,R387 :RESULT ONE MOV #462,R388 :RESULT TWO MOV #463,R389 :RESULT ONE MOV #464,R390 :RESULT ZERO MOV #465,R391 :RESULT ONE MOV #466,R392 :RESULT TWO MOV #467,R393 :RESULT ONE MOV #468,R394 :RESULT ZERO MOV #469,R395 :RESULT ONE MOV #470,R396 :RESULT TWO MOV #471,R397 :RESULT ONE MOV #472,R398 :RESULT ZERO MOV #473,R399 :RESULT ONE MOV #474,R400 :RESULT TWO MOV #475,R401 :RESULT ONE MOV #476,R402 :RESULT ZERO MOV #477,R403 :RESULT ONE MOV #478,R404 :RESULT TWO MOV #479,R405 :RESULT ONE MOV #480,R406 :RESULT ZERO MOV #481,R407 :RESULT ONE MOV #482,R408 :RESULT TWO MOV #483,R409 :RESULT ONE MOV #484,R410 :RESULT ZERO MOV #485,R411 :RESULT ONE MOV #486,R412 :RESULT TWO MOV #487,R413 :RESULT ONE MOV #488,R414 :RESULT ZERO MOV #489,R415 :RESULT ONE MOV #490,R416 :RESULT TWO MOV #491,R417 :RESULT ONE MOV #492,R418 :RESULT ZERO MOV #493,R419 :RESULT ONE MOV #494,R420 :RESULT TWO MOV #495,R421 :RESULT ONE MOV #496,R422 :RESULT ZERO MOV #497,R423 :RESULT ONE MOV #498,R424 :RESULT TWO MOV #499,R425 :RESULT ONE MOV #500,R426 :RESULT ZERO MOV #501,R427 :RESULT ONE MOV #502,R428 :RESULT TWO MOV #503,R429 :RESULT ONE MOV #504,R430 :RESULT ZERO MOV #505,R431 :RESULT ONE MOV #506,R432 :RESULT TWO MOV #507,R433 :RESULT ONE MOV #508,R434 :RESULT ZERO MOV #509,R435 :RESULT ONE MOV #510,R436 :RESULT TWO MOV #511,R437 :RESULT ONE MOV #512,R438 :RESULT ZERO MOV #513,R439 :RESULT ONE MOV #514,R440 :RESULT TWO MOV #515,R441 :RESULT ONE MOV #516,R442 :RESULT ZERO MOV #517,R443 :RESULT ONE MOV #518,R444 :RESULT TWO MOV #519,R445 :RESULT ONE MOV #520,R446 :RESULT ZERO MOV #521,R447 :RESULT ONE MOV #522,R448 :RESULT TWO MOV #523,R449 :RESULT ONE MOV #524,R450 :RESULT ZERO MOV #525,R451 :RESULT ONE MOV #526,R452 :RESULT TWO MOV #527,R453 :RESULT ONE MOV #528,R454 :RESULT ZERO MOV #529,R455 :RESULT ONE MOV #530,R456 :RESULT TWO MOV #531,R457 :RESULT ONE MOV #532,R458 :RESULT ZERO MOV #533,R459 :RESULT ONE MOV #534,R460 :RESULT TWO MOV #535,R461 :RESULT ONE MOV #536,R462 :RESULT ZERO MOV #537,R463 :RESULT ONE MOV #538,R464 :RESULT TWO MOV #539,R465 :RESULT ONE MOV #540,R466 :RESULT ZERO MOV #541,R467 :RESULT ONE MOV #542,R468 :RESULT TWO MOV #543,R469 :RESULT ONE MOV #544,R470 :RESULT ZERO MOV #545,R471 :RESULT ONE MOV #546,R472 :RESULT TWO MOV #547,R473 :RESULT ONE MOV #548,R474 :RESULT ZERO MOV #549,R475 :RESULT ONE MOV #550,R476 :RESULT TWO MOV #551,R477 :RESULT ONE MOV #552,R478 :RESULT ZERO MOV #553,R479 :RESULT ONE MOV #554,R480 :RESULT TWO MOV #555,R481 :RESULT ONE MOV #556,R482 :RESULT ZERO MOV #557,R483 :RESULT ONE MOV #558,R484 :RESULT TWO MOV #559,R485 :RESULT ONE MOV #560,R486 :RESULT ZERO MOV #561,R487 :RESULT ONE MOV #562,R488 :RESULT TWO MOV #563,R489 :RESULT ONE MOV #564,R490 :RESULT ZERO MOV #565,R491 :RESULT ONE MOV #566,R492 :RESULT TWO MOV #567,R493 :RESULT ONE MOV #568,R494 :RESULT ZERO MOV #569,R495 :RESULT ONE MOV #570,R496 :RESULT TWO MOV #571,R497 :RESULT ONE MOV #572,R498 :RESULT ZERO MOV #573,R499 :RESULT ONE MOV #574,R500 :RESULT TWO MOV #575,R501 :RESULT ONE MOV #576,R502 :RESULT ZERO MOV #577,R503 :RESULT ONE MOV #578,R504 :RESULT TWO MOV #579,R505 :RESULT ONE MOV #580,R506 :RESULT ZERO MOV #581,R507 :RESULT ONE MOV #582,R508 :RESULT TWO MOV #583,R509 :RESULT ONE MOV #584,R510 :RESULT ZERO MOV #585,R511 :RESULT ONE MOV #586,R512 :RESULT TWO MOV #587,R513 :RESULT ONE MOV #588,R514 :RESULT ZERO MOV #589,R515 :RESULT ONE MOV #590,R516 :RESULT TWO MOV #591,R517 :RESULT ONE MOV #592,R518 :RESULT ZERO MOV #593,R519 :RESULT ONE MOV #594,R520 :RESULT TWO MOV #595,R521 :RESULT ONE MOV #596,R522 :RESULT ZERO MOV #597,R523 :RESULT ONE MOV #598,R524 :RESULT TWO MOV #599,R525 :RESULT ONE MOV #600,R526 :RESULT ZERO MOV #601,R527 :RESULT ONE MOV #602,R528 :RESULT TWO MOV #603,R529 :RESULT ONE MOV #604,R530 :RESULT ZERO MOV #605,R531 :RESULT ONE MOV #606,R532 :RESULT TWO MOV #607,R533 :RESULT ONE MOV #608,R534 :RESULT ZERO MOV #609,R535 :RESULT ONE MOV #610,R536 :RESULT TWO MOV #611,R537 :RESULT ONE MOV #612,R538 :RESULT ZERO MOV #613,R539 :RESULT ONE MOV #614,R540 :RESULT TWO MOV #615,R541 :RESULT ONE MOV #616,R542 :RESULT ZERO MOV #617,R543 :RESULT ONE MOV #618,R544 :RESULT TWO MOV #619,R545 :RESULT ONE MOV #620,R546 :RESULT ZERO MOV #621,R547 :RESULT ONE MOV #622,R548 :RESULT TWO MOV #623,R549 :RESULT ONE MOV #624,R550 :RESULT ZERO MOV #625,R551 :RESULT ONE MOV #626,R552 :RESULT TWO MOV #627,R553 :RESULT ONE MOV #628,R554 :RESULT ZERO MOV #629,R555 :RESULT ONE MOV #630,R556 :RESULT TWO MOV #631,R557 :RESULT ONE MOV #632,R558 :RESULT ZERO MOV #633,R559 :RESULT ONE MOV #634,R560 :RESULT TWO MOV #635,R561 :RESULT ONE MOV #636,R562 :RESULT ZERO MOV #637,R563 :RESULT ONE MOV #638,R564 :RESULT TWO MOV #639,R565 :RESULT ONE MOV #640,R566 :RESULT ZERO MOV #641,R567 :RESULT ONE MOV #642,R568 :RESULT TWO MOV #643,R569 :RESULT ONE MOV #644,R570 :RESULT ZERO MOV #645,R571 :RESULT ONE MOV #646,R572 :RESULT TWO MOV #647,R573 :RESULT ONE MOV #648,R574 :RESULT ZERO MOV #649,R575 :RESULT ONE MOV #650,R576 :RESULT TWO MOV #651,R577 :RESULT ONE MOV #652,R578 :RESULT ZERO MOV #653,R579 :RESULT ONE MOV #654,R580 :RESULT TWO MOV #655,R581 :RESULT ONE MOV #656,R582 :RESULT ZERO MOV #657,R583 :RESULT ONE MOV #658,R584 :RESULT TWO MOV #659,R585 :RESULT ONE MOV #660,R586 :RESULT ZERO MOV #661,R587 :RESULT ONE MOV #662,R588 :RESULT TWO MOV #663,R589 :RESULT ONE MOV #664,R590 :RESULT ZERO MOV #665,R591 :RESULT ONE MOV #666,R592 :RESULT TWO MOV #667,R593 :RESULT ONE MOV #668,R594 :RESULT ZERO MOV #669,R595 :RESULT ONE MOV #670,R596 :RESULT TWO MOV #671,R597 :RESULT ONE MOV #672,R598 :RESULT ZERO MOV #673,R599 :RESULT ONE MOV #674,R600 :RESULT TWO MOV #675,R601 :RESULT ONE MOV #676,R602 :RESULT ZERO MOV #677,R603 :RESULT ONE MOV #678,R604 :RESULT TWO MOV #679,R605 :RESULT ONE MOV #680,R606 :RESULT ZERO MOV #681,R607 :RESULT ONE MOV #682,R608 :RESULT TWO MOV #683,R609 :RESULT ONE MOV #684,R610 :RESULT ZERO MOV #685,R611 :RESULT ONE MOV #686,R612 :RESULT TWO MOV #687,R613 :RESULT ONE MOV #688,R614 :RESULT ZERO MOV #689,R615 :RESULT ONE MOV #690,R616 :RESULT TWO MOV #691,R617 :RESULT ONE MOV #692,R618 :RESULT ZERO MOV #693,R619 :RESULT ONE MOV #694,R620 :RESULT TWO MOV #695,R621 :RESULT ONE MOV #696,R622 :RESULT ZERO MOV #697,R623 :RESULT ONE MOV #698,R624 :RESULT TWO MOV #699,R625 :RESULT ONE MOV #700,R626 :RESULT ZERO MOV #701,R627 :RESULT ONE MOV #702,R628 :RESULT TWO MOV #703,R629 :RESULT ONE MOV #704,R630 :RESULT ZERO MOV #705,R631 :RESULT ONE MOV #706,R632 :RESULT TWO MOV #707,R633 :RESULT ONE MOV #708,R634 :RESULT ZERO MOV #709,R635 :RESULT ONE MOV #710,R636 :RESULT TWO MOV #711,R637 :RESULT ONE MOV #712,R638 :RESULT ZERO MOV #713,R639 :RESULT ONE MOV #714,R640 :RESULT TWO MOV #715,R641 :RESULT ONE MOV #716,R642 :RESULT ZERO MOV #717,R643 :RESULT ONE MOV #718,R644 :RESULT TWO MOV #719,R645 :RESULT ONE MOV #720,R646 :RESULT ZERO MOV #721,R647 :RESULT ONE MOV #722,R648 :RESULT TWO MOV #723,R649 :RESULT ONE MOV #724,R650 :RESULT ZERO MOV #725,R651 :RESULT ONE MOV #726,R652 :RESULT TWO MOV #727,R653 :RESULT ONE MOV #728,R654 :RESULT ZERO MOV #729,R655 :RESULT ONE MOV #730,R656 :RESULT TWO MOV #731,R657 :RESULT ONE MOV #732,R658 :RESULT ZERO MOV #733,R659 :RESULT ONE MOV #734,R660 :RESULT TWO MOV #735,R661 :RESULT ONE MOV #736,R662 :RESULT ZERO MOV #737,R663 :RESULT ONE MOV #738,R664 :RESULT TWO MOV #739,R665 :RESULT ONE MOV #740,R666 :RESULT ZERO MOV #741,R667 :RESULT ONE MOV #742,R668 :RESULT TWO MOV #743,R669 :RESULT ONE MOV #744,R670 :RESULT ZERO MOV #745,R671 :RESULT ONE MOV #746,R672 :RESULT TWO MOV #747,R673 :RESULT ONE MOV #748,R674 :RESULT ZERO MOV #749,R675 :RESULT ONE MOV #750,R676 :RESULT TWO MOV #751,R677 :RESULT ONE MOV #752,R678 :RESULT ZERO MOV #753,R679 :RESULT ONE MOV #754,R680 :RESULT TWO MOV #755,R681 :RESULT ONE MOV #756,R682 :RESULT ZERO MOV #757,R683 :RESULT ONE MOV #758,R684 :RESULT TWO MOV #759,R685 :RESULT ONE MOV #760,R686 :RESULT ZERO MOV #761,R687 :RESULT ONE MOV #762,R688 :RESULT TWO MOV #763,R689 :RESULT ONE MOV #764,R690 :RESULT ZERO MOV #765,R691 :RESULT ONE MOV #766,R692 :RESULT TWO MOV #767,R693 :RESULT ONE MOV #768,R694 :RESULT ZERO MOV #769,R695 :RESULT ONE MOV #770,R696 :RESULT TWO MOV #771,R697 :RESULT ONE MOV #772,R698 :RESULT ZERO MOV #773,R699 :RESULT ONE MOV #774,R700 :RESULT TWO MOV #775,R701 :RESULT ONE MOV #776,R702 :RESULT ZERO MOV #777,R703 :RESULT ONE MOV #778,R704 :RESULT TWO MOV #779,R705 :RESULT ONE MOV #780,R706 :RESULT ZERO MOV #781,R707 :RESULT ONE MOV #782,R708 :RESULT TWO MOV #783,R709 :RESULT ONE MOV #784,R710 :RESULT ZERO MOV #785,R711 :RESULT ONE MOV #786,R712 :RESULT TWO MOV #787,R713 :RESULT ONE MOV #788,R714 :RESULT ZERO MOV #789,R715 :RESULT ONE MOV #790,R716 :RESULT TWO MOV #791,R717 :RESULT ONE MOV #792,R718 :RESULT ZERO MOV #793,R719 :RESULT ONE MOV #794,R720 :RESULT TWO MOV #795,R721 :RESULT ONE MOV #796,R722 :RESULT ZERO MOV #797,R723 :RESULT ONE MOV #798,R724 :RESULT TWO MOV #799,R725 :RESULT ONE MOV #800,R726 :RESULT ZERO MOV #801,R727 :RESULT ONE MOV #802,R728 :RESULT TWO MOV #803,R729 :RESULT ONE MOV #804,R730 :RESULT ZERO MOV #805,R731 :RESULT ONE MOV #806,R732 :RESULT TWO MOV #807,R733 :RESULT ONE MOV #808,R734 :RESULT ZERO MOV #809,R735 :RESULT ONE MOV #810,R736 :RESULT TWO MOV #811,R737 :RESULT ONE MOV #812,R738 :RESULT ZERO MOV #813,R739 :RESULT ONE MOV #814,R740 :RESULT TWO MOV #815,R741 :RESULT ONE MOV #816,R742 :RESULT ZERO MOV #817,R743 :RESULT ONE MOV #818,R744 :RESULT TWO MOV #819,R745 :RESULT ONE MOV #820,R746 :RESULT ZERO MOV #821,R747 :RESULT ONE MOV #822,R748 :RESULT TWO MOV #823,R749 :RESULT ONE MOV #824,R750 :RESULT ZERO MOV #825,R751 :RESULT ONE MOV #826,R752 :RESULT TWO MOV #827,R753 :RESULT ONE MOV #828,R754 :RESULT ZERO MOV #829,R755 :RESULT ONE MOV #830,R756 :RESULT TWO MOV #831,R757 :RESULT ONE MOV #832,R758 :RESULT ZERO MOV #833,R759 :RESULT ONE MOV #834,R760 :RESULT TWO MOV #835,R761 :RESULT ONE MOV #836,R762 :RESULT ZERO MOV #837,R763 :RESULT ONE MOV #838,R764 :RESULT TWO MOV #839,R765 :RESULT ONE MOV #840,R766 :RESULT ZERO MOV #841,R767 :RESULT ONE MOV #842,R768 :RESULT TWO MOV #843,R769 :RESULT ONE MOV #844,R770 :RESULT ZERO MOV #845,R771 :RESULT ONE MOV #846,R772 :RESULT TWO MOV #847,R773 :RESULT ONE MOV #848,R774 :RESULT ZERO MOV #849,R775 :RESULT ONE MOV #850,R776 :RESULT TWO MOV #851,R777 :RESULT ONE MOV #852,R778 :RESULT ZERO MOV #853,R779 :RESULT ONE MOV #854,R780 :RESULT TWO MOV #855,R781 :RESULT ONE MOV #856,R782 :RESULT ZERO MOV #857,R783 :RESULT ONE MOV #858,R784 :RESULT TWO MOV #859,R785 :RESULT ONE MOV #860,R786 :RESULT ZERO MOV #861,R787 :RESULT ONE MOV #862,R788 :RESULT TWO MOV #863,R789 :RESULT ONE MOV #864,R790 :RESULT ZERO MOV #865,R791 :RESULT ONE MOV #866,R792 :RESULT TWO MOV #867,R793 :RESULT ONE MOV #868,R794 :RESULT ZERO MOV #869,R795 :RESULT ONE MOV #870,R796 :RESULT TWO MOV #871,R797 :RESULT ONE MOV #872,R798 :RESULT ZERO MOV #873,R799 :RESULT ONE MOV #874,R800 :RESULT TWO MOV #875,R801 :RESULT ONE MOV #876,R802 :RESULT ZERO MOV #877,R803 :RESULT ONE MOV #878,R804 :RESULT TWO MOV #879,R805 :RESULT ONE MOV #880,R806 :RESULT ZERO MOV #881,R807 :RESULT ONE MOV #882,R808 :RESULT TWO MOV #883,R809 :RESULT ONE MOV #884,R810

```
***** TEST 74 *****
*BASIC TEST OF THE "ALU OPERATION" INSTRUCTION.
*FIRST PART: ISSUE AN INIT AND MOVE
*THE ALU RESULT REGISTER TO THE DVRIC
*REGISTER VERIFYING THAT IT IS ZERO.
*SECOND PART: DO A FUNCTION "F=A"
*THEN MOV "F" TO THE DVRIC REGISTER VERIFYING IT TO
*BE ZERO
*THIRD PART: DO A FUNCTION "F=A+B": MOVING
*"F" TO DVRIC AND MAKING SURE IT IS ZERO.
*THUS THE FOLLOWING HAS BEEN TESTED:
*ALU RESULT, "A" REG. AND "B" REG ALL ZEROED ON INIT.
```

TEST 24

C07

DEVA-S MACV11 27-7321 17-SEP-76 14:02 PAGE 9:  
DEVA-S.F11 DV11 DEVICE DIAGNOSTICS. COPYRIGHT 1975 DIGITAL EQUIP. CORP.

000074	001286	TST74:	MOV MOV MSTCLR	\$74,TSTNO \$75:NEXT	
000076	001216		MOV MOV MOV	#BIT3,DDVSOR DVSFR,RO	RESET DV11 SET SOURCE SELECT
000078	161160		MOV MOV MOV	#XFR+BIT7+BITS+BIT5+BIT4+BIT2+BIT1,RO	SET DVSFR POINTER IN RO
000080			ROMCLK	RE,(RO)	XFR "ALU RESULT REG." TO DVNSR
000082			CLR		CLOCK INSTRUCTION
000084			MOV		ZERO "EXPECTED" LOC
000086			SEQ		READ "ALU RESULT"
000088			HLT		S/B=0
010037		13:	MOV	#ALU+BIT4+BIT3+BIT2+BIT1+BIT0,(RO)	ALU RESULT NOT=0 ON INIT
010039			ROMCLK	RE,(RO)	DO "ALU F=A"
01003B			MOV		XFR "ALU RESULT" TO DVNSR
01003C			ROMCLK		CLOCK INSTR.
01003E			MOV		READ RESULT
010040			SEQ		S/B=0
010042			HLT		"A" REG NOT=0 ON INIT
010044			MOV	#ALU+BIT4+BIT2+BIT1,(RO)	T1,(RO)
010046			ROMCLK		ALU F=A+B
010048			MOV		XFR TO RIC
01004A			ROMCLK		CLOCK INSTR.
01004C			MOV		READ RESULT
01004D			SEQ		S/B=0
01004F			HLT		"B" REG NOT=0 ON INIT
010050			SCOPE		SCOPE TEST

: TEST 75

000076	012737	000075	001206	TST75:	MOV #75,TSTNO MOV #TST75,NEXT ;+FUNCTION TESTED ;+F=-1,RIC-F ;
000304	012737	001206	001216		
000312	012737	000300	001200	10\$:	MOV #10\$,LOCK :SET FOR SW09 MSTOLR :CLEAR DV11
000320	104412				
000322	012777	000010	161032		MOV #BIT3,00VSOR :SET SOURCE SEL MOV DVSFR,RO :SET DVSFR POINTER IN RO
000323	012700	001400			
000324	012700	000006			MOV #XFR+BIT7+BITS+BITS+BITS+BIT4+BIT2+BIT1,RS
000340	012710	010034			MOV #ALU+BIT4+BIT3+BIT2,(RS)

DEVSAS-S MACYII 27.732 10-SEP-76 14:02 PAGE 88  
DEVSAS.P11 DVII DEVICE DIAGNOSTICS. COPYRIGHT 1975 DIGITAL EQUIP. CORP.

E07

EDVAC-3 MACYII 27732 17-SEP-76 14:02 PAGE 83  
EDVAC-3 MACYII 27732 17-SEP-76 14:02 PAGE 83

081032	104416	160234		ROMCLK	MOV \$DVRIC,R4	CLOCK
				MOV \$-1,R5	READ RESULTS	
				CMP R5,R4	SET EXPECTED	
				BEQ 718	DID F=F WORK?	
				HLT	BR IF YES	
				SCOPI	F=F FAILED	
					:SW09=1?	
			718:		*NEXT SET OF FUNCTIONS:	
					*CATCH "SET/CLEAR" THAT WAS MISSED.	
					*F=-1,S/C ALU01=01,RIC+F	
					*	
081052	104401			MOV \$158,LOCK	SET RETURN	
				MSTCLR	RESET DVII	
				MOV #BIT3,\$DVSOR	SET SOURCE SELECT	
				MOV #ALU+BIT4+BIT3+B1,T2,(R0)	F=F-1	
				MOV #S.0+BIT4+BIT2+BIT1,(R0)	S/C "CLEAR ALU01"	
				MOV R2,(R0)	XFR RIC+F	
				MOV (R1),R4	READ DVRIC	
				MOV \$177775,R5	SET EXPECTED	
				CMP R5,R4	DID S/C ALU01 WORK?	
				BEQ 728	BR IF YES	
				HLT	S/C ALU01 FAILED.	
				SCOPI	:SW09=1?	
					*NEXT SET OF FUNCTIONS:	
					*CATCH ANOTHER "SET/CLEAR" THAT WAS MISSED.	
					*F=-1,S/C ALU HIGH BYTE=01,RIC+F	
					*	
081132	018737	081136	001220	MOV \$158,LOCK	SET RETURN	
				MSTCLR	RESET DVII	
				MOV #BIT3,\$DVSOR	SET SOURCE SEL	
				MOV #ALU+BIT4+BIT3+B1,T2,(R0)	F=F-1	
				MOV #S.0+BIT4+BIT2+BIT1+B10,(R0)	S/C "CLEAR ALU HIGH BYTE"	
				MOV R2,(R0)	XFR RIC+F	
				MOV (R1),R4	READ RIC	
				MOV \$0777,R5	SET EXPECTED	
				CMP R5,R4	DID S/C WORK?	
				BEQ 738	BR IF YES	
				HLT	S/C ALU HIGH BYTE FAILED.	
				SCOPE	:SW09=1?	
					*SCOPE TEST	

\*\*\*\*\* TEST 76 \*\*\*\*\*  
 \*MASTER SCANNER TEST.  
 \*VERIFY FIRST THAT THE MASTER SCANNER  
 \*IS CLEARED BY INIT.  
 \*VERIFY SECONDLY THAT THE MASTER SCANNER  
 \*CAN BE INCREMENTED FROM 0 THRU 17 BACK TO 0.  
 \*\*\*\*\*

G07

DEVA-3 MACYII 2747321 17-SEP-76 14:02 PAGE 85  
DEVA-3 MACYII DVII DEVICE DIAGNOSTICS. COPYRIGHT 1975 DIGITAL EQUIP. CORP.

TEST 75

000076	001226	16776:	MOV	#76, TSTNO	
001334	001219		MOV	#16777, NEXT	
000010	160130		MSTCLR		RESET DV11
0001400			MOV	#BITS3..0DVSCR	SET SOURCE SEL
000116			MOV	DVSFR, R0	SET DVSFR POINTER
			MOV	#XFR+BIT6+BIT4+BIT5+BIT1, R2	XFR "MASTER SCAN 0-3" TO D/R12
			MOV	R2, (R0)	
			ROMCLK		
160112			CLR	R5	SET EXPECTED
			MOV	DOVRIC,R4	READ RESULTS
			CMP	16	BR IF=0
			MOV	#0, R3	MSCAN NOT=0 ON INIT
			CMP	#0..0+BIT6+BIT1, (R0)	UPDATE POINTER
000026		16:	MOV	#0..0+BIT6+BIT1, R3	SET COUNT TO 25
000102		26:	MOV	#S..0+BIT6+BIT1, (R0)	S/C "ADVANCE MSCAN"
050102			ROMCLK		CLOCK
			MOV	#S..0+BIT6+BIT1, (R0)	S/C "ADVANCE MSCAN"
			ROMCLK		CLOCK
			MOV	R2, (R0)	XFR RIC->MSCAN
160054			ROMCLK		CLOCK
			MOV	DOVRIC,R4	READ RESULTS
			CMP	16	MSCAN INCREMENTED?
			MOV	#0, R3	IF YES
			CMP	#0, R3	MSCAN WRONG
			INC	#1, R3	UPDATE
			INC	#1, R3	CLEAN
			INC	#1, R3	COUNT DONE?
177760		36:	SCOF	#0(17),RS	SCOPE IF NO

\*\*\*\*\* TEST 77 \*\*\*\*\*  
\*BASIC TESTS OF THE "RAM OPERATION" INSTRUCTION.  
\*VERIFY THE READ PORTION OF THE RAM OPERATION.  
\*LOAD ALL SECONDARY REGISTERS OF ALL LINES  
\*WITH DIFFERENT NUMBERS AND VERIFY THAT THE RAM OPERATION  
\*CAN READ THE CORRECT SEC. REG. INTO THE DVRIC REG.  
\*\*\*\*\*

TEST 77

012737	000077	0012E6	TST77:	MOV #77,TSTNO MOV #TST100,NEXT MSTCLR CLRN CLRN MOV DVSR MOV DVSRSH,R0 MOV DVSRSH,R0 MOV \$1,R4 MOV R0,(R0) MOV R1,(R0) MOV R2,(R0) CMPB (R0)+(R4)+	RESET DIV11
001373					LOAD LINE NUMBER
001374					LOAD SEC. REG. POINTER
001376					LOAD DATA
012700	000001		13:		UPDATE LINE AND DATA
000000					LINE NUMBER DONE?

001371	000020		BNE	16	:BR IF NO
001371	157740	ES:	INC	R1	:ZERO LINE POINTER
001371	157740	157716	CMP	#16..R1	:UPDATE SEC REG POINTER
001371	000001		BNE		:ALL SEC REG POINTERS DONE?
001371	000000		MOV		:BR IF NO
001371	030266		MOV	#DVSRS	:ZERO POINTERS
001371			MOV	#1..R5	:SET GOOD DATA
001371			MOV	#BIT3..#DVSOR	:SET SOURCE SEL
001371			MOV	#RAM..R3	:LOAD RAM INSTR.
001371			DVSFR	RO	:SET POINTER
001371			MOV	#XFR+BIT7+BIT5+BIT4+BIT2+BIT1..R2	
001371			MOV	R3..(RO)	:DO RAM READ
001371			MOV	R2..(RO)	:EXECUTE
001371			ROMCLK		:XFR RIC+RAM OUTPUT
001371			MOV	ROMCLK	:CLOCK
001371	157672		MOV	#DVRIC..R4	:READ RESULT
001371			CMP	#1..R4	:GOOD?
001371	000020	4S:	MOV	#20..R5	:BR IF YES
001371	000020		CMP	#16..R3	:RAM READ FAILED.
001371	000020		MOV	#3..	:UPDATE DATA
001371	177760		MOV	#10<17>..R5	:UPDATE POINTER
001371	000000		MOV	#RAM..R3	:ALL DONE -
001371	031342		PERFORM	RO..-(SP)	:BR IF NO
001371			PERFORM	.SETSCAN	:CLEAR JUNK
001371			MOV	(SP)+..RO	:SET RAM INSTR
001371	030124		INC	R5	:SAVE RO ON STACK
001371	000020		MOV	#XFR+BIT6+BIT4+BIT2..(RO)	:UPDATE MSCANNER
001371			ROMCLK		:XFR RAR-MSCAN C-3
001371			CMP	#16..R5	:EXECUTE
001371			SCOPE	#3..	:ALL DONE?
001371			SCOPE		:BR IF NO
001371			SCOPE		:SCOPE TEST.

\*\*\*\*\* TEST 100 \*\*\*\*\*  
 \*TEST OF BRANCH A TEST POINTS  
 \*THAT WERE PREVIOUSLY SKIPPED BECAUSE  
 \*OF THE SIGNALS NEEDED TO TEST THE

## \*FUNCTIONS:

*BIT11	BIT10	BIT09	BIT08	FUNCTION
*	0	0000..4000	0000..0000	ALU 16=1..0
*	0	0000..4000	0000..0000	ALU 13=1..0
*	0	0000..4000	0000..0000	ALU 00=1..0
*	0	0000..4000	0000..0000	ALU 01=1..0
*	0	0000..4000	0000..0000	ALU 02=1..0
*	0	0000..4000	0000..0000	ALU 03=1..0
*	0	0000..4000	0000..0000	ALU 04=1..0

\*\*\*\*\* TEST 100 \*\*\*\*\*

TEST 100:  
 TST100: MOV #100,TSTNO  
 MOV #TST101,NEXT

301560

018737

000100

001226

001219

021574	005077	157572	CLR	2DVSRS
			;*BRANCH "A" TEST OF ALU 15	
001600	104410	000010	MSTCLR	RESET DV11
001600	012777	100000	MOV	#BIT3,2DVSOR SET SOURCE SEL
001600	012777	020000	MOV	#BIT15,2DVSRA LOAD DATA
001600	104410	030261	MOV	#RAM,2DVSFR DO A "RAM READ"
001600	012777	010037	ROMCLK	EXECUTE
001600	104410	157534	MOV	#XFR+BIT7+BITS+BIT4+BIT0,2DVSFR
001600	012777	000000	ROMCLK	XFR RAM OUTPUT TO "A" REG
001600	104410	157524	MOV	#ALU+BIT4+BIT3+BIT2+BIT1+BIT0,2DVSFR
001600	012777	157510	ROMCLK	;F=A
001600	042704	177774	MOV	#0000,2DVSFR LOAD BRANCH POINT
001600	012705	000002	BIC	ADVLCR,R4 READ BRANCH TEST POINT
001600	020504		MOV	#10<BIT1+BIT0>,R4 CLEAR JUNK
001600	001401		CMP	#BIT1,RS SET EXPECTED
001600	104006		BEO	#05,R4 BR POINTS CORRECT?
001600	104410		HLT	#04\$ BR IF YES
001600	012777	000010	MSTCLR	#05\$ BR POINTS WRONG
001600	012777	157454	MOV	;*BRANCH "A" TEST OF ALU 13-
001600	104410	000000	MOV	#BIT3,2DVSOR SET SOURCE SEL
001600	012777	157454	MOV	#0000,2DVSFR RESET DV11
001600	012777	157450	MOV	ADVLCR,R4 LOAD BRANCH POINT TEST
001600	042704	177774	BIC	#10<BIT1+BIT0>,R4 READ BR POINTS
001600	012705	000003	MOV	#BIT1+BIT0,RS CLEAR JUNK
001600	020504		CMP	#05,R4 SET EXPECTED
001600	001401		BEO	#06\$ BR POINT OK?
001600	104006		HLT	#05\$ BR IF YES
001600	104410		MSTCLR	#06\$ BR POINTS WRONG
001600	012777	000010	MOV	;*BRANCH "A" TEST OF ALU 13-
001600	012777	157414	MOV	#BIT3,2DVSOR SET SOURCE SEL
001600	012777	020000	MOV	#BIT13,2DVSRA LOAD DATA
001600	012777	020000	MOV	#RAM,2DVSFR DO A "RAM READ"
001600	104410	030261	ROMCLK	EXECUTE
001600	012777	157406	MOV	#XFR+BIT7+BITS+BIT4+BIT0,2DVSFR
001600	104410	010037	ROMCLK	XFR RAM OUTPUT TO "A" REG
001600	012777	157375	MOV	#ALU+BIT4+BIT3+BIT2+BIT1+BIT0,2DVSFR
001600	012777	004000	ROMCLK	;F=A
001600	104410	157366	MOV	#BIT11,2DVSFR LOAD BRANCH POINT
001600	012777	157352	ADVLCR,R4	READ BRANCH TEST POINT
001600	042704	177774	BIC	#10<BIT1+BIT0>,R4 CLEAR JUNK
001600	012705	000002	MOV	#BIT1,RS SET EXPECTED
001600	020504		CMP	#05,R4 BR POINTS CORRECT?
001600	001401		BEO	#06\$ BR IF YES
001600	104006		HLT	#05\$ BR POINTS WRONG
001600	104410		MSTCLR	;*BRANCH "A" TEST OF ALU 13-
001600	012777	000010	MOV	#BIT3,2DVSOR SET SOURCE SEL
001600	012777	004000	MOV	#BIT11,2DVSFR RESET DV11
001600	012777	157316	MOV	ADVLCR,R4 LOAD BRANCH POINT TEST
001600	012777	004000	BIC	#10<BIT1+BIT0>,R4 READ BR POINTS
001600	042704	177774	MOV	#BIT1+BIT0,RS CLEAR JUNK
001600	012705	000003	CMP	#05,R4 SET EXPECTED
001600	020504		BEO	#06\$ BR POINT OK?
001600	001401		HLT	#05\$ BR IF YES

## J07

DDVA-3 MACY11 27(732) 17-SEP-76 14:02 PAGE 99  
 DDVAS.P11 DV11 DEVICE DIAGNOSTICS. COPYRIGHT 1975 DIGITAL EQUIP. CORP.

4473	022074		673:	;BR POINTS WRONG	
				;*BRANCH "A" TEST OF ALU -12	
				;	
	022074	104412		MSTCLR	:RESET DV11
	022076	012777	000010	MOV	#BIT3, DDVSOR :SET SOURCE SEL
	022104	012777	010000	MOV	#BIT12, DDVSRA :LOAD DATA
	022102	012777	020000	MOV	#RAM, DDVSFR :DO A "RAM READ"
	022100	104415		ROMCLK	:EXECUTE
	022102	012777	030261	MOV	#XFR+BIT7+BITS+BIT4+BIT0, DDVSFR
	022100	104415	157250	ROMCLK	:XFR RAM OUTPUT TO "A" REG
	022138	012777	010037	MOV	#ALU+BIT4+BIT3+BIT2+BIT1+BIT0, DDVSFR
	022140	104415	157240	ROMCLK	:F=A
	022142	012777	004000	MOV	#BIT11, DDVSFR :LOAD BRANCH POINT
	022150	017704	157214	DDVLCR, R4	:READ BRANCH TEST POINT
	022154	042704	177774	BIC	#1C(BIT1+BIT0), R4 :CLEAR JUNK
	022160	012705	000002	MOV	#BIT1, RS :SET EXPECTED
	022166	020504		CMP	R5, R4 :BR POINTS CORRECT?
	022170	001401		BEQ	S9\$ :BR IF YES
	104006			HLT	6 :BR POINTS WRONG
	104412			MSTCLR	
	022174	012777	000010	MOV	#BIT3, DDVSOR :SET SOURCE SEL.
	022202	012777	004000	MOV	#BIT11, DDVSFR :RESET DV11
	022210	017704	157154	DDVLCR, R4	:LOAD BRANCH. POINT TEST
	022214	042704	177774	BIC	#1C(BIT1+BIT0), R4 :READ BR POINTS
	022220	012705	000003	MOV	#BIT1+BIT0, RS :CLEAR JUNK
	022224	020504		CMP	R5, R4 :SET EXPECTED
	022226	001401		BEQ	S9\$ :BR POINT OK?
	022230	104006		HLT	6 :BR IF YES
	022232				:BR POINTS WRONG
			693:	;*BRANCH "A" TEST OF ALU 00	
				;	
	022232	104412		MSTCLR	:RESET DV11
	022234	012777	000010	MOV	#BIT3, DDVSOR :SET SOURCE SEL
	022242	012777	000001	MOV	#BIT0, DDVSRA :LOAD DATA
	022250	012777	020000	MOV	#RAM, DDVSFR :DO A "RAM READ"
	022256	104415		ROMCLK	:EXECUTE
	022260	012777	030261	MOV	#XFR+BIT7+BITS+BIT4+BIT0, DDVSFR
	022270	104415	157112	ROMCLK	:XFR RAM OUTPUT TO "A" REG
	022276	012777	010037	MOV	#ALU+BIT4+BIT3+BIT2+BIT1+BIT0, DDVSFR
	022300	104415		ROMCLK	:F=A
	022306	012777	005000	MOV	#BIT11+BIT9, DDVSFR :LOAD BRANCH POINT
	022312	017704	157056	DDVLCR, R4	:READ BRANCH TEST POINT
	022316	042704	177774	BIC	#1C(BIT1+BIT0), R4 :CLEAR JUNK
	022322	012705	000002	MOV	#BIT1, RS :SET EXPECTED
	022324	020504		CMP	R5, R4 :BR POINTS CORRECT?
	022326	001401		BEQ	S0\$ :BR IF YES
	022330	104006		HLT	6 :BR POINTS WRONG
	022332	012777	000010	MSTCLR	
	022340	012777	005000	MOV	#BIT3, DDVSOR :SET SOURCE SEL.
	022346	017704	157016	MOV	#BIT11+BIT9, DDVSFR :RESET DV11
	022352	042704	177774	DDVLCR, R4	:LOAD BRANCH. POINT TEST
	022356	012705	000003	BIC	#1C(BIT1+BIT0), R4 :READ BR POINTS
	022362	020504		MOV	#BIT1+BIT0, RS :CLEAR JUNK
	022364	001401		CMP	R5, R4 :SET EXPECTED
	022366	104006		BEQ	S1\$ :BR POINT OK?
			703:	;	
				MSTCLR	:BR IF YES

022370	022370	71\$:	;BR POINTS WRONG	
			:*BRANCH "A" TEST OF ALU'01	
			:*	
022370	104412		MSTCLR	:RESET DV11
022372	012777	000010	MOV #BIT3,JDVSOR	:SET SOURCE SEL
022400	012777	000002	MOV #BIT1,JDVSRA	:LOAD DATA
022406	012777	020000	MOV #RAM,JDVSFR	:DO A "RAM READ"
022414	104415		ROMCLK	:EXECUTE
022416	012777	030261	MOV #XFR+BIT7+BITS+BIT4+BIT0,JDVSFR	:XFR RAM OUTPUT TO "A" REG
022424	104415		ROMCLK	#ALU+BIT4+BIT3+BIT2+BIT1+BIT0,JDVSFR
022426	012777	010037	MOV #F=A	
022434	104415		ROMCLK	#BIT11+BIT9+BITS,JDVSFR :LOAD BRANCH POINT
022436	012777	005400	MOV #ADVLCR,R4	:READ BRANCH TEST POINT
022444	017704	156720	SIC #1C<BIT1+BIT0>,R4	:CLEAR JUNK
022450	042704	177774	MOV #BIT1,RS	:SET EXPECTED
022454	012705	000002	CMP R5,R4	:BR POINTS CORRECT?
022460	020504		BEQ 72\$	:BR IF YES
022462	001401		HLT 6	:BRANCH POINTS WRONG
022464	104006			
022466	104412		MSTCLR	
022470	012777	000010	MOV #BIT3,JDVSOR	:SET SOURCE SEL.
022476	012777	005400	MOV #BIT11+BIT9+BITS,JDVSFR	:RESET DV11
022504	017704	156660	MOV #ADVLCR,R4	:LOAD BRANCH. POINT TEST
022510	042704	177774	BIC #1C<BIT1+BIT0>,R4	:READ BR POINTS
022514	012705	000003	MOV #BIT1+BIT0,RS	:CLEAR JUNK
022520	020504		CMP R5,R4	:SET EXPECTED
022522	001401		BEQ 73\$	:BR POINT OK?
022524	104006		HLT 6	:BR IF YES
022526				:BR POINTS WRONG
		72\$:		
		73\$:	:*BRANCH "A" TEST OF ALU'02	
			:*	
022526	104412		MSTCLR	:RESET DV11
022530	012777	000010	MOV #BIT3,JDVSOR	:SET SOURCE SEL
022536	012777	000004	MOV #BIT2,JDVSRA	:LOAD DATA
022544	012777	020000	MOV #RAM,JDVSFR	:DO A "RAM READ"
022552	104415		ROMCLK	:EXECUTE
022554	012777	030261	MOV #XFR+BIT7+BITS+BIT4+BIT0,JDVSFR	:XFR RAM OUTPUT TO "A" REG
022562	104415		ROMCLK	#ALU+BIT4+BIT3+BIT2+BIT1+BIT0,JDVSFR
022564	012777	010037	MOV #F=A	
022572	104415		ROMCLK	#BIT11+BIT10,JDVSFR :LOAD BRANCH POINT
022574	012777	006000	MOV #ADVLCR,R4	:READ BRANCH TEST POINT
022602	017704	156552	BIC #1C<BIT1+BIT0>,R4	:CLEAR JUNK
022606	042704	177774	MOV #BIT1,RS	:SET EXPECTED
022612	012705	000002	CMP R5,R4	:BR POINTS CORRECT?
022616	020504		BEQ 74\$	:BR IF YES
022620	001401		HLT 6	:BRANCH POINTS WRONG
022622	104006			
022624	104412		MSTCLR	
022626	012777	000010	MOV #BIT3,JDVSOR	:SET SOURCE SEL.
022634	012777	006000	MOV #BIT11+BIT10,JDVSFR	:RESET DV11
022642	017704	156522	MOV #ADVLCR,R4	:LOAD BRANCH. POINT TEST
022646	042704	177774	BIC #1C<BIT1+BIT0>,R4	:READ BR POINTS
022652	012705	000003	MOV #BIT1+BIT0,RS	:CLEAR JUNK
022656	020504		CMP R5,R4	:SET EXPECTED
022660	001401		BEQ 75\$	:BR POINT OK?
022662	104006		HLT 6	:BR IF YES
		74\$:		

4595	022664		75\$:	;BR POINTS WRONG	
4596				:*BRANCH "A" TEST OF ALU 03	
4597				.*	
4598	022664	104412		MSTCLR	
4599	022666	012777	000010	MOV	#BIT3, DDVSOR :RESET DV11
4600	022674	012777	000010	MOV	#BIT3, DDVSRA :SET SOURCE SEL
4601	022702	012777	020000	MOV	#RAM, DDVSFR :LOAD DATA
4602	022710	104415		ROMCLK	#DO A "RAM READ"
4603	022712	012777	030261	MOV	#XFR+BIT7+BIT5+BIT4+BIT0, DDVSFR :EXECUTE
4604	022720	104415		ROMCLK	#XFR RAM OUTPUT TO "A" REG
4605	022722	012777	010037	MOV	#ALU+BIT4+BIT3+BIT2+BIT1+BIT0, DDVSFR :F=A
4606	022730	104415		ROMCLK	#BIT11+BIT10+BIT9, DDVSFR :LOAD BRANCH POINT
4607	022732	012777	006400	MOV	DDVLCR, R4 :READ BRANCH TEST POINT
4608	022740	017704	156424	BIC	#1C<BIT1+BIT0>, R4 :CLEAR JUNK
4609	022744	042704	177774	MOV	#BIT1, RS :SET EXPECTED
4610	022750	012705	000002	CMP	R5, R4 :BR POINTS CORRECT?
4611	022754	020504		BEQ	76\$ :BR IF YES
4612	022756	001401		HLT	6 :BRANCH POINTS WRONG
4613	022760	104006		MSTCLR	
4614	022762	104412		MOV	#BIT3, DDVSOR :SET SOURCE SEL.
4615	022764	012777	000010	MOV	#BIT11+BIT10+BIT9, DDVSFR :RESET DV11
4616	022772	012777	006400	MOV	DDVLCR, R4 :LOAD BRANCH. POINT TEST
4617	023000	017704	156364	BIC	#1C<BIT1+BIT0>, R4 :READ BR POINTS
4618	023004	042704	177774	MOV	#BIT1+BIT0, RS :CLEAR JUNK
4619	023010	012705	000003	CMP	R5, R4 :SET EXPECTED
4620	023014	020504		BEQ	77\$ :BR POINT OK?
4621	023016	001401		HLT	6 :BR IF YES
4622	023020	104006		MSTCLR	:BR POINTS WRONG
4623	023022				.*
4624					:*BRANCH "A" TEST OF ALU 04
4625	023022	104412		MSTCLR	
4626	023024	012777	000010	MOV	#BIT3, DDVSOR :RESET DV11
4627	023032	012777	000020	MOV	#BIT4, DDVSRA :SET SOURCE SEL
4628	023040	012777	020000	MOV	#RAM, DDVSFR :LOAD DATA
4629	023046	104415		ROMCLK	#DO A "RAM READ"
4630	023050	012777	030261	MOV	#XFR+BIT7+BIT5+BIT4+BIT0, DDVSFR :EXECUTE
4631	023056	104415		ROMCLK	#XFR RAM OUTPUT TO "A" REG
4632	023060	012777	010037	MOV	#ALU+BIT4+BIT3+BIT2+BIT1+BIT0, DDVSFR :F=A
4633	023066	104415		ROMCLK	#BIT11+BIT10+BIT9, DDVSFR :LOAD BRANCH POINT
4634	023070	012777	007000	MOV	DDVLCR, R4 :READ BRANCH TEST POINT
4635	023076	017704	156256	BIC	#1C<BIT1+BIT0>, R4 :CLEAR JUNK
4636	023102	042704	177774	MOV	#BIT1, RS :SET EXPECTED
4637	023106	012705	000002	CMP	R5, R4 :BR POINTS CORRECT?
4638	023112	020504		BEQ	78\$ :BR IF YES
4639	023114	001401		HLT	6 :BRANCH POINTS WRONG
4640	023116	104006		MSTCLR	
4641	023120	104412		MOV	#BIT3, DDVSOR :SET SOURCE SEL.
4642	023122	012777	000010	MOV	#BIT11+BIT10+BIT9, DDVSFR :RESET DV11
4643	023130	012777	007000	MOV	DDVLCR, R4 :LOAD BRANCH. POINT TEST
4644	023136	017704	156226	BIC	#1C<BIT1+BIT0>, R4 :READ BR POINTS
4645	023142	042704	177774	MOV	#BIT1+BIT0, RS :CLEAR JUNK
4646	023146	012705	000003	CMP	R5, R4 :SET EXPECTED
4647	023152	020504		BEQ	79\$ :BR POINT OK?
4648	023154	001401		HLT	6 :BR IF YES
4649	023156	104006		MSTCLR	

## M07

DZDVA-S MACYII 27(732) 17-SEP-76 14:02 PAGE 91  
 DZDVAS.P11 DV11 DEVICE DIAGNOSTICS. COPYRIGHT 1975 DIGITAL EQUIP. CORP.

4641	023160	793:	;BR POINTS WRONG		
4642	022160	SCOPE			
4643					
4644					
4645			:***** TEST 101 *****		
4646			:TEST OF BRANCH "B" "RAM OUTPUT 0-14=0".		
4647			:TEST TO A RAM READ AND "FLOAT" A "1" FROM		
4648			:RAM 0 TO 14 ; EXPECTING "RAM 014=0" TO BE FALSE.		
4649			:THEN THE "1" IS SHIFTED INTO BIT15 AND		
4650			:;"RAM 0-14=0" SHOULD BE FALSE.		
4651			:THIS ALSO TEST "BRB" [RAM OUTPUT BIT15] TRUE.		
4652			:*****		
4653					
4654			: TEST 101		
4655			-----		
4656	023162	012737	000101	001226	TST101: MOV #101,TSTNO
4657	023170	012737	023362	001216	MOV #TST102,NEXT
4658	023176	104412			MSTCLR
4659	023200	012703	000001		MOV #1,R3
4660	023204	012702	076000		MOV #BRB+BIT11+BIT10,R2 ;BRB "RAM OUTPUT 0-14=0"?
4661	023210	012777	000010	156144	MOV #BIT3,JDVSZR
4662	023216	010277	156156		MOV R2,JDVSFR
4663	023222	017704	156142		MOV JDVLCR,R4
4664	023226	012705	000001		MOV #BIT0,RS
4665	023232	042704	177774		BIC #1C<BIT1+BIT0>,R4
4666	023236	020504			CMP RS,R4
4667	023240	001401			BEQ +4
4668	023242	104006			HLT 6
4669	023244	012705	000003		MOV #BIT1+BIT0,RS
4670	023250	010377	156122		MOV R3,JDVSRA
4671	023254	012777	020000	156116	MOV #RAM,JDVSFR
4672	023262	104415			ROMCLK
4673	023264	010277	156110		MOV R2,JDVSFR
4674	023270	017704	156074		MOV JDVLCR,R4
4675	023274	042704	177774		BIC #1C<BIT1+BIT0>,R4
4676	023300	005703			TST R3
4677	023302	100002			BPL 2\$
4678	023304	042705	000002		BIC #BIT1,RS
4679	023310	020504			CMP RS,R4
4680	023312	001401			BEQ 3\$
4681	023314	104006			HLT 6
4682	023316	000241			CLC
4683	023320	006103			ROL R3
4684	023322	001352			BNE 1\$
4685	023324	012705	000001		MOV #BIT0,RS
4686	023330	012777	075400	156042	MOV #BRB+BIT11+BIT9+BIT8,JDVSFR
4687	023336	017704	156026		MOV JDVLCR,R4
4688	023342	042704	177774		BIC #1C<BIT1+BIT0>,R4
4689	023346	020504			CMP RS,R4
4690	023350	001403			BEQ 4\$
4691	023352	017702			MOV JDVSFR,R2
4692	023356	104006			HLT 6
4693	023360	104400			SCOPE
4694					
4695					
4696					

; TEST 102 \*\*\*\*\*

```

4697      :*TEST OF THE RAM WRITE OPERATION.
4698      :*WRITE ALL SECONDARY REGISTERS FOR ALL LINES
4699      :*WITH DIFFERENT DATA BY USING THE ROM
4700      :*AND VERIFY THE DATA BY THE UNIBUS.
4701      :*****
4702
4703      : TEST 102
4704      -----
4705 023362 012737 000102 001226 TST102: MOV #102,TSTNO
4706 023370 012737 023776 001216      MOV #TST103,NEXT
4707 023376 104412      MSTCLR
4708 023400 012777 000010 155754      MOV #BIT3,JDVSZR
4709 023406 013700 001400      DVSFR, R0
4710 023412 012702 010077      MOV #ALU+BITS+BIT4+BIT3+BIT2+BIT1+BIT0,R2
4711      :FUNCTION "F=A+1"
4712 023416 012703 020760      MOV #RAM+BIT8+BIT7+BITS+BITS+BIT4,R3
4713      :RAM WRITE FROM ALU RESULT.
4714 023422 012704 030361      MOV #XFR+BIT7+BITS+BITS+BIT4+BIT0,R4
4715      :MOVE ALU RESULT TO "A" REG.
4716 023426 005005      CLR R5
4717 023430 005001      CLR R1
4718 023432 110577 155734      1$: CLR R5,JDVSRS
4719 023436 110177 155732      2$: MOVB R1,JDVSRSRSH
4720 023442 012777 177777 155726      MOV #-1,JDVSRA
4721 023450 042703 000017      BIC #17,R3
4722 023454 050103      BIS R1,R3
4723 023456 010310      MOV R3,(R0)
4724 023460 104415      ROMCLK
4725 023462 012777 077000 155710      MOV #BRB+BIT11+BIT10+BIT9,JDVSFR
4726 023470 010546      MOV R5,-(SP)
4727 023472 010446      MOV R4,-(SP)
4728 023474 010246      MOV R2,-(SP)
4729 023476 012705 000001      MOV #BIT0,R5
4730 023502 017704 155652      MOV $DVLCR,R4
4731 023506 042704 177774      BIC #1C<BIT1+BIT0>,R4
4732 023512 020504      CMP R5,R4
4733 023514 001401      BEQ .+4
4734 023516 104006      HLT 6
4735 023520 022777 177777 155650      CMP #-1,JDVSRA
4736 023526 001401      BEQ .+4
4737 023530 104000      HLT 0
4738 023532 012602      MOV (SP)+,R2
4739 023534 012604      MOV (SP)+,R4
4740 023536 012605      MOV (SP)+,R5
4741 023540 012710 020000      MOV #RAM,(R0)
4742 023544 050110      BIS R1,(R0)
4743 023546 104415      ROMCLK
4744 023550 010210      MOV R2,(R0)
4745 023552 104415      ROMCLK
4746 023554 042703 000017      BIC #17,R3
4747 023560 050103      BIS R1,R3
4748 023562 010310      MOV R3,(R0)
4749 023564 104415      ROMCLK
4750 023566 012777 077000 155604      MOV #BRB+BIT11+BIT10+BIT9,JDVSFR
4751 023574 010546      MOV R5,-(SP)
4752 023576 010446      MOV R4,-(SP)

```

0202600	0102400		MOV R2,-(SP) ;FALSE!	
			MOV #0VSFR,R2	
			MOV #BIT1+BIT0,R5	EXPECTED
			MOV #0VLCR,R4	READ RESULTS
			MOV #BIT1+BIT0,R4	:STRIP JUNK
			MOV #0,R3	GOOD?
			MOV R2,-(SP)	
			MOV R2,-(SP)	WRITE INHIBIT S=FALSE
			MOV R2,-(SP)	RESTORE
			MOV R2,-(SP)	REGISTERS
			MOV R4,(R0)	MOVE ALU RESULT TO A REG (UPDATED DATA)
			INC RI	EXECUTE
			CMPI RI,RI	UPDATE SEC REG POINTER
			MOV RI,RI	ALL REGISTERS DONE?
			PERFORM RI,-(SP)	OR IF NO
			SETBSCAN	SAVE RO
			MOV RI,RI	UPDATE MSCAN
			LINE NO. UPDATE)	
			MOV RI,RI	RESTORE RO
			MOV RI,RI	XFR MSCAN TO RAM C-3 CLOCK
			MOV RI,RI	UPDATE LINE NUMBER COUNTER.
			MOV RI,RI	ALL LINES DONE?
			MOV RI,RI	OR IF NO
			MOV RI,RI	CLEAR SEC REG POINTER
			MOV RI,RI	CLEAR LINE NUMBER POINTER
			MOV RI,RI	SET SRC POINTER (LINE SEL)
			MOV RI,RI	SET HIGH BYTE POINTER (SEC REG SEL)
			MOV RI,RI	SET SRA POINTER (ACCESS REG)
			MOV RI,RI	SET EXPECTED DATA
			MOV RI,RI	LOAD SEC REG SEL
			MOV RI,RI	LOAD LINE NO.
			MOV RI,RI	READ RAM RESULT
			MOV RI,RI	WAS RAM "WRITTEN" CORRECTLY?
			MOV RI,RI	OR IF RAM DATA OK
			MOV RI,RI	RAM WAS "WRITTEN" INCORRECTLY
			MOV RI,RI	UPDATE SEC REG POINTER AND DATA EXPECTED
			MOV RI,RI	ALL SEC REGISTERS DONE?
			MOV RI,RI	OR IF NO
			MOV RI,RI	ZERO SEC REG POINTER
			MOV RI,RI	UPDATE LINE NUMBER POINTER
			MOV RI,RI	ALL LINES DONE?
			MOV RI,RI	OR IF NO
			SCOPE	SCOPE TEST

\*\*\*\*\* TEST 103 \*\*\*\*\*  
 \* BASIC TEST FOR THE "BCC OPERATION"  
 \* POLYNOMIAL SELECTION TABLE:  
 \* RAM OUTPUT BIT04 BIT03  
 \* +-----+-----+-----+  
 \* | POLY | PRO B | PRO M |  
 \* | CRC | CRC 16 | CRC CCITT |  
 \* +-----+-----+-----+

\*\*\*\*\* TEST 103 \*\*\*\*\*

BOC (EXPECTED)

TEST 103

104411	030361	ROMCLK	ALU "F=1"
	030362	MOV	XFR ALU RESULT TO "A" REG
	060000	ROMCLK	XFR ALU RESULT TO "B" REG
		MOV	#300, (RD)
		ROMCLK	;SO BCC OPR
		MOV	RE, (RD)
		ROMCLK	XFR BCC TO DVRIC
		CLR	RS
		MOV	EXPECT 0's
		BEO	READ BCC RESULT
		HLT	BR IF =0
		SCOPE	SO BCC "LRC" XOR TEST FAILED
			;SCOPE TEST

\*\*\*\*\* TEST 104 \*\*\*\*\*  
 \*TEST OF POLYNOMIAL "CRC 16"  
 \*TEST THAT BITS 9-13 OF THE "B" REG APPEAR  
 \*IN BITS 1-5 OF THE BCC REG.  
 \*\*\*\*\*

## TEST 104

0127237	000104	001226	TST104: MOV #104, TSTNO
0127237	024444	001215	SET105, NEXT
0127237	000010	155064	MOV #BITS, DVSR
0127237	001400		DVSR, (RD)
0127237	000000	155066	MOV #BITS, DVSR
0127237			RAM, (RD)
0127237	030261	ROMCLK	MOV
0127237	030262	ROMCLK	XFR RAM OUTPUT TO "A" REG.
0127237	000010	155036	MOV
0127237	020000		XFR RAM OUTPUT TO "B" REG.
0127237	001000		MOV #BITS, DVSR
0127237	060000		RAM, (RD)
0127237	030346	ROMCLK	SET EXPECTED RESULTS
0127237	154774	ROMCLK	MOV #BCC, (RD)
0127237	0000010	MOV	EXECUTE
0127237		MOV	#XFR+BIT7+BIT6+BIT5+BIT4+BIT1, (RD)
0127237		CLC	XFR BCC REG TO DVRIC
0127237		ROL	READ RESULTS
0127237		DECR	PREPARE
0127237		CMP	TO
0127237		BEO	POSITION
0127237		HLT	RESULT
0127237	010026	MOV	OF BCC OPERATION
0127237	030362	ROMCLK	DID CRC16 WORK?
0127237		MOV	BR IF YES
0127237		ROMCLK	INCORRECT BCC RESULTS
0127237			#ALU+BIT4+BIT2+BIT1, (RD)
0127237			ALU "F=A+B"
0127237			#XFR+BIT7+BIT6+BIT5+BIT4+BIT1, (RD)
0127237			XFR ALU RESULT TO "B" REG

E08

L00  
DEVA-S MACYII BT-73E1 17-SEP-76 14:02 PAGE 96  
DEVA-S.FII DVII DEVICE DIAGNOSTICS. COPYRIGHT 1975 DIGITAL EQUIP. CORP.

\*\*\*\*\* TEST 105 \*\*\*\*\*  
\* TEST OF THE BOC OPERATION USING  
\* USING CIRCLES FOR THE POLYNOMIAL  
\* ISOLATE FAULTS AS SOON AS POSSIBLE

• ZEET 10

F08

DDVVA-S MACYII 277321 17-SEP-76 14:02 PAGE 97  
DDVVA-S MACYII DVII DEVICE DIAGNOSTICS COPY

DEONAB.P11 DVII DEVICE DIAGNOSTICS. COPYRIGHT 1975 DIGITAL EQUIP. CORP.

025106	012777	000010	154346	MOV	#BIT3, BDVSOR	SET SOURCE SEL
	000100			CLSR	CALBCC	:ZERO CALCULATED BCC (SOFTWARE)
	000100			JSR	R5,SIMBCC	:GO AND CALCULATE A NEW BCC
					:0<00000001>	:SHIFTS PERFORMED
						:DATA CHAR
	031420			JSR	R3,L:DATA	:PREVIOUS BCC
					:0<00000001>	:GO AND LOAD DATA INTO THE DVII
						:DATA TO THE A REGISTER
						:DATA TO THE B REGISTER
						:POLY SELT. (RAMOUTPUT)
	060000			MOV	#BCC,(RD)	DO A BCC CALCULATION (HROW)
				ROMCLK	R2,(RD)	DO A DATAEXFR FROM BCC REG TO DVRI0
				MOV	R2,(RD)	
	031650			MOV	CALBCC,R5	PUT SOFTWARE BCC INTO EXPECTED
				MOV	DOVRIC,R7	PUT HRDW BCC INTO RECEIVERD
				CMP	00000004	DOES EXPECTED = FOUND??
				JSR	OP1	OR IF OK!
				JSR	L:LOCK	BCC CALCULATION ERROR
	025204	001220	698:	MOV	#68,LOCK	SW09=1?
				MSTCLR		SET IF SW09=1
	000010	154146	68:	MOV	#BIT3, BDVSOR	ISSUE A MSTCLR
	000100			CLSR	CALBCC	SET SOURCE SEL
	031420			JSR	R5,SIMBCC	:ZERO CALCULATED BCC (SOFTWARE)
					:0<00000100>	:GO AND CALCULATE A NEW BCC
						:SHIFTS PERFORMED
						:DATA CHAR
	031420			JSR	R3,L:DATA	:PREVIOUS BCC
					:0<00000100>	:GO AND LOAD DATA INTO THE DVII
						:DATA TO THE A REGISTER
						:DATA TO THE B REGISTER
						:POLY SELT. (RAMOUTPUT)
	060000			MOV	#BCC,(RD)	DO A BCC CALCULATION (HROW)
				ROMCLK	R2,(RD)	DO A DATAEXFR FROM BCC REG TO DVRI0
				MOV	R2,(RD)	
	031650			MOV	CALBCC,R5	PUT SOFTWARE BCC INTO EXPECTED
				MOV	DOVRIC,R7	PUT HRDW BCC INTO RECEIVERD
				CMP	00000004	DOES EXPECTED = FOUND??
				JSR	OP1	OR IF OK!
				JSR	L:LOCK	BCC CALCULATION ERROR
	025304	001220	698:	MOV	#78,LOCK	SW09=1?
				MSTCLR		SET IF SW09=1
	000010	154046	78:	MOV	#BIT3, BDVSOR	ISSUE A MSTCLR
	000100			CLSR	CALBCC	SET SOURCE SEL
	031420			JSR	R5,SIMBCC	:ZERO CALCULATED BCC (SOFTWARE)
					:0<00010000>	:GO AND CALCULATE A NEW BCC
						:SHIFTS PERFORMED
						:DATA CHAR
	031420			JSR	R3,L:DATA	:PREVIOUS BCC
					:0<00010000>	:GO AND LOAD DATA INTO THE DVII
						:DATA TO THE A REGISTER
						:DATA TO THE B REGISTER
						:POLY SELT. (RAMOUTPUT)
	060000			MOV	#BCC,(RD)	DO A BCC CALCULATION (HROW)

010210	031650		MOV ROMCLK	R2, (RD)	DO A DATAEX FROM BCC REG TO DVRIC
013200	153600		MOV	CALBCC, R5	PUT SOFTWARE BCC INTO EXPECTED
012700			MOV	SDVRIC,R4	PUT HRDW BCC INTO RECEIVERD
000500			CMP	R5, R4	DOES EXPECTED = FOUND??
00014000			BEQ	70\$	BR IF OK!
004700			HLT	6	BCC CALCULATION ERROR
012730	001220	TOS:	SCOP1	#88,LOCK	SW09=1?
012731	001220	SS:	MSTCLR	#BIT3,SDVSOR	SET IF SW09=1
000010	153746		MOV	CALBCC	ISSUE A MSTCLR
031650			CLR	R5,SIMBCC	SET SOURCE SEL
031652			JSR		ZERO CALCULATED BCC (SOFTWARE)
					GO AND CALCULATE A NEW BCC
					SHIFTS PERFORMED
					DATA CHAR
					PREVIOUS BCC
031420			JSR	R3,L.DATA	GO AND LOAD DATA INTO THE DV11
				10<01000000>	DATA TO THE A REGISTER
060000			JSR	R2,(RD)	DATA TO THE B REGISTER
			MOV	#BCC,(RD)	POLY SELT. (RAMOUTPUT)
031650	153600		MOV ROMCLK		DO A BCC CALCULATION (HROW)
031650	153600		MOV ROMCLK		DO A DATAEX FROM BCC REG TO DVRIC
			MOV	CALBCC, R5	PUT SOFTWARE BCC INTO EXPECTED
			MOV	SDVRIC,R4	PUT HRDW BCC INTO RECEIVERD
			CMP	R5, R4	DOES EXPECTED = FOUND??
			BEQ	70\$	BR IF OK!
			HLT	6	BCC CALCULATION ERROR
025604	001220	T15:	SCOP1	#98,LOCK	SW09=1?
025604	001220	SS:	MSTCLR	#BIT3,SDVSOR	SET IF SW09=1
000010	153646		MOV	CALBCC	ISSUE A MSTCLR
031650			CLR	R5,SIMBCC	SET SOURCE SEL
031652			JSR		ZERO CALCULATED BCC (SOFTWARE)
					GO AND CALCULATE A NEW BCC
					SHIFTS PERFORMED
					DATA CHAR
031420			JSR	R3,L.DATA	PREVIOUS BCC
				10<00000110>	GO AND LOAD DATA INTO THE DV11
060000			JSR	R2,(RD)	DATA TO THE A REGISTER
			MOV	#BCC,(RD)	DATA TO THE B REGISTER
			MOV ROMCLK		POLY SELT. (RAMOUTPUT)
031652	153600		MOV ROMCLK		DO A BCC CALCULATION (HROW)
031652	153600		MOV ROMCLK		DO A DATAEX FROM BCC REG TO DVRIC
			MOV	CALBCC, R5	PUT SOFTWARE BCC INTO EXPECTED
			MOV	SDVRIC,R4	PUT HRDW BCC INTO RECEIVERD
			CMP	R5, R4	DOES EXPECTED = FOUND??
			BEQ	72\$	BR IF OK!
			HLT	6	BCC CALCULATION ERROR
025604	001220	T20:	SCOP1	#100\$,LOCK	SW09=1?
025604	001220	100\$:	MSTCLR	#BIT3,SDVSOR	SET IF SW09=1
000010	153646		MOV	CALBCC	ISSUE A MSTCLR
031652			CLR		SET SOURCE SEL
					ZERO CALCULATED BCC (SOFTWARE)

DEVVA-S MACYII 27(732) 17-SEP-76 14:08 PAGE 100  
DEVVA-S.F11 DV11 DEVICE DIAGNOSTICS. COPYRIGHT 1975 DIGITAL EQUIP. CORP.

004537	031474		JSR R5.SIMBCC	:GO AND CALCULATE A NEW BCC
000010			:SHIFTS PERFORMED	
0000100			:DATA CHAR	
0000000			:PREVIOUS BCC	
004337	031420		JSR R3.L.DATA	:GO AND LOAD DATA INTO THE DV11
000120			:#B<01010000>	:DATA TO THE A REGISTER
0000000			O	:DATA TO THE B REGISTER
000010			10	:POLY SELT. (RAMOUTPUT)
0127100	060000		MOV #BCC,(R0)	
1044100			ROMCLK	
0102100			MOV R2,(R0)	:DO A BCC CALCULATION (HRDW)
1044100			ROMCLK	:DO A DATAXFR FROM BCC REG TO DVRIC
0137000	031652		MOV CALBCC,R6	
0177000	153500		MOV #DVRIC,R4	
020504			CMP R5,R4	
001401			BEG 73\$	
104401			HLT	
104401			SCOP1	
012737	025704 001220	73\$:	MOV #101\$.LOCK	:SET IF SW09=1
104412			MSTCLR	:ISSUE A MSTCLR
012777	000010 153446	101\$:	MOV #BIT3,JDVSOR	:SET SOURCE SEL
005037	031652		CLR CALBCC	:ZERO CALCULATED BCC (SOFTWARE)
004537	031474		JSR R5.SIMBCC	:GO AND CALCULATE A NEW BCC
000010			#B<11010000>	:SHIFTS PERFORMED
000200			O	:DATA CHAR
0000000			10	:PREVIOUS BCC
004337	031420		JSR R3.L.DATA	:GO AND LOAD DATA INTO THE DV11
000300			#B<11010000>	:DATA TO THE A REGISTER
0000000			O	:DATA TO THE B REGISTER
000010			10	:POLY SELT. (RAMOUTPUT)
0127100	060000		MOV #BCC,(R0)	
1044100			ROMCLK	
0102100			MOV R2,(R0)	:DO A BCC CALCULATION (HRDW)
1044100			ROMCLK	:DO A DATAXFR FROM BCC REG TO DVRIC
0137000	031652		MOV CALBCC,R6	
0177000	153500		MOV #DVRIC,R4	
020504			CMP R5,R4	
001401			BEG 74\$	
104401			HLT	
104401			SCOP1	
012737	026004 001220	74\$:	MOV #102\$.LOCK	:SET IF SW09=1
104412			MSTCLR	:ISSUE A MSTCLR
012777	000010 153346	102\$:	MOV #BIT3,JDVSOR	:SET SOURCE SEL
005037	031652		CLR CALBCC	:ZERO CALCULATED BCC (SOFTWARE)
004537	031474		JSR R5.SIMBCC	:GO AND CALCULATE A NEW BCC
000010			#B<11000000>	:SHIFTS PERFORMED
000200			O	:DATA CHAR
0000000			10	:PREVIOUS BCC
004332	031420		JSR R3.L.DATA	:GO AND LOAD DATA INTO THE DV11
000300			#B<11000000>	:DATA TO THE A REGISTER
0000000			O	:DATA TO THE B REGISTER
000010			10	:POLY SELT. (RAMOUTPUT)
0127100	060000		MOV #BCC,(R0)	
1044100			ROMCLK	
0102100			MOV R2,(R0)	:DO A BCC CALCULATION (HRDW)
1044100			ROMCLK	:DO A DATAXFR FROM BCC REG TO DVRIC

## J08

DDVA-S MACYII 87(732) 17-SEP-76 14:02 PAGE 101  
 DDVAS.F11 DV11 DEVICE DIAGNOSTICS. COPYRIGHT 1975 DIGITAL EQUIP. CORP.

026056	013705	031652		MOV CALBCC,R5	PUT SOFTWARE BCC INTO EXPECTED
026059	017704	153300		MOV DDVRIC,R4	PUT HRDW BCC INTO RECEIVERD
026064	000000			CMP R5,R4	DOES EXPECTED = FOUND??
026071	104000			BEQ 75\$	BR IF OK!
026076	104400			HLT 6	BCC CALCULATION ERROR
			75\$:	SCOPE	SW09=1?

\*\*\*\*\* TEST 106 \*\*\*\*\*  
 \*TEST TO RUN A BINARY COUNT (000-377) PATTERN  
 \*THROUGH THE BCC GENERATION LOGIC.  
 \*THE POLYNOMIAL USED WILL BE LRC9.  
 \*THE BCC REGISTER WILL BE BUILT UP AFTER  
 \*EACH CHARACTER --NOT ZEROED OUT--  
 \*\*\*\*\*

## TEST 106

026100	012737	000106	001226	TST106: MOV #106,TSTNO	
026106	012737	026256	001216	MOV #TST107,NEXT	
026115	012737	000200	031646	MOV #LRC9,XPOLY	LOAD POLYNOMIAL FOR SOFTWARE CAL.
026120	013700	030346		MOV #XFR+BIT7+BIT6+BITS+BIT2+BIT1,R2	
026125	001400			MOV DVSFR,RO	LOAD DATA XFER FROM BCC TO DVRIC
026134	005001			CLR RI	SET DATA POINTER TO 0
026143	005031			CLR RO	ZERO SOFTWARE BCC
026152	104412	031652		CALBCC	CLEAR THE DV11
026161	012777	000010	153212	MSTCLR	SET SOURCE SEL
026170	010137	026200		MOV #BIT3,SDVSCR	LOAD SOFTWARE CHAR
026179	010137	026210		MOV R1,2\$	LOAD HRDW CHAR
026188	013737	031650	026204	MOV R1,4\$	
026197	013737	031652	026214	MOV CALBCC,3\$	PLACE PREVIOUS BCC FOR SOFTWARE
026206	004537	031474		MOV CALBCC,5\$	PLACE PREVIOUS BCC FOR HRDW
026215	0000010			JSR R5,SIMBCC	HAVE SOFTWARE GET THE RIGHT BCC
026224	000001			8.	EIGHT SHIFTS
026233	000001			BLKW 1	DATA
026242	004337	031420		BLKW 1	PREVIOUS BCC
026251	000001			JSR R3,L.DATA	LOAD DV11 REGISTERS
026260	000001			BLKW 1	TO BE PLACED INTO THE "A" REG
026269	000000			BLKW 1	TO BE PLACED INTO THE "B" REG
026278	012710	060000		0	TO BE LEFT IN THE RAM OUTPUT REG
026287	104415			MOV #BCC,(RD)	
026296	010210			ROMCLK	DO A BCC OPERATION
026305	104415			MOV R2,(RD)	DO A DATA XFER OPR.
026314	013705	031652		MOV CALBCC,R5	
026323	017704	153124		MOV DDVRIC,R4	GET GOOD BCC
026332	020504			CMP R5,R4	GET ??? BCC
026341	001401			BEQ 6\$	ARE THEY THE SAME?
026350	104006			HLT	BR IF YES
026359	105201			INC8 R1	BCC ERROR
026368	001330			BNE 1\$	UPDATE DATA CHAR
026377	104400			SCOPE	BR IF NOT ALL DATA DONE.
					SCOPE THIS TEST

\*\*\*\*\* TEST 107 \*\*\*\*\*  
 \*TEST TO RUN A BINARY COUNT (000-377) PATTERN

## K08

DZDV-A-B MACY11 27A732 17-SEP-76 14:02 PAGE 102  
DZDVAS.F11 DV11 DEVICE DIAGNOSTICS. COPYRIGHT 1975 DIGITAL EQUIP. CORP.

;\*THROUGH THE BCC GENERATION LOGIC.  
;\*THE POLYNOMIAL USED WILL BE CRC15  
;\*THE BCC REGISTER WILL BE BUILT UP AFTER  
;\*EACH CHARACTER -\*NOT ZEROED OUT\*-  
;\*\*\*\*\*

## : TEST 107

026256	012737	000107	001226	TST107:	MOV #107,TSTNO	
026264	012737	026434	001216		MOV #TST110,NEXT	
026272	012737	120001	031646		MOV #CRC15,XPOLY	:LOAD POLYNOMIAL FOR SOFTWARE CAL.
026300	012702	030346			MOV #XFR+BIT7+BITS+BIT5+BIT2+BIT1,R2	
026304	013700	001400			MOV DVSFR,RO	:LOAD DATA XFER FROM BCC TO DVRIC
026310	005001				CLR R1	:SET DATA POINTER TO 0
026312	005037	031652			CLR CALBCC	:ZERO SOFTWARE BCC
026316	104412			1\$:	MSTCLR	:CLEAR THE DV11
026320	012777	000010	153034		MOV #BIT3,JDVSOR	:SET SOURCE SEL
026326	010137	026360			MOV R1,2\$	:LOAD SOFTWARE CHAR
026332	010137	026370			MOV R1,4\$	:LOAD HRDW CHAR
026336	013737	031652	026362		MOV CALBCC,3\$	:PLACE PREVIOUS BCC FOR SOFTWARE
026344	013737	031652	026372		MOV CALBCC,5\$	:PLACE PREVIOUS BCC FOR HRDW
026352	004537	031474			JSR R5,SIMBCC	:HAVE SOFTWARE GET THE RIGHT BCC
026356	000010			9\$:		:EIGHT SHIFTS
026360	000001					:DATA
026362	000001					:PREVIOUS BCC
026364	004337	031420		3\$:	JSR R3,L.DATA	:LOAD DV11 REGISTERS
026370	000001			4\$:	.BLKW 1	:TO BE PLACED INTO THE "A" REG
026372	000001			5\$:	.BLKW 1	:TO BE PLACED INTO THE "B" REG
026374	000010				10	:TO BE LEFT IN THE RAM OUTPUT REG
026376	012710	060000			MOV #BCC,(RO)	
026402	104415				ROMCLK	:DO A BCC OPERATION
026404	010210				MOV R2,(RO)	:DO A DATA XFER OPR.
026406	104415				ROMCLK	
026410	013705	031652			MOV CALBCC,R5	:GET GOOD BCC
026414	017704	152746			MOV DVRIC,R4	:GET ??? BCC
026420	020504				CMP R5,R4	:ARE THEY THE SAME?
026422	001401				BEO 6\$	:BR IF YES
026424	104006				HLT 6\$	:BCC ERROR
026426	105201			6\$:	INC R1	:UPDATE DATA CHAR
026430	001232				BNE 1\$	:BR IF NOT ALL DATA DONE.
026432	104400				SCOPE	:SCOPE THIS TEST

;\*\*\*\*\* TEST 110 \*\*\*\*\*  
;TEST TO RUN A BINARY COUNT (000-377) PATTERN  
;THROUGH THE BCC GENERATION LOGIC.  
;THE POLYNOMIAL USED WILL BE CRC.CCITT.  
;THE BCC REGISTER WILL BE BUILT UP AFTER  
;EACH CHARACTER -\*NOT ZEROED OUT\*-  
;\*\*\*\*\*

## : TEST 110

026434	012737	000110	001226	TST110:	MOV #110,TSTNO	
026442	012737	026612	001216		MOV #TST111,NEXT	
026450	012737	102010	031646		MOV #CRC.CCITT,XPOLY	:LOAD POLYNOMIAL FOR SOFTWARE CAL

5313	026456	012702	030346		MOV	\$XFR+BIT7+BIT6+BIT5+BIT2+BIT1,R2	
5314	026462	013700	001400		MOV	DVSFR,RO	:LOAD DATA XFER FROM BCC TO DVRIC
5315	026466	005001			CLR	R1	:SET DATA POINTER TO 0
5316	026470	005037	031652		CLR	CALBCC	:ZERO SOFTWARE BCC
5317	026474	104412		1\$:	MSTCLR		:CLEAR THE DV11
5318	026476	012777	000010	152656	MOV	#BIT3,DDVSCR	:SET SOURCE SEL
5319	026504	010137	026536		MOV	R1,2\$	:LOAD SOFTWARE CHAR
5320	026510	010137	026546		MOV	R1,4\$	:LOAD HRDW CHAR
5321	026514	013732	031652	026540	MOV	CALBCC,3\$	:PLACE PREVIOUS BCC FOR SOFTWARE
5322	026520	013737	031652	026550	MOV	CALBCC,5\$	:PLACE PREVIOUS BCC FOR HRDW
5323	026530	004537	031474		JSR	R5,SIMBCC	:HAVE SOFTWARE GET THE RIGHT BCC
5324	026534	000010				9.	:EIGHT SHIFTS
5325	026536	000001					:DATA
5326	026540	000001		2\$:		.BLKW 1	
5327	026542	004337	031420			.BLKW 1	
5328	026546	000001		3\$:	JSR	R3,L.DATA	:LOAD DV11 REGISTERS
5329	026550	000001		4\$:		.BLKW 1	:TO BE PLACED INTO THE "A" REG
5330	026552	000030		5\$:		.BLKW 1	:TO BE PLACED INTO THE "B" REG
5331	026554	012710	060000		3D		:TO BE LEFT IN THE RAM OUTPUT REG
5332	026560	104415			MOV	#BCC,(RO)	
5333	026562	010210			ROMCLK		:DO A BCC OPERATION
5334	026564	104416			MOV	R2,(RO)	:DO A DATA XFER OPR.
5335	026566	013705	031652		ROMCLK		
5336	026572	017704	152570		MOV	CALBCC,R5	:GET GOOD BCC
5337	026576	020504			MOV	DDVRIC,R4	:GET ??? BCC
5338	026600	001401			CMP	R5,R4	:ARE THEY THE SAME?
5339	026602	104006			BEQ	6\$	:BR IF YES
5340	026604	105201			HLT		:BCC ERROR
5341	026606	001332			INC8	R1	:UPDATE DATA CHAR
5342	026610	104400		6\$:	BNE	1\$	:BR IF NOT ALL DATA DONE.
					SCOPE		:SCOPE THIS TEST

## MO8

DDVVA-S MACY11 Z7(738) 17-SEP-76 14:02 PAGE 104  
 DDVVA8.P11 DV11 DEVICE DIAGNOSTICS. COPYRIGHT 1975 DIGITAL EQUIP. CORP.

5344

5345

5346

5347

5348

5349

5350

5351

\*\*\*\*\* TEST 111 \*\*\*\*\*  
 \*TEST THAT SETTING BIT9!BIT7 AND BIT9!BIT6  
 \*RECV IE AND RECV INTR PRODUCE AN INTERRUPT ON VECTOR "A"  
 \*\*\*\*\*

## : TEST 111

-----

026612	012737	000111	001226	TST111:	MOV #111,TSTNO	
026620	012737	026762	001216		MOV #TST112,NEXT	LOCK OUT CPU INTERRUPTS
026626	012737	000340	177776		MOV #340,PS	ISSUE DVRESET
026634	104412			MSTCLR	JSR RS,SETVEC	GO SET VECTOR "A" AND "B"
026636	004537	031654		NO.ATRAP		"A"
026642	031676			NO.BTRAP		"B"
026644	031702			.BYTE 340,340		PRIOR. AT 7
026646	340	340		CLR PS		ZERO CPU PRIOR.
026650	005037	177776		MOV #BIT9!BIT7,ADVSCR		SET AN INTERRUPT RELATIVE BIT.
026654	012777	001200	152500	NOP		WAIST TIME
026662	000240			MOV #BIT9!BITS,ADVSCR		SET THE ALTERNATE RELATIVE BIT.
026664	012777	001100	152470	NOP		WAIST
026672	000240			CLR ADVSCR		ZERO REG
026674	005077	152462		JSR RS,SETVEC		GO RESET VECTORS "A" AND "B"
026700	004537	031654		2\$		"A"
026704	026744			3\$		"B"
026706	026756			.BYTE 340,340		PRIOR. AT 7
026710	340	340		BIS #BIT9!BIT7!BIT9!BITS,ADVSCR		SET BOTH INTERRUPT RELATIVE BITS.
026712	052777	001300	152442	NOP		SETTING OF THESE BITS FAILED TO PRODUCE AN INTERRUPT
026720	000240			HLT 7		RESET VECTORS
026722	104007			JSR RS,SETVEC		"A"
026724	004537	031654		NO.ATRAP		"B"
026730	031676			NO.BTRAP		
026732	031702			.BYTE 340,340		
026734	340	340		CLR ADVSCR		DISABLE DV11
026736	005077	152420		SCOPE		SCOPE THIS TEST.
026742	104400			MOV #STACK,SP		RESET STACK
026744	012706	001200		CLR ADVSCR		DISABLE DV11
026750	005077	152406		BR 1\$		RETURN
026754	000763			3\$: HLT 12		VECTOR HERE WAS WRONG SIDE
026756	104012			BR 2\$		
026760	000771					

\*\*\*\*\* TEST 112 \*\*\*\*\*  
 \*TEST THAT SETTING BIT12 AND BIT10  
 \*STORE IE AND NPR STAT OVFLOW PRODUCE AN INTERRUPT ON VECTOR "B"  
 \*\*\*\*\*

## : TEST 112

-----

026762	012737	000112	001226	TST112:	MOV #112,TSTNO	
026770	012737	027132	001216		MOV #TST113,NEXT	LOCK OUT CPU INTERRUPTS
026776	012737	000340	177776		MOV #340,PS	ISSUE DVRESET
027004	104412			MSTCLR	JSR RS,SETVEC	GO SET VECTOR "A" AND "B"
027006	004537	031654		NO.ATRAP		"A"
027012	031676			NO.BTRAP		"B"
027014	031702			.BYTE 340,340		PRIOR. AT 7
027016	340	340				

## NO8

DZDVA-8 MACY11 27(732) 17-SEP-76 14:02 PAGE 105  
 DZDVAB.P11 DV11 DEVICE DIAGNOSTICS. COPYRIGHT 1975 DIGITAL EQUIP. CORP.

5400	027020	005037	177776		CLR	PS	ZERO CPU PRIO.
5401	027024	012777	010000	152330	MOV	#BIT12,3DVSCR	SET AN INTERRUPT RELATIVE BIT.
5402	027032	000240			NOP		WAIST TIME
5403	027034	012777	002000	152320	MOV	#BIT10,3DVSCR	SET THE ALTERNATE RELATIVE BIT.
5404	027042	000240			NOP		WAIST
5405	027044	005077	152312		CLR	3DVSCR	ZERO REG
5406	027050	004537	031654		JSR	R5,SETVEC	GO RESET VECTORS "A" AND "B"
5407	027054	027126			3\$		"A"
5408	027056	027114			ES		"B"
5409	027060	340	340		.BYTE	340,340	PRI0. AT 7
5410	027062	052777	012000	152272	BIS	#BIT12!BIT10,3DVSCR	SET BOTH INTERRUPT RELATIVE BITS.
5411	027070	000240			NOP		SETTING OF THESE BITS FAILED TO PRODUCE AN INTERRUPT
5412	027072	104010			HLT	10	
5413	027074	004537	031654		JSR	R5,SETVEC	RESET VECTORS
5414	027100	031676			NO.ATRAP		"A"
5415	027102	031702			NO.BTRAP		"B"
5416	027104	340	340		.BYTE	340,340	
5417	027106	005077	152250		CLR	3DVSCR	DISABLE DV11
5418	027112	104400			SCOPE		SCOPE THIS TEST.
5419	027114	012706	001200		MOV	#STACK,SP	RESET STACK
5420	027120	005077	152236		CLR	3DVSCR	DISABLE DV11
5421	027124	000763			BR	1\$	RETURN
5422	027126	104011			HLT	11	VECTOR HERE WAS WRONG SIDE
5423	027130	000771			BR	2\$	

;\*\*\*\*\* TEST 113 \*\*\*\*\*  
 ;TEST THAT SETTING BIT15!BIT9 AND BIT13!BITS  
 ;NPR STAT INTR AND NPR STAT IE PRODUCE AN INTERRUPT ON VECTOR "B"  
 ;\*\*\*\*\*

## ; TEST 113

5431	027132	012737	000113	001226	TST113:	MOV	#113,TSTNO
5432	027140	012737	027310	001216		MOV	#TST114,NEXT
5433	027146	012737	000340	177775		MOV	#340,PS
5434	027154	104412			MSTCLR		LOCK OUT CPU INTERRUPTS
5435	027156	004537	031654		JSR	R5,SETVEC	ISSUE DVRESET
5436	027162	031676			NO.ATRAP		GO SET VECTOR "A" AND "B"
5437	027164	031702			NO.BTRAP		"A"
5438	027166	340			.BYTE	340,340	"B"
5439	027170	005037	177776		CLR	PS	PRI0. AT 7
5440	027174	012777	101000	152160	MOV	#BIT15!BIT9,3DVSCR	ZERO CPU PRIO.
5441	027202	000240			NOP		SET AN INTERRUPT RELATIVE BIT.
5442	027204	012777	021000	152150	MOV	#BIT13!BIT9,3DVSCR	WAIST TIME
5443	027212	000240			NOP		SET THE ALTERNATE RELATIVE BIT.
5444	027214	005077	152142		CLR	3DVSCR	WAIST
5445	027220	012777	001000	152134	MOV	#BIT9,3DVSCR	ZERO REG
5446	027226	004537	031654		JSR	R5,SETVEC	SET SYS MAINT ENABLE
5447	027232	027304			3\$		GO RESET VECTORS "A" AND "B"
5448	027234	027272			2\$		"A"
5449	027236	340	340		.BYTE	340,340	"B"
5450	027240	052777	121000	152114	BIS	#BIT15!BIT9!BIT13!BIT9,3DVSCR	PRI0. AT 7
5451	027246	000240			NOP		SET BOTH INTERRUPT RELATIVE BITS.
5452	027250	104010			HLT	10	SETTING OF THESE BITS FAILED TO PRODUCE AN INTERRUPT
5453	027252	004537	031654		JSR	R5,SETVEC	RESET VECTORS
5454	027256	031676			NO.ATRAP		"A"

DEVS-8 MACY11 27.7321 10-SEP-76 14:02 PAGE 106  
DV11 DEVICE DIAGNOSTICS. COPYRIGHT 1975 DIGITAL EQUIP. CORP.

00000000	001700		NO.BTRAP	: "B"
00000000	000000		BYTE 340,340	
00000000	152000		SCOPE 00VSCR	:ENABLE DV11
00000000	000000	68:	MOV #STACK,SP	:DOES NOT SET THIS TEST.
00000000	000000	69:	00VSCR	:RESET STACK
00000000	000000	70:	RET	:DOABLE DV11
00000000	000000	71:	INT	:RETURN
00000000	000000			:VECTOR HERE WAS WRONG SIDE

\*\*\*\*\* TEST 114 \*\*\*\*\*  
 \*TEST TO VERIFY THAT VECTOR "A"  
 \*OCCURES BEFOR VECTOR "B" EVEN  
 \*WHEN VECTOR "B" IS ENABLED BEFORE  
 \*VECTOR "A".  
\*\*\*\*\*

## TEST 114

00000000	00010000	00100000	TST114: MOV \$114,TSTNO	
00000000	00010000	00000000	MOV \$107,PS,NEXT	
00000000	00034000	17777600	MOV #340,PS	:SET CPU TO PRIO 7
00000000	00000000		MSTCLR	:SET DV11
00000000	00160000		CLR	:SET COUNTER TO 0
00000000	00160000		MOV #0,PS	:SET TO GET 2 INTERRUPTS
00000000	00160000		MOV PS,SETVEC	:SET DV11 VECTORS
00000000	00160000		MOV #0,PS	:RECEIVER INTERRUPTS TO 28
00000000	00160000		MOV #28,PS	:TRANSMITTER INTERRUPTS TO 38
00000000	00160000		MOV #28,PS	:SET PRIORITY TO 7 ON INTERRUPT
00000000	00160000		MOV #0,PS	:SET SYSTEM MAINT
00000000	00160000		MOV #0,PS	:SET B INTERRUPT AS INTERRUPT :CLEAR CPU STATUS
00000000	00160000		MOV #0,PS	:HANG WAITING FOR INTERRUPTS
00000000	00000000		INT	:DID TWO INTERRUPTS OCCUR?
00000000	00000000		INT	:OR IF YES
00000000	00000000		INT	:OTHER NOT ENOUGH KEY OR TOO MANY (72) INTERRUPTS
00000000	00000000		INT	:SCOPE TEST
00000000	00000000		INT	:IF RX GOT HERE 1ST RO=1 S B=1
00000000	00000000		INT	:OR IF OK
00000000	00000000		INT	:RX NOT 1ST
00000000	151724	648:	INT	:DISQUALIFY INTERRUPT REQUEST
00000000	00000000	649:	INT	:RETURN
00000000	00000000	650:	INT	:TX ISR
00000000	00000000	651:	INT	:IF SECOND INTERRUPT RO SHOULD NOW =0
00000000	00000000	652:	INT	:TX INTERRUPT OUT OF ORDER
00000000	00000000	653:	INT	:RETURN

\*\*\*\*\* TEST 115 \*\*\*\*\*  
 \*PRIORITY INTERRUPT TESTS.  
 \*SET PS TO PRIOITY 7 AND VERIFY  
 \*THAT THE DV11 DOESN'T INTERRUPT.  
\*\*\*\*\*

## TEST 115

002450	010737	000115	001226	TST115: MOV \$115,TSTNO	
		000340	177770	MOV \$101110,NEXT	
		031654		MOV #340,PS	;LOCK OUT INTERRUPTS
				MSTCLR	;CLEAR DV11
				CSA,RS,SETVEC	;PREPARE VECTORS
				NO:ATRAP	;H"
				NO:BTRAP	
		001340	151556	MOV #340,340	;PROG AT 7
		000340	177770	MOV \$814+817+BITS	
		151556		MOV \$340,PS ;SET CPU PRIO AND ENABLE VECT. "H"	
		151542		NOOP	;WAIST
		027614		MOV#OPE	;DISABLE DV11
				MOV #18,(SP)	;COPPE THIS TEST
				RTI	;SET FOR RETURN

\*\*\*\*\* TEST 116 \*\*\*\*\*  
 \*PRIORITY INTERRUPT TESTS.  
 \*SET PS TO PRIORITY 5 AND VERIFY  
 \*THAT THE DV11 DOESN'T INTERRUPT.  
 \*\*\*\*\*

## TEST 116

002450	010737	000116	001226	TST116: MOV \$116,TSTNO	
		000340	177770	MOV \$101111,NEXT	
		031654		MOV #340,PS	;LOCK OUT INTERRUPTS
				MSTCLR	;CLEAR DV11
				CSA,RS,SETVEC	;PREPARE VECTORS
				NO:ATRAP	;H"
				NO:BTRAP	
		001340	151556	MOV #340,340	;PROG AT 7
		000340	177770	MOV \$300,PS ;SET CPU PRIO AND ENABLE VECT. "H"	
		151542		NOOP	;WAIST
		027614		MOV#OPE	;DISABLE DV11
				MOV #18,(SP)	;COPPE THIS TEST
				RTI	;SET FOR RETURN

\*\*\*\*\* TEST 117 \*\*\*\*\*  
 \*PRIORITY INTERRUPT TESTS.  
 \*SET PS TO PRIORITY 5 AND VERIFY  
 \*THAT THE DV11 DOESN'T INTERRUPT.  
 \*\*\*\*\*

## TEST 117

002450	010737	000117	001226	TST117: MOV \$117,TSTNO	
		010737	000340	MOV \$101100,NEXT	
				MOV #340,PS	;LOCK OUT INTERRUPTS

DEVA-B MACYII SP(732) 17-SEP-76 14:02 PAGE 108  
DEVAB.P11 DV11 DEVICE DIAGNOSTICS. COPYRIGHT 1975 DIGITAL EQUIP. CORP.

002650	004410		MSTCLR	CLEAN DV11
004630	004630	031654	JSR RS,SETVEC	:PREPARE VECTORS
004630	004630		NO.ATRAP	;"A"
004630	004630		NO.BTRAP	"B"
004630	004630		.BYTE 340,340	:PRIO. AT 7
012737	001600	151466	MOV #BIT9+BIT7+BIT6	:DVNSCR
012737	000040	177776	MOV #240,PS ;SET CPU	PRIOR. AND ENABLE VECT. "B"
000040	000040		NOE	:WAIT
005077	151462		CLR DVNSCR	:ENABLE DV11
012716	027704		SCPE	:SCPE THIS TEST
000000	000000		MOV #18,(SP)	:SET FOR RETURN

\*\*\*\*\* TEST 120 \*\*\*\*\*  
 \*PRIORITY INTERRUPT TESTS.  
 \*SET PS TO PRIORITY 4 AND VERIFY  
 \*THAT THE DV11 DOES INTERRUPT.  
 \*\*\*\*\*

: TEST 120

002650	012737	000120	001226	TST120: MOV #120,TSTNO	
002650	012737	000040	177776	MOV #TST121,NEXT	
004410	012737	000340	177776	MOV #340,PS	:LOOK OUT INTERRUPTS
004630	004630	031654	MSTCLR	CLEAN DV11	
004630	004630		JSR RS,SETVEC	:PREPARE VECTORS	
004630	004630		NO.BTRAP	;"B"	
004630	004630		.BYTE 340,340	:PRIO. AT 7	
012737	001600	151376	MOV #BIT9+BIT7+BIT6	:DVNSCR	
012737	000040	177776	MOV #240,PS ;SET CPU	PRIOR. AND ENABLE VECT. "B"	
000040	000040		NOE	:WAIT	
104400	005077	151360	CLR DVNSCR	:DV FAILED TO INTERRUPT	
104400	012716	027776	SCPE	:SCPE THIS TEST	
000000	000000		MOV #18,(SP)	:SET FOR RETURN	

\*\*\*\*\* TEST 121 \*\*\*\*\*  
 \*TEST THAT BIT15(NPR STATUS INTR) WILL  
 \*SET WHEN AN ENTRY IS MADE INTO THE  
 \*NPR STATUS REGISTER.  
 \*ALSO VERIFY THAT READING THE DVNSR CLEARS DVSCR BIT15.  
 \*\*\*\*\*

: TEST 121

002650	012737	000121	001226	TST121: MOV #121,TSTNO	
002650	012737	000114	001216	MOV #TST122,NEXT	
104410	012737	151326	MSTCLR	RESET DV11	
005077	151326		TST	:MAKE SURE 15 =0	
104400	151326		CLR	:IF OK	
104400	012777	000010	151314	MOV #48	:SET 15=0
000000	000000		NOE	:SET SOURCE SEC	

## EO9

DEVA-3 MACVII 271732 17-SEP-76 14:02 PAGE 109  
DEVA8.PLL DVII DEVICE DIAGNOSTICS. COPYRIGHT 1975 DIGITAL EQUIP. CORP.

016777	030367	151324	MOV	#XFR+BIT7+BIT6+BITS+BIT4+BIT2+BIT1+BIT0, RO/BFR
000000			RO	; XFR ALU RESULT TO DVNSR
000000	151276	15:	MOVCLK	EXECUTE
000000			SDVSOR	LDL1
000000			BB	BR IF YES
000000			DISPLAY	WAS TIME
000000			DD	DO DELAY AND WAIT
000000	161100	25:	MOV	15 NEVER SET
000000			DVNSR	READ NSR
000000			DD	DD IS CLEAR IN BSR?
000000	154700	35:	SCOPE	DSR IS NOT CLEARED BY READING NSR
				; SCOPE TEST

\*\*\*\*\* TEST 122 \*\*\*\*\*  
 TEST TO WRITE PATTERNS THROUGH  
 THE NSR STATUS REGISTER.  
 BITS WRITTEN: 11, 10, 09, 08, 03, 02, 01, 00  
 WHEN BIT 15 OF DVNSR IS SET SO SHOULD BIT 15 OF DVNSR  
\*\*\*\*\* TEST 122 \*\*\*\*\*

## TEST 122

016777	000167	001200	ST122:	MOV	#100, TSTNO
000172	000172	001200		MOV	#100, T163, NEXT
000010	151214		MOV	MOV	SET CLOCK
001260	000000		MOTCLR	BIT3, SDVSOR	RESET DVII
000000	000000		TEMP0	TEMP0	SET SOURCE SEL
000000	000000		MOV	DVNSR, RO	ZERO LINE NUMBER POINTER
000000	000000		MOV	DVNSR, RO	ZERO DATA
000000	000000		MOV	#XFR+BIT7+BITS+BIT6+BIT5+BIT4+BIT3+BIT2+BIT1+BIT0, RO	SET POINTER
000000	000000	15:	MOVCLK	SDVSOR	SET CORRESPONDING BIT TO BE FOUND IN NSR.
000000	000000		MOV	-4	XFR RAM OUTPUT TO NSR
000000	000000		MOV	TEMP1, R5	WAIT FOR
000000	000000		MOV	(R3), R4	GET GOOD 15=1 DATA
000000	000000		MOV	R5, R4	READ NSR
000000	000000		MOV	TEMP0	OK?
000000	000000		MOV	TEMP0	BR IF GOOD
000000	000000		PERFORM	TEMP1, R5	DVNSR HAS WRONG DATA
000000	000000		PERFORM	(R3), R4	LOCK ON DATA?
000000	000000		PERFORM	TEMP0	UPDATE MSCANNER
000000	000000		PERFORM	TEMP1, R5	TRY ONE
000000	000000		PERFORM	TEMP0	UPDATE DATA
000000	000000		PERFORM	TEMP1, R5	TELL DONE?
000000	000000		PERFORM	TEMP0	BR IF NO.
077777	001246		TEMP1	#BIT4, RO	CLEAR ALL BUT ENTRY PRESENT
001260	001260		TEMP0	19	ZERO LINE POINTER
001260	001260		TEMP0	#BIT15, TEMP1	ZERO MSCANNER, POINTER
001260	001260		TEMP0	TEMP0	UPDATE HIGH BYTE DATA
001260	001260		TEMP0	TEMP0, TEMP1+1	PLACE IN GOOD LOCATION
013218	001260	001247	MOV	TEMP0, (R2)	RAM ADDRESS

020224	020219	020000	RAM	#RAM, (R2)	:RAM READ
020220	104400	000000 001050	ROMCLK	#BIT4, TEMPE	:ALL DONE?
020221	020219	104400	SCOP1	"	:OR IF NO
			SCOPE	"	:SCOPE TEST.

\*\*\*\*\* FIRST PLANNED ATTEMPT \*\*\*\*\*  
 TO EXECUTE NPR. \*\*\*\*\*

\*\*\*\*\* TEST 123 \*\*\*\*\*  
 \*BASIC TEST OF THE NPR OPERATION INSTRUCTION.  
 \*TEST THAT THE DV11 CAN "READ" FROM CORE LOCATION  
 VIA THE NPR LOGIC.  
 \*LOCATION "NPRLOC" WILL HAVE A BINARY COUNT PATTERN  
 \*PLACED INTO IT AND READ INTO THE DV11 AND XFERRED  
 \*INTO THE DVRCG REGISTER.  
 \*NOTE: THIS TEST USES AN EVEN ADDRESS FOR THE NPR OPERATION  
 \*\*\*\*\*

## TEST 123

010737	030123	001226	TST123:	MOV #123, TSTNO	
010737	030412	001220		MOV #TST124, NEXT	
010737	000010	151014		MOV #1\$, LOCK	
010737	0001366		MSTCLR		
010737	0001400		MOV #BIT3, DVSCOR	:RESET DV11	
010737	032756	151012	MOV DVRCG, R3	:SET SOURCE SEL.	
010737	020000		MOV DVSPR, R2	:SET POINTERS	
010737	030263		MOV #NPRLOC, DVSRRA		
010737	032756		MOV #RAM, (R2)	:RAM READ	
010737	150764		ROMCLK	:EXECUTE	
010737	040000		MOV #XFR+BIT7+BITS+3	:DO XFR TO NPR GOOD.	
010737	030226		CLR NPRLOC	:CLEAR NPR LOCATION	
010737	032756		CLR R5	:CLEAR GOOD	
010737	150764		CLR R8	:CLEAR DATA PORT	
010737	030226		MOV #NPR, (R2)	:DO THE NPR	
010737	032756		***NOW***		
010737	032756		MOV ROMCLK	:XFR NPR OUTPUT TO DVRCG	
010737	032756		MOV ROMCLK	(R3), R4	
010737	032756		MOV NPRLOC, RS	:READ GOOD DATA	
010737	032756		CMP R5, R4	:OK?	
010737	032756		BEQ R8	:BR IF YES	
010737	032756		HLT 13	:NPR FUNCTION FAILED	
010737	032756		SCOP1	:LOOP?	
010737	032756		INCB	NPRLOC :UPDATE DATA	
010737	032756		GNE 1\$	:RS IF MORE	
030452	104400		SCOPE	"	:SCOPE TEST

\*\*\*\*\* TEST 124 \*\*\*\*\*  
 \*BASIC TEST OF THE NPR OPERATION INSTRUCTION.  
 \*TEST THAT THE DV11 CAN "READ" FROM CORE LOCATION

\*VIA THE NMR LOGIC.  
\*LOCATION "NPRLOC" WILL HAVE A BINARY COUNT PATTERN  
\*PLACED INTO IT AND READ INTO THE DV11 AND XFERRED  
\*INTO THE DVPIIC REGISTER.  
\*NOTE: THIS TEST USES AN ODD ADDRESS FOR THE NMR OPERATION.  
\*\*\*\*\*

## TEST 124

030267	00016790	001286	TEST124: MOV	#124,TSTNO
	00000000		MOV	#TST124,NEXT
	00000000		MOV	#18,LOCK
	00000000		MSTCLR	
	00000000		MOV	#BIT3,ADVSCR
	00000000		MOV	#DVPIIC,R2
	00000000		MOV	#VSFDR,R2
	00000000		MOV	#NPRLOC+1,SDVSRA
	00000000		MOV	#RAM,(R2)
	00000000		ROMCLK	:RAM READ
030263	00000000		MOV	:EXECUTE
	00000000		ROMCLK	#XFR+BIT7+BITS+B14+BIT1+BIT0,(R2)
	00000000		MOV	:DO XFR TO NMR ADD.
	00000000		NPRLOC	:CLEAR NMR LOCATION
	00000000		RS	:CLEAR GOOD
	00000000		SDVSRA	:CLEAR DATA PORT
	00000000		#NPR,(R2)	:DO THE NMR
	00000000		ROMCLK	***NOW***
030226	00000000		MOV	#XFR+BIT7+BIT4+BITS+B12+B11,(R2)
	00000000		ROMCLK	:XFR NMR OUTPUT TO DVPIIC
	00000000		MOV	(R2),R4
	00000000		MOV	:READ RIO
	00000000		NPRLOC,RS	:GET GOOD DATA
	00000000		SHAB	:OK?
	00000000		SMPD	:OR IF YES
	00000000		SCMPT	:NMR FUNCTION FAILED
	00000000		SCOPI	:LOOP?
	00000000		SCOB	NPRLOC+1 :UPDATE DATA
	00000000		SCOPE	:OR IF MORE
0302757	00000000			:SCOPE TEST

\*\*\*\*\* TEST 125 \*\*\*\*\*  
\*BASIC TEST OF THE NMR OPERATION INSTRUCTION.  
\*TEST THAT THE DV11 CAN "WRITTEN" INTO CORE LOCATION  
\*VIA THE NMR LOGIC.  
\*LOCATION "NPRLOC" WILL HAVE A BINARY COUNT PATTERN  
\*WRITTEN INTO IT BY THE DV11 NMR LOGIC.  
\*NOTE: THIS TEST USES AN EVEN ADDRESS FOR THE NMR OPERATION  
\*\*\*\*\*

## TEST 125

0302616	0102237	000125	TEST125: MOV	#125,TSTNO
	00000000		MOV	#TST125,NEXT
	00000000		MOV	#18,LOCK
	00000000		MSTCLR	:RESET DV11

030000	012737	000010	150512	MOV #BIT3, DDVSOR	SET SOURCE SEL.
	012737	000126		MOV DVRC, R3	SET POINTERS
	000000	000000		MOV DVSFRC, R2	
	000000	000000		MOV #NPRLOC, DDVSRA	
	000000	000000		MOV #RAM, (R2)	
	031663			RAM READ	
				EXECUTE	
	032756			#XFR+BIT9+BITS+BIT7+BITS+BIT4+BIT1+BIT0, (R2)	
				DO XFR TO NPR ADD.	
	150460			NPRLOC	CLEAR NPR LOCATION
	030000			CLR R5	CLEAR GOOD
	020000			CLR DDVSRA	CLEAR DATA PORT
	000000			CLR NPRLOC	CLEAR NPR LOC
	012711			MOV #RAM, (R2)	DO RAM READ
	012711				
	030265			#XFR+BIT7+BITS+BIT4+BIT2+BIT0, (R2)	
				XFR RAM OUTPUT TO NPR INPUT DATA	
	040000			MOV #NPR, (R2)	DO THE NPR
				***NOW***	
	150430			MOV DDVSRA, R5	READ GOOD DATA
	032756			MOV NPRLOC, R4 ;READ	?? DATA
				OK?	
	150410	000400	150402	BR R4	BR IF YES
					NPR FUNCTION FAILED
				LOOP?	
				SCOOPI	UPDATE DATA
				DDVSRA	ALL DONE?
				#BIT9, DDVSRA	BR IF NO
					SCOPE TEST

\*\*\*\*\* TEST 126 \*\*\*\*\*  
 \*BASIC TEST OF T-7 NPR OPERATION INSTRUCTION.  
 \*TEST THAT THE DV11 CAN "WRITTEN" INTO CORE LOCATION  
 \*VIA THE NPR LOGIC.  
 \*LOCATION "NPRLOC" WILL HAVE A BINARY COUNT PATTERN  
 \*WRITTEN INTO IT BY THE DV11 NPR LOGIC.  
 \*NOTE: THIS TEST USES AN ODD ADDRESS FOR THE NPR OPERATION.  
 \*\*\*\*\*

				: TEST 126	
				-----	
	012737	000126	001226	TST126: MOV #126, TSTNO	
	012737	001164	001216	MOV #TST127, NEXT	
	012737	001076	001220	MOV #1\$, LOCK	
	012737			MSTCLR	RESET DV11
	012737			MOV	SET SOURCE SEL.
	012737			MOV DVRC, R3	SET POINTERS
	012737			MOV DVSFRC, R2	
	012737			MOV #NPRLOC+1, DDVSRA	
	012737			MOV #RAM, (R2)	
	012737			RAM READ	
	012737			EXECUTE	
	012737			#XFR+BIT9+BITS+BIT7+BITS+BIT4+BIT1+BIT0, (R2)	
	012737			DO XFR TO NPR ADD.	
	012737			NPRLOC	CLEAR NPR LOCATION
	012737			CLR R5	CLEAR GOOD

183  
DEVA-B MACYII 27(782) 17-SEP-76 14:02 PAGE 113  
DEVAB.F11 DVII DEVICE DIAGNOSTICS. COPYRIGHT 1975 DIGITAL EQUIP. CORP.

00000000	00000000	150216	ES:	CLR MOV ROMCLK MOV ROMCLK MOV ROMCLK MOV MOV SWAB CMP SEQ HLT SCOP1 INC SHFT SCOP2 SCOP3	GDVSRA NPRLOC #RAM, (R2) #XFR+BIT7+BITS+BIT4+BIT2+BIT0, (R2) #NPR, (R2) GDVSRA,R5 NPRLOC,R4 R4 R5,R4 R6 13 GDVSRA #BITS, GDVSRA 16	CLEAR DATA PORT CLEAR NPR LOC DO RAM READ XFR RAM OUTPUT TO NPR INPUT DATA DO THE NPR ***NOW*** READ GOOD DATA GET DATA OK? SR IF YES NPR FUNCTION FAILED LOOP? UPDATE DATA ALL DONE? SR IF NO SCOPE TEST
00000000	00000000	150216	ES:	CLR MOV ROMCLK MOV ROMCLK MOV ROMCLK MOV MOV SWAB CMP SEQ HLT SCOP1 INC SHFT SCOP2 SCOP3	GDVSRA NPRLOC #RAM, (R2) #XFR+BIT7+BITS+BIT4+BIT2+BIT0, (R2) #NPR, (R2) GDVSRA,R5 NPRLOC,R4 R4 R5,R4 R6 13 GDVSRA #BITS, GDVSRA 16	CLEAR DATA PORT CLEAR NPR LOC DO RAM READ XFR RAM OUTPUT TO NPR INPUT DATA DO THE NPR ***NOW*** READ GOOD DATA GET DATA OK? SR IF YES NPR FUNCTION FAILED LOOP? UPDATE DATA ALL DONE? SR IF NO SCOPE TEST

```
***** TEST 127 *****
*BASIC TEST OF THE NPR OPERATION INSTRUCTION.
*TEST THAT THE DV11 CAN DO AN NPR
*TO A NON-EXISTANT MEMORY.
*TEST THAT BRANCH "A" -NXM H- IS SET AFTER
*THE NPR. THEN DO A "SET/CLEAR" CLEAR NXM
*AND VERIFY THAT IT IS CLEARED.
```

TEST 127

031164	012737	000127	001226	tst127:	MOV	#127,TSTNO	
031172	012737	002436	001216		MOV	#.EOF,NEXT	
0312000	104410				MSTCLR		:RESET DV11
0312020	012777	000010	150152		MOV	#BIT3,DDVSOR	:SET SOURCE SEL.
0312104	013703	001366			MOV	DVRIC,R3	:SET POINTERS
0312144	013702	001400			MOV	DVSFR,R2	
0312200	052777	000060	150134		BIS	*BIT5+BIT4,DDVSOR	:SET EA BITS.
0312236	012777	177320	150142		MOV	#177320,DDVSRA	:LOAD "NXM".
0312336	012712	020000			MOV	#RAM,(R2)	:RAM READ
0312400	104415				ROMCLK		:EXECUTE
031246	012712	031663			MOV	#XFR+BIT9+BIT8+BIT7+BITS+BIT4+BIT1+BIT0,(R2)	
031246	104415				ROMCLK		:EXECUTE
031250	012712	040000			MOV	#NPR,(R2)	:DO THE NPR
031254	104415				ROMCLK		:***NOW***
031256	012712	003000			MOV	#BIT10+BIT9,(R2)	:BRANCH "A" NXM
031258	012704	150102			MOV	#DVLCR,R4	:READ BRANCH TEST POINTS.
031268	010406				MOV	R4,R5	:GET IMAGE
031270	042705	000001			BIC	#BIT0,R5	:BR "A" TRUE
031274	052705	000002			BIS	#BIT1,R5	:BR B FALSE
031300	020504				CMP	R5,R4	:NXM TRUE?
031302	001401				BEC	+4	:BR IF YES
031304	104006				HLT		:BR "A" OF NXM FAILED!
031306	012712	050017			MOV	#5,C+BIT3+BIT2+BIT1+BIT0,(R2)	

J09

DDVVA-S MACYII ZT(732) 10-SEP-76 14:02 PAGE 114  
 DDVAS.P11 DV11 DEVICE DIAGNOSTICS. COPYRIGHT 1975 DIGITAL EQUIP. CORP.

5804	104415	
104415	012715	002000
012715	017704	152044
017704	010400	
010400	058700	000003
058700	000504	
000504	000100	
000100	104000	104400
104400	104400	

ROMOLK :SET/CLEAR CLEAR NXII.  
 MOV #BIT10+BITS,(R2) :EXECUTE:  
 MOV #DVVLOR,R4 :BRANCH "A" NXII.  
 MOV R4,R5 :READ BRANCH TEST POINTS.  
 SIS #BIT1+BIT0,R5 :GET IMAGE  
 CMB R5,R4 :BR A FALSE BR B FALSE  
 BEQ +4 :NXM TRUE?  
 BEQ 6 :OR IF NO  
 JPT 6 :OR "A" OF NXM FAILED TO CLEAR!  
 SCOPE :SCOPE TEST

031342	031342		SETSCAN:	
00031344	010346	000010 150010	MOV R3,-(SP)	
00031352	052777		BIS #BIT3, DDVSCR	
00031354	012503		MOV (R5)+,R3	
00031356	001414		BEQ 2S	
00031364	012777	050102 150014	MOV #BIT14+BIT12+BIT6+BIT1, DDVSFR	
00031366	104415		ROMCLK	
00031370	005201		INC R1	
00031376	012777	050102 150002	MOV #BIT14+BIT12+BIT6+BIT1, DDVSFR	
00031400	104415		ROMCLK	
00031402	005201		INC R1	
00031404	005303		DEC R3	
00031406	001364		BNE 1S	
00031410	012603		MOV (SP)+,R3	
00031412	010100		MOV R1,RO	
00031414	000241		CLC	
00031416	006005		ROR RO	
			EXIT	
:SUBROUTINE TO LOAD DATA INTO "A" AND "B" REG. :THE FIRST ARGUMENT WILL LOAD THE "A" REGISTER; :THE SECOND ARGUMENT WILL LOAD THE "B" REGISTER; :AND THE THIRD ARGUMENT WILL SPECIFY THE POLYNOMIAL USED.				
031420	012377	147752	L.DATA:	MOV (R3)+, DDVSRA :LOAD DATA TO BE PLACED INTO THE "A" REG
031424	012710	020000	MOV #RAM,(RO)	:DO A ROM READ INSTR.
031430	104415		ROMCLK	:EXECUTE
031432	012710	030251	MOV #XFR+BIT7+BITS+BIT4+BIT0, (RO)	
031436	104415		ROMCLK	:DATA XFR FROM RAM OUTPUT TO "A" REGISTER
031440	012377	147732	MOV (R3)+, DDVSRA	:LOAD DATA TO BE PLACED INTO THE "B" REG.
031444	012710	020000	MOV #RAM,(RO)	:DO A ROM READ
031450	104415		ROMCLK	#XFR+BIT7+BITS+BIT4+BIT1, (RO)
031452	012710	030262	MOV ROMCLK	:DO A DATA XFER FROM RAM OUTPUT TO THE "B" REG.
031456	104415		MOV (R3)+, DDVSRA	:PLACE DATA TO REMAIN IN THE RAMOUTPUT REG
031460	012377	147712	MOV #RAM,(RO)	:DO A RAM READ TO SPECIFY POLYN.
031464	012710	020000	ROMCLK	:READ
031470	104415		RTS R3	:LEAVE HERE
031472	000203			
031474	010046		SIMBOC:	MOV RO,-(SP)
031476	010146		MOV R1,-(SP)	
031500	010245		MOV R2,-(SP)	
031502	012537	001246	MOV (R5)+, TEMP1	
031506	012537	001250	MOV (R5)+, TEMP2	
031512	012537	001252	MOV (R5)+, TEMP3	
031516	005037	031650	1S: CLR BCOFBK	
031522	013700	001252	MOV TEMP3, RO	
031526	006037	001250	ROR TEMP2	
031530	005500		ADC RO	
031534	032700	000001	BIT #BIT0, RO	
00031540	001402		BEQ 2S	
00031542	005137	031650	COM BCOFBK	
00031546	013700	031646	COM XPOLY, RO	
00031550	005100		RO	

DDVA-S MACYII Z7(732) 17-SEP-76 14:02 PAGE 116  
 DDVAB.P11 DV11 DEVICE DIAGNOSTICS. COPYRIGHT 1975 DIGITAL EQUIP. CORP.

031654	040037	031650	B1C	RO,BCCFBK
000241			R0C	
006037	001252		R0R	TEMP3
013700	031650		MOV	BCCFBK, RO
013701	001252		MOV	TEMP3,R1
010102			MOV	R1,R2
040108			SIC	R1,RO
043702	031650		BB1C0C0	BCCFBK,R2
050200			R2,RO	
043732	031646	001252	BIS	XPOLY, TEMP3
050037	001252		RO, TEMP3	
005337	001246		DEC	TEMP1
001333			BNE	IS
013732	001252	031652	MOV	TEMP3, CALB00
012602			MOV	(SP)+, R2
012601			MOV	(SP)+, R1
012600			MOV	(SP)+, RO
000205			RTS	RS
000000				XPOLY:
000000				BCCFBK:
000000				CALB00:
000200				LRC8=200
120001				CRC16=120001
102010				CRC.CCITT=102010

SETVEC:

031654	012577	147473	MOV	(RS)+, ADVRVEC
031654	012577	147473	MOV	(RS)+, ADVTVEC
031660	112577	147464	MOVE	(RS)+, ADVRLVL
031660	112577	147464	MOVE	(RS)+, ADVTLLVL
031674	000205		RTS	RS

NO.ATRAP:

031676	104011		HLT	
031676	000002		RTI	11
031700				

NO.BTRAP:

031702	104012		HLT	
031702	000002		RTI	12
031704				

## M09

DDVVA-S MACY11 27(732) 17-SEP-76 14:02 PAGE 117  
 DDVVA-S.P11 DV11 DEVICE DIAGNOSTICS. COPYRIGHT 1975 DIGITAL EQUIP. CORP.

		NLIST	BEX	
6013				
031706	050377	044522	040515	EM1: .ASCIZ <377>/PRIMARY REGISTER ADDRESSING TIME-OUT/
031754	051777	041505	047117	EM2: .ASCIZ <377>↑SECONDARY REGISTER READ/WRITE TEST↑
032020	050377	044522	040515	EM3: .ASCIZ <377>↑PRIMARY REGISTER READ/WRITE TEST↑
032062	046777	046505	051117	EM4: .ASCIZ <377>↑MEMORY EXTENSION READ/WRITE TEST↑
032124	051777	042520	044503	EM5: .ASCIZ <377>/SPECIAL FUNCTION REG TEST/
032157	377	042526	052103	EM6: .ASCIZ <377>/VECTOR "A" FAILED TO INTERRUPT/
032216	053377	041505	047524	EM7: .ASCIZ <377>/VECTOR "B" FAILED TO INTERRUPT/
032255	377	047125	054105	EM8: .ASCIZ <377>/UNEXPECTED INTERRUPT ON VECTOR "A"/
032320	052777	042516	050130	EM9: .ASCIZ <377>/UNEXPECTED INTERRUPT ON VECTOR "B"/
032363	377	051120	046511	EM10: .ASCIZ <377>/PRIMARY REGISTER ERROR/
032413	377	044514	042516	EM11: .ASCIZ <377>/LINE CARD STATIC TEST/
032442	051377	043505	051511	DH1: .ASCIZ <377>/REGISTER REFERENCED TRAPPED FROM/
032505	377	054105	042520	DH2: .ASCIZ <377>/EXPECTED FOUND LINE SEC REG PRI REG/
032557	377	054105	042520	DH3: .ASCIZ <377>/EXPECTED FOUND PRI REG/
032612	045377	051123	050040	DH4: .ASCIZ <377>/JSR PC DVSFR EXPECTED FOUND/
032653	377	053104	043123	DHS: .ASCIZ <377>/DVSFR EXPECTED FOUND/
032704	046777	052123	041523	DH5: .ASCIZ <377>/MSTSCAN DVSFR EXPECTED FOUND LINE/
	032754			.EVEN
	000000			SKIP=000000
6014	032754	000000		DATA: 000
6015	032756	000000		NPRLOC: 000
6016	032760	000002		DT1: 2
6017	032762	005	017	.BYTE 6,15.
6018	032764	001262		SAVR1
6019	032766	005	002	.BYTE 6,2
6020	032770	001264		SAVR2
6021	032772	000005		5
6022	032774	006	004	.BYTE 6,4
6023	032776	001270		SAVR4
6024	033000	006	002	.BYTE 6,2
6025	033002	001266		SAVR3
6026	033004	002	004	.BYTE 2,4
6027	033006	001260		SAVR0
6028	033010	002	007	.BYTE 2,7
6029	033012	001262		SAVR1
6030	033014	006	002	.BYTE 6,2
6031	033016	001264		SAVR2
6032	033020	000003		DT3: 3
6033	033022	006	004	.BYTE 6,4
6034	033024	001272		SAVR5
6035	033026	006	002	.BYTE 6,2
6036	033030	001270		SAVR4
6037	033032	006	002	.BYTE 6,2
6038	033034	001266		SAVR3
6039	033036	000004		4
6040	033040	006	002	.BYTE 6,2
6041	033042	001262		SAVR1
6042	033044	006	002	.BYTE 6,2
6043	033046	001266		SAVR3
6044	033050	006	004	.BYTE 6,4
6045	033052	001272		SAVR5
6046	033054	006	001	.BYTE 6,1
6047	033056	001270		SAVR4
6048	033060	000000		DT5: 3
6049	033060	000003		

NO9

DZDVA-B MACY11 27(732) 17-SEP-76 14:02 PAGE 118  
 DZDVAB.P11 DV11 DEVICE DIAGNOSTICS. COPYRIGHT 1975 DIGITAL EQUIP. CORP.

6050	033062	006	002	.BYTE	6,2
6051	033064	001264		SAVR2	
6052	033066	006	004	.BYTE	6,4
6053	033070	001272		SAVR5	
6054	033072	006	001	.BYTE	6,1
6055	033074	001270		SAVR4	
6056	033076	000005		DT6:	5
6057	033100	006	003	.BYTE	6,3
6058	033102	001260		SAVR0	
6059	033104	006	001	.BYTE	6,1
6060	033106	001264		SAVR2	
6061	033110	006	004	.BYTE	6,4
6062	033112	001272		SAVR5	
6063	033114	006	001	.BYTE	6,1
6064	033116	001270		SAVR4	
6065	033120	002	001	.BYTE	2,1
6066	033122	001262		SAVR1	

6067				.ERRTAB:	
6068	033124	000000		O	
6069	033124	000000		000000	
6070	033126	000000		DM1	
6071	033130	000000		DH1	:HALT 1
6072	033132	C31706		DT1	
6073	033134	032442		EM2	
6074	033136	032760		DH2	
6075	033140	031754		DT2	:HALT 2
6076	033142	032505		EM3	
6077	033144	032772		DH3	
6078	033146	032020		DT3	:HALT 3
6079	033150	032557		EM4	
6080	033152	033020		DH2	
6081	033154	032062		DT2	:HALT 4
6082	033156	032505		EM5	
6083	033160	032772		DH4	
6084	033162	032124		DT4	:HALT 5
6085	033164	032612		EM5	
6086	033166	033038		DH5	
6087	033170	032124		DT5	:HALT 6
6088	033172	032653		EM6	
6089	033174	033060		DH6	
6090	033176	032157		DT6	
6091	033200	000000		EM6	:HALT 7
6092	033202	000000		O	
6093	033204	032216		EM7	
6094	033206	000000		O	:HALT 10
6095	033210	000000		EM8	
6096	033212	032255		O	
6097	033214	000000		EM9	:HALT 11
6098	033216	000000		O	
6099	033220	032320		EM9	
6100	032222	000000		O	:HALT 12
6101	033224	000000		EM10	
6102	033226	032363		DH3	
6103	033230	032557		DT3	:HALT 13
6104	033232	033020		EM11	
6105	033234	032413			

B10

B10  
SERIAL NO. 11 277321 17-SEE-76 14:02 PAGE 119  
DVI1 Device Diagnostics. COPYRIGHT 1975 DIGITAL EQUIP. CORP.

000-000-0  
000-000-0  
000-000-0

EDVAC-8 MACYII ET, T321 10-SEE-76 14:02 PAGE 121  
CROSS REFERENCE TABLE -- USER SYMBOLS

PERSONS = 000443

PLACES = 000000

VEHICLES = 000000

ITEMS = 000000

C10

1972 = 000000

1973 = 000000

1973 = 000000

1973 = 000000

1973 = 000000

1973 = 000000

1973 = 000000

1973 = 000000

1973 = 000000

1973 = 000000

1973 = 000000

1973 = 000000

1973 = 000000

1973 = 000000

D10

12-SEP-76 14:02 PAGE 123  
REFERENCE TABLE -- USER SYMBOLS

DEIVAS-8 MACY11 27/7281 17-SEP-76 14:02 PAGE 123  
DEIVAS.F11 CROSS REFERENCE TABLE -- USER SYMBOLS

E10

F10

REF ID: A65485 MACY11 27-03881 10-SEP-76 14:02 PAGE 124  
REF ID: A65485.F11 CROSS REFERENCE TABLE -- USER SYMBOLS

DEBNAG-3 MACYII 27-1181 17-SEP-76 14:02 PAGE 125  
DEBNAG.FII C6000 REFERENCE TABLE -- USER SYMBOLS

REF ID: A64948 MACN 11 02-0000 10-SEP-76 14:08 PAGE 126  
REF ID: A64948.P11 02-0000 REFERENCE TABLE -- USER SYMBOLS

H10

DEVA-3 MACYII ET/728 17-SEP-76 14:02 PAGE 127  
DEVA-3.P11 CROSS REFERENCE TABLE -- USER SYMBOLS

*U.S.* = .000001

53 8,000,000

R3 = 0.000003

DEVA-B MACYII ED 7321 17-SEP-76 14:02 PAGE 129  
DEVAB.F11 CROSS REFERENCE TABLE -- USER SYMBOLS

K10

R4 = 1.000004

RS =XXXXXX

DEDOVA-S MACY11 27(732) 17-SEP-76 14:02 PAGE 130  
DEDOVA-S.F11 CROSS REFERENCE TABLE -- USER SYMBOLS

L10

M10

DZDVA-S MACY11 27(732) 17-SEP-76 14:02 PAGE 131  
DZDVAS.P11 CROSS REFERENCE TABLE -- USER SYMBOLS

N10

DZDVAB-B MACY11 27(732) 17-SEP-76 14:02 PAGE 132  
DZDVAB.P11 CROSS REFERENCE TABLE -- USER SYMBOLS

REF ID: A65488-3 MACN11 27 JUN 1968 17-SEP-76 14:02 PAGE 133  
REF ID: A65488-4 MACN11 27 JUN 1968 17-SEP-76 14:02 PAGE 133

the first time in the history of the world that the people of the United States have been compelled to go to war with their own government.

501

28

DDVA-S MACN 11 ED. 2000 17-SEP-76 14:02 PAGE 134  
DDVA-S.P11 CROSS REFERENCE TABLE -- USER SYMBOLS

C11

THE CHURCH OF CHRIST IN THE UNITED STATES OF AMERICA

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100

as as as as as as as as	as as as as as as as as	as as as as as as as as	as as as as as as as as
as as as as as as as as	as as as as as as as as	as as as as as as as as	as as as as as as as as
as as as as as as as as	as as as as as as as as	as as as as as as as as	as as as as as as as as
as as as as as as as as	as as as as as as as as	as as as as as as as as	as as as as as as as as
as as as as as as as as	as as as as as as as as	as as as as as as as as	as as as as as as as as

REF ID: A6548-3 MACY11 20 000 10-SEP-76 14:02 PAGE 135  
REF ID: A6548-3 MACY11 20 000 10-SEP-76 14:02 PAGE 135  
REF ID: A6548-3 MACY11 20 000 10-SEP-76 14:02 PAGE 135

$\mu = \mu_{\text{min}}$

三

= 000137

三

卷之三

D11

12-SEP-76 14:02 PAGE 135  
MESSAGE NUMBER 122411-1588 SYMBOLS

E11

12-SEP-70 PAGE 136  
REFERENCE 14:02 USER SYMBOLS

12-SEP-70 PAGE 136  
REFERENCE 14:02 USER SYMBOLS

12-SEP-70 PAGE 136  
REFERENCE 14:02 USER SYMBOLS

12-SEP-70 PAGE 136

12-SEP-70 PAGE 136

四  
卷之三

Photo 4. A photograph of the same area as Figure 1, taken from the same position, showing the effect of the removal of the vegetation.

卷之三

Other documents in the  
Government's possession

the following sentence. The student is to underline the words which are adjectives.

Cultivating the Garden of the Mind

or, present-tense, in the past tense, or in the future tense.

37  
On  
the  
38  
39  
40

THE JOURNAL OF CLIMATE

COOPERATIVE EDUCATION IN THE UNITED STATES

卷之三

卷之三

orientado. El efecto esotrópico es de orden cuadrático.

super-sport aeroplane  
not damaged after soft  
water landing

and the other two were the same as the first, except that they had been cut off at the top.

REF ID: A65P-76 14:08 PAGE 130  
REFERENCE TABLE IV MACROS NAME

F11



H11

17-SEP-76 14:02 PAGE 141  
REFERENCE TABLE -- PERMANENT SYMBOLS

1311 1313 1315 1317 1319 1321 1323 1325 1327 1329 1331 1333 1335 1337 1339 1341 1343 1345 1347 1349 1351 1353 1355 1357 1359 1361 1363 1365 1367 1369 1371 1373 1375 1377 1379 1381 1383 1385 1387 1389 1391 1393 1395 1397 1399 1401 1403 1405 1407 1409 1411 1413 1415 1417 1419 1421 1423 1425 1427 1429 1431 1433 1435 1437 1439 1441 1443 1445 1447 1449 1451 1453 1455 1457 1459 1461 1463 1465 1467 1469 1471 1473 1475 1477 1479 1481 1483 1485 1487 1489 1491 1493 1495 1497 1499 1501 1503 1505 1507 1509 1511 1513 1515 1517 1519 1521 1523 1525 1527 1529 1531 1533 1535 1537 1539 1541 1543 1545 1547 1549 1551 1553 1555 1557 1559 1561 1563 1565 1567 1569 1571 1573 1575 1577 1579 1581 1583 1585 1587 1589 1591 1593 1595 1597 1599 1601 1603 1605 1607 1609 1611 1613 1615 1617 1619 1621 1623 1625 1627 1629 1631 1633 1635 1637 1639 1641 1643 1645 1647 1649 1651 1653 1655 1657 1659 1661 1663 1665 1667 1669 1671 1673 1675 1677 1679 1681 1683 1685 1687 1689 1691 1693 1695 1697 1699 1701 1703 1705 1707 1709 1711 1713 1715 1717 1719 1721 1723 1725 1727 1729 1731 1733 1735 1737 1739 1741 1743 1745 1747 1749 1751 1753 1755 1757 1759 1761 1763 1765 1767 1769 1771 1773 1775 1777 1779 1781 1783 1785 1787 1789 1791 1793 1795 1797 1799 1801 1803 1805 1807 1809 1811 1813 1815 1817 1819 1821 1823 1825 1827 1829 1831 1833 1835 1837 1839 1841 1843 1845 1847 1849 1851 1853 1855 1857 1859 1861 1863 1865 1867 1869 1871 1873 1875 1877 1879 1881 1883 1885 1887 1889 1891 1893 1895 1897 1899 1901 1903 1905 1907 1909 1911 1913 1915 1917 1919 1921 1923 1925 1927 1929 1931 1933 1935 1937 1939 1941 1943 1945 1947 1949 1951 1953 1955 1957 1959 1961 1963 1965 1967 1969 1971 1973 1975 1977 1979 1981 1983 1985 1987 1989 1991 1993 1995 1997 1999 2001 2003 2005 2007 2009 2011 2013 2015 2017 2019 2021 2023 2025 2027 2029 2031 2033 2035 2037 2039 2041 2043 2045 2047 2049 2051 2053 2055 2057 2059 2061 2063 2065 2067 2069 2071 2073 2075 2077 2079 2081 2083 2085 2087 2089 2091 2093 2095 2097 2099 2101 2103 2105 2107 2109 2111 2113 2115 2117 2119 2121 2123 2125 2127 2129 2131 2133 2135 2137 2139 2141 2143 2145 2147 2149 2151 2153 2155 2157 2159 2161 2163 2165 2167 2169 2171 2173 2175 2177 2179 2181 2183 2185 2187 2189 2191 2193 2195 2197 2199 2201 2203 2205 2207 2209 2211 2213 2215 2217 2219 2221 2223 2225 2227 2229 2231 2233 2235 2237 2239 2241 2243 2245 2247 2249 2251 2253 2255 2257 2259 2261 2263 2265 2267 2269 2271 2273 2275 2277 2279 2281 2283 2285 2287 2289 2291 2293 2295 2297 2299 2301 2303 2305 2307 2309 2311 2313 2315 2317 2319 2321 2323 2325 2327 2329 2331 2333 2335 2337 2339 2341 2343 2345 2347 2349 2351 2353 2355 2357 2359 2361 2363 2365 2367 2369 2371 2373 2375 2377 2379 2381 2383 2385 2387 2389 2391 2393 2395 2397 2399 2401 2403 2405 2407 2409 2411 2413 2415 2417 2419 2421 2423 2425 2427 2429 2431 2433 2435 2437 2439 2441 2443 2445 2447 2449 2451 2453 2455 2457 2459 2461 2463 2465 2467 2469 2471 2473 2475 2477 2479 2481 2483 2485 2487 2489 2491 2493 2495 2497 2499 2501 2503 2505 2507 2509 2511 2513 2515 2517 2519 2521 2523 2525 2527 2529 2531 2533 2535 2537 2539 2541 2543 2545 2547 2549 2551 2553 2555 2557 2559 2561 2563 2565 2567 2569 2571 2573 2575 2577 2579 2581 2583 2585 2587 2589 2591 2593 2595 2597 2599 2601 2603 2605 2607 2609 2611 2613 2615 2617 2619 2621 2623 2625 2627 2629 2631 2633 2635 2637 2639 2641 2643 2645 2647 2649 2651 2653 2655 2657 2659 2661 2663 2665 2667 2669 2671 2673 2675 2677 2679 2681 2683 2685 2687 2689 2691 2693 2695 2697 2699 2701 2703 2705 2707 2709 2711 2713 2715 2717 2719 2721 2723 2725 2727 2729 2731 2733 2735 2737 2739 2741 2743 2745 2747 2749 2751 2753 2755 2757 2759 2761 2763 2765 2767 2769 2771 2773 2775 2777 2779 2781 2783 2785 2787 2789 2791 2793 2795 2797 2799 2801 2803 2805 2807 2809 2811 2813 2815 2817 2819 2821 2823 2825 2827 2829 2831 2833 2835 2837 2839 2841 2843 2845 2847 2849 2851 2853 2855 2857 2859 2861 2863 2865 2867 2869 2871 2873 2875 2877 2879 2881 2883 2885 2887 2889 2891 2893 2895 2897 2899 2901 2903 2905 2907 2909 2911 2913 2915 2917 2919 2921 2923 2925 2927 2929 2931 2933 2935 2937 2939 2941 2943 2945 2947 2949 2951 2953 2955 2957 2959 2961 2963 2965 2967 2969 2971 2973 2975 2977 2979 2981 2983 2985 2987 2989 2991 2993 2995 2997 2999 3001 3003 3005 3007 3009 3011 3013 3015 3017 3019 3021 3023 3025 3027 3029 3031 3033 3035 3037 3039 3041 3043 3045 3047 3049 3051 3053 3055 3057 3059 3061 3063 3065 3067 3069 3071 3073 3075 3077 3079 3081 3083 3085 3087 3089 3091 3093 3095 3097 3099 3101 3103 3105 3107 3109 3111 3113 3115 3117 3119 3121 3123 3125 3127 3129 3131 3133 3135 3137 3139 3141 3143 3145 3147 3149 3151 3153 3155 3157 3159 3161 3163 3165 3167 3169 3171 3173 3175 3177 3179 3181 3183 3185 3187 3189 3191 3193 3195 3197 3199 3201 3203 3205 3207 3209 3211 3213 3215 3217 3219 3221 3223 3225 3227 3229 3231 3233 3235 3237 3239 3241 3243 3245 3247 3249 3251 3253 3255 3257 3259 3261 3263 3265 3267 3269 3271 3273 3275 3277 3279 3281 3283 3285 3287 3289 3291 3293 3295 3297 3299 3301 3303 3305 3307 3309 3311 3313 3315 3317 3319 3321 3323 3325 3327 3329 3331 3333 3335 3337 3339 3341 3343 3345 3347 3349 3351 3353 3355 3357 3359 3361 3363 3365 3367 3369 3371 3373 3375 3377 3379 3381 3383 3385 3387 3389 3391 3393 3395 3397 3399 3401 3403 3405 3407 3409 3411 3413 3415 3417 3419 3421 3423 3425 3427 3429 3431 3433 3435 3437 3439 3441 3443 3445 3447 3449 3451 3453 3455 3457 3459 3461 3463 3465 3467 3469 3471 3473 3475 3477 3479 3481 3483 3485 3487 3489 3491 3493 3495 3497 3499 3501 3503 3505 3507 3509 3511 3513 3515 3517 3519 3521 3523 3525 3527 3529 3531 3533 3535 3537 3539 3541 3543 3545 3547 3549 3551 3553 3555 3557 3559 3561 3563 3565 3567 3569 3571 3573 3575 3577 3579 3581 3583 3585 3587 3589 3591 3593 3595 3597 3599 3601 3603 3605 3607 3609 3611 3613 3615 3617 3619 3621 3623 3625 3627 3629 3631 3633 3635 3637 3639 3641 3643 3645 3647 3649 3651 3653 3655 3657 3659 3661 3663 3665 3667 3669 3671 3673 3675 3677 3679 3681 3683 3685 3687 3689 3691 3693 3695 3697 3699 3701 3703 3705 3707 3709 3711 3713 3715 3717 3719 3721 3723 3725 3727 3729 3731 3733 3735 3737 3739 3741 3743 3745 3747 3749 3751 3753 3755 3757 3759 3761 3763 3765 3767 3769 3771 3773 3775 3777 3779 3781 3783 3785 3787 3789 3791 3793 3795 3797 3799 3801 3803 3805 3807 3809 3811 3813 3815 3817 3819 3821 3823 3825 3827 3829 3831 3833 3835 3837 3839 3841 3843 3845 3847 3849 3851 3853 3855 3857 3859 3861 3863 3865 3867 3869 3871 3873 3875 3877 3879 3881 3883 3885 3887 3889 3891 3893 3895 3897 3899 3901 3903 3905 3907 3909 3911 3913 3915 3917 3919 3921 3923 3925 3927 3929 3931 3933 3935 3937 3939 3941 3943 3945 3947 3949 3951 3953 3955 3957 3959 3961 3963 3965 3967 3969 3971 3973 3975 3977 3979 3981 3983 3985 3987 3989 3991 3993 3995 3997 3999 4001 4003 4005 4007 4009 4011 4013 4015 4017 4019 4021 4023 4025 4027 4029 4031 4033 4035 4037 4039 4041 4043 4045 4047 4049 4051 4053 4055 4057 4059 4061 4063 4065 4067 4069 4071 4073 4075 4077 4079 4081 4083 4085 4087 4089 4091 4093 4095 4097 4099 4101 4103 4105 4107 4109 4111 4113 4115 4117 4119 4121 4123 4125 4127 4129 4131 4133 4135 4137 4139 4141 4143 4145 4147 4149 4151 4153 4155 4157 4159 4161 4163 4165 4167 4169 4171 4173 4175 4177 4179 4181 4183 4185 4187 4189 4191 4193 4195 4197 4199 4201 4203 4205 4207 4209 4211 4213 4215 4217 4219 4221 4223 4225 4227 4229 4231 4233 4235 4237 4239 4241 4243 4245 4247 4249 4251 4253 4255 4257 4259 4261 4263 4265 4267 4269 4271 4273 4275 4277 4279 4281 4283 4285 4287 4289 4291 4293 4295 4297 4299 4301 4303 4305 4307 4309 4311 4313 4315 4317 4319 4321 4323 4325 4327 4329 4331 4333 4335 4337 4339 4341 4343 4345 4347 4349 4351 4353 4355 4357 435

Year	Population
1610	1000
1620	1100
1630	1200
1640	1300
1650	1400
1660	1500
1670	1600
1680	1700
1690	1800
1700	1900
1710	2000
1720	2100
1730	2200
1740	2300
1750	2400
1760	2500
1770	2600
1780	2700
1790	2800
1800	2900
1810	3000
1820	3100
1830	3200
1840	3300
1850	3400
1860	3500
1870	3600
1880	3700
1890	3800
1900	3900
1910	4000
1920	4100
1930	4200
1940	4300
1950	4400
1960	4500
1970	4600
1980	4700
1990	4800
2000	4900
2010	5000

J11

DEOVA-S MACYII ET.7321 17-SEP-76 14:02 PAGE 143  
DEOVA-S.P11 CROSS REFERENCE TABLE -- PERMANENT SYMBOLS

7-732) 17-SEP-76 14:02 PAGE 143  
CROSS REFERENCE TABLE -- PERMANENT SYMBOLS

DZDVVA-8 MACY11 ET(732) 17-SEP-76 14:02 PAGE 144  
DZDVVA8.P11 CROSS REFERENCE TABLE -- PERMANENT SYMBOLS

K11

DZDVA-3 MACYII 27(732) 17-SEP-76 14:02 PAGE 145  
DZDVAB.P11 CROSS REFERENCE TABLE -- PERMANENT SYMBOLS

ZSCIZ. EXCLM.	BYTE INDEX	TABLE INDEX	OUTEN INDEX
1476	1493	1485	6013
1476	1494	1486	6014
1476	1495	1487	6015
1476	1496	1488	6016
1476	1497	1489	6017
1476	1498	1490	6018
1476	1499	1491	6019
1476	1500	1492	6020
1476	1501	1493	6021
1476	1502	1494	6022
1476	1503	1495	6023
1476	1504	1496	6024
1476	1505	1497	6025
1476	1506	1498	6026
1476	1507	1499	6027
1476	1508	1500	6028
1476	1509	1501	6029
1476	1510	1502	6030
1476	1511	1503	6031
1476	1512	1504	6032
1476	1513	1505	6033
1476	1514	1506	6034
1476	1515	1507	6035
1476	1516	1508	6036
1476	1517	1509	6037
1476	1518	1510	6038
1476	1519	1511	6039
1476	1520	1512	6040
1476	1521	1513	6041
1476	1522	1514	6042
1476	1523	1515	6043
1476	1524	1516	6044
1476	1525	1517	6045
1476	1526	1518	6046
1476	1527	1519	6047
1476	1528	1520	6048
1476	1529	1521	6049
1476	1530	1522	6050
1476	1531	1523	6051
1476	1532	1524	6052
1476	1533	1525	6053
1476	1534	1526	6054
1476	1535	1527	6055
1476	1536	1528	6056
1476	1537	1529	6057
1476	1538	1530	6058
1476	1539	1531	6059
1732	1742	1758	1773
1732	1743	1747	1774
1732	1744	1768	1775
1732	1745	1773	1776
1732	1746	1774	1777
1732	1747	1775	1778
1732	1748	1776	1779
1732	1749	1777	1780
1732	1750	1778	1781
1732	1751	1779	1782
1732	1752	1780	1783
1732	1753	1781	1784
1732	1754	1782	1785
1732	1755	1783	1786
1732	1756	1784	1787
1732	1757	1785	1788
1732	1758	1786	1789
1732	1759	1787	1790
1732	1760	1788	1791
1732	1761	1789	1792
1732	1762	1790	1793
1732	1763	1791	1794
1732	1764	1792	1795
1732	1765	1793	1796
1732	1766	1794	1797
1732	1767	1795	1798
1732	1768	1796	1799
1732	1769	1797	1800
1732	1770	1798	1801
1732	1771	1799	1802
1732	1772	1800	1803
1732	1773	1801	1804
1732	1774	1802	1805
1732	1775	1803	1806
1732	1776	1804	1807
1732	1777	1805	1808
1732	1778	1806	1809
1732	1779	1807	1810
1732	1780	1808	1811
1732	1781	1809	1812
1732	1782	1810	1813
1732	1783	1811	1814
1732	1784	1812	1815
1732	1785	1813	1816
1732	1786	1814	1817
1732	1787	1815	1818
1732	1788	1816	1819
1732	1789	1817	1820
1732	1790	1818	1821
1732	1791	1819	1822
1732	1792	1820	1823
1732	1793	1821	1824
1732	1794	1822	1825
1732	1795	1823	1826
1732	1796	1824	1827
1732	1797	1825	1828
1732	1798	1826	1829
1732	1799	1827	1830
1732	1800	1828	1831
1732	1801	1829	1832
1732	1802	1830	1833
1732	1803	1831	1834
1732	1804	1832	1835
1732	1805	1833	1836
1732	1806	1834	1837
1732	1807	1835	1838
1732	1808	1836	1839
1732	1809	1837	1840
1732	1810	1838	1841
1732	1811	1839	1842
1732	1812	1840	1843
1732	1813	1841	1844
1732	1814	1842	1845
1732	1815	1843	1846
1732	1816	1844	1847
1732	1817	1845	1848
1732	1818	1846	1849
1732	1819	1847	1850
1732	1820	1848	1851
1732	1821	1849	1852
1732	1822	1850	1853
1732	1823	1851	1854
1732	1824	1852	1855
1732	1825	1853	1856
1732	1826	1854	1857
1732	1827	1855	1858
1732	1828	1856	1859
1732	1829	1857	1860
1732	1830	1858	1861
1732	1831	1859	1862
1732	1832	1860	1863
1732	1833	1861	1864
1732	1834	1862	1865
1732	1835	1863	1866
1732	1836	1864	1867
1732	1837	1865	1868
1732	1838	1866	1869
1732	1839	1867	1870
1732	1840	1868	1871
1732	1841	1869	1872
1732	1842	1870	1873
1732	1843	1871	1874
1732	1844	1872	1875
1732	1845	1873	1876
1732	1846	1874	1877
1732	1847	1875	1878
1732	1848	1876	1879
1732	1849	1877	1880
1732	1850	1878	1881
1732	1851	1879	1882
1732	1852	1880	1883
1732	1853	1881	1884
1732	1854	1882	1885
1732	1855	1883	1886
1732	1856	1884	1887
1732	1857	1885	1888
1732	1858	1886	1889
1732	1859	1887	1890
1732	1860	1888	1891
1732	1861	1889	1892
1732	1862	1890	1893
1732	1863	1891	1894
1732	1864	1892	1895
1732	1865	1893	1896
1732	1866	1894	1897
1732	1867	1895	1898
1732	1868	1896	1899
1732	1869	1897	1900
1732	1870	1898	1901
1732	1871	1899	1902
1732	1872	1900	1903
1732	1873	1901	1904
1732	1874	1902	1905
1732	1875	1903	1906
1732	1876	1904	1907
1732	1877	1905	1908

## M11

DZDVA-B MACY11 27(732) 17-SEP-76 14:02 PAGE 146  
DZDVAB.P11 CROSS REFERENCE TABLE -- PERMANENT SYMBOLS

.IFF	5723	5727	5729	5733	5741	5746	5760	5765	5771	5773	5777	5784	5789	5803	5811
	5816	5916	5923	5930	5935	5849	5957	1777	1778	1837	1840	1845	1863	1866	1871
	1741	1746	1747	1758	1772	1777	1777	1778	1824	1924	1941	1944	1950	1950	1952
	1899	1892	1897	1898	1915	1918	1923	1923	1924	1934	1941	1944	1950	1950	1952
	1979	2000	2003	2008	2009	2026	2029	2029	2034	2035	2035	2052	2052	2052	2052
	2096	2082	2104	2107	2112	2113	2130	2133	2133	2139	2139	2139	2139	2139	2139
	2190	2195	2196	2210	2214	2215	2219	2219	2220	2222	2222	2232	2232	2232	2232
	2269	2269	2298	2291	2400	2403	2408	2409	2426	2429	2429	2434	2434	2434	2434
	2375	2380	2381	2486	2487	2504	2507	2512	2513	2530	2530	2533	2533	2533	2533
	2479	2481	2585	2590	2701	2709	2796	2712	2717	2718	2735	2738	2744	2744	2744
	2555	2582	2694	2695	2790	2795	2894	2900	2917	2924	2929	2930	2969	2971	2971
	2689	2694	2787	2794	2891	2894	2999	3000	3075	3175	3184	3190	3233	3237	3237
	2973	2974	2974	2991	2994	2999	2999	3074	3364	3378	3381	3385	3391	3410	3410
	3025	3030	3031	3064	3069	3309	3318	3470	3479	3488	3491	3496	3634	3689	3689
	3254	3299	3303	3308	3452	3461	3568	3574	3579	3580	3619	3629	3949	3952	3952
	3427	3433	3442	3443	3452	3461	3844	3840	3895	3901	3902	4309	4343	4806	4806
	3530	3539	3548	3543	3557	3568	3568	3843	3844	3896	3901	4706	5216	5221	5221
	3697	3832	3838	4111	4122	4127	4127	4128	4298	4303	4308	4707	5386	5533	5533
	4083	4084	4417	4416	4646	4652	4652	4657	4658	4697	4701	4706	5211	5516	5619
	4411	4416	4881	4884	4989	4990	4990	4990	4993	4993	4998	4999	5747	5871	5871
	4921	4922	5267	5301	5306	5306	5311	5312	5346	5346	5348	5353	5871	5871	5871
	5261	5266	5433	5434	5434	5566	5567	5593	5593	5591	5592	5592	5609	5613	5619
	5422	5548	5561	5691	5698	5703	5704	5722	5723	5734	5734	5741	5746	5746	5746
	5650	5651	5789	5790	5803	1772	1836	1840	1862	1866	1998	1998	1914	1940	1940
	5784	1741	1767	2025	2214	2222	2231	2231	2235	2259	2263	2287	2129	2133	2133
	1738	1999	2003	2209	2399	2403	2425	2429	2444	2682	2689	2697	2712	2734	2734
	1972	2190	2209	2209	2585	2607	2611	2611	2644	2648	2682	2697	2708	2738	2738
	2187	2371	2375	2399	2786	2790	2812	2816	2838	2842	2864	2869	2916	2951	2951
	2371	2581	2585	2790	2812	2816	2816	2816	3184	3232	3237	3252	3318	3363	3363
	2559	2581	2585	3063	3068	3433	3442	3451	3460	3469	3479	3487	3509	3517	3517
	2764	2786	2790	3421	3433	3442	3442	3451	3467	3469	3831	3838	3896	3948	3948
	3020	3025	3409	3567	3574	3618	3629	3629	3687	3691	4411	4645	4652	4701	4701
	3385	3556	3567	4122	4297	4303	4303	4337	4343	5210	5216	5255	5261	5306	5345
	3547	3556	3567	4122	4297	4303	4303	4337	4343	5210	5216	5255	5261	5306	5345
	4078	4110	4122	4297	4303	4303	4303	4337	4343	5210	5216	5255	5261	5306	5345
	4808	4816	4880	4884	4928	4933	4933	4933	5507	5511	5532	5536	5561	5592	5592
	5388	5425	5428	5690	5698	5717	5717	5723	5733	5741	5760	5765	5777	5784	5803
	5640	5645	5645	5830	5849	5857	5870	5877	5877	5877	5877	5877	5877	5877	5912
.IFTF	1746	1747	1777	1778	1845	1846	1848	1850	1855	1871	1872	1874	1876	1881	1897
.IFTF	1898	1900	1902	1907	1923	1924	1926	1929	1933	1949	1950	1952	1954	1959	1977
	2008	2009	2011	2013	2018	2034	2035	2037	2039	2044	2044	2060	2061	2063	2065
	2070	2086	2087	2089	2091	2096	2112	2113	2115	2117	2122	2122	2129	2141	2143
	2148	2166	2167	2195	2196	2219	2220	2240	2241	2243	2245	2251	2269	2269	2271
	2273	2279	2296	2297	2299	2301	2307	2324	2325	2327	2329	2335	2352	2353	2353
	2357	2363	2380	2381	2383	2385	2391	2408	2409	2411	2413	2418	2434	2434	2434
	2444	2460	2461	2463	2465	2470	2470	2486	2487	2489	2491	2496	2512	2512	2512
	2522	2538	2539	2541	2543	2543	2548	2564	2565	2567	2569	2574	2590	2591	2591
	2655	2617	2618	2654	2655	2694	2694	2695	2717	2719	2720	2722	2727	2743	2743
	2748	2753	2769	2770	2772	2774	2774	2779	2795	2796	2799	2800	2805	2805	2805
	2826	2931	2847	2848	2850	2852	2852	2957	2873	2974	2976	2976	2893	3191	3191
	2904	2909	2929	2930	2971	2972	3030	3031	3031	3073					

DZDVA-8 MACY11 27(732) 17-SEP-76 14:02 PAGE 147  
DZDVAB.P11 CROSS REFERENCE TABLE -- PERMANENT SYMBOLS

	3600	3610	3611	3634	3635	3643	3655	3667	3679	3695	3697	3943	3844	3901
.IRP	3657	3659	4093	4094	4127	4128	4308	4309	4248	4349	4416	4417	4657	4657
	3657	3661	4021	4099	4090	4090	4090	4090	4222	4222	4266	4267	5311	5312
	3666	3667	5393	5394	5406	5433	5434	5446	5477	5516	5517	5541	5541	5541
	3667	3668	5556	5557	5591	5592	5592	5592	5650	5651	5695	5696	5697	5697
	3668	3669	5709	5710	5712	5713	5722	5723	5727	5738	5739	5740	5746	5746
	3669	3670	5756	5771	5782	5783	5784	5789	5790	5795	5796	5811	5828	5829
	3670	3671	5841	5844	5892	5893	5893	5893	5893	5893	5893	5893	5893	5893
	3671	3672	720	722	724	726	728	730	732	734	736	738	740	742
	3672	3673	1738	1743	1746	1767	1774	1777	1835	1836	1842	1845	1862	1871
	3673	3674	1897	1914	1920	1923	1940	1946	1949	1956	1974	1977	1998	1999
	3674	3675	2034	2051	2057	2192	2195	2209	2083	2086	2103	2109	2112	2129
	3675	3676	2166	2187	2215	2315	2321	2324	2343	2349	2230	2231	2237	2380
	3676	3677	2287	2293	2296	2431	2434	2451	2457	2460	2477	2483	2486	2509
	3677	3678	2408	2425	2431	2561	2564	2581	2587	2590	2607	2614	2617	2651
	3678	3679	2559	2561	2708	2714	2717	2734	2740	2743	2760	2766	2769	2796
	3679	3680	2694	2701	2838	2844	2847	2864	2870	2873	2890	2896	2916	2932
	3680	3681	2810	2816	3020	3027	3030	3063	3070	3074	3174	3187	3190	3232
	3681	3682	2868	2874	3363	3380	3397	3390	3409	3423	3426	3487	3493	3496
	3682	3683	2916	2921	3020	3027	3030	3063	3070	3074	3174	3187	3190	3232
	3683	3684	2961	2971	3020	3027	3030	3063	3070	3074	3174	3187	3190	3232
	3684	3685	3008	3056	3363	3380	3397	3390	3409	3423	3426	3487	3493	3496
	3685	3686	3056	3061	3579	3616	3631	3634	3697	3693	3696	3831	3840	3843
	3686	3687	3061	3066	3957	4066	4080	4093	4110	4124	4127	4297	4305	4337
	3687	3688	3066	3071	4416	4645	4654	4657	4696	4703	4706	4799	4808	4821
	3688	3689	3071	3076	4928	4935	4938	5010	5218	5221	5263	5266	5300	5311
	3689	3690	3076	3081	5385	5390	5393	5425	5430	5433	5473	5476	5507	5516
	3690	3691	3081	3086	5557	5563	5566	5577	5786	5789	5832	5835	5870	5879
	3691	3692	3086	3091	5733	5743	5746	5777	5786	5789	5846	5850	5870	5879
	3692	3693	3091	3096	5742	5743	5746	5777	5786	5789	5846	5850	5870	5879
	3693	3694	3096	3101	5743	5746	5746	5777	5786	5789	5846	5850	5870	5879
	3694	3695	3101	3106	5743	5746	5746	5777	5786	5789	5846	5850	5870	5879
	3695	3696	3106	3111	5743	5746	5746	5777	5786	5789	5846	5850	5870	5879
	3696	3697	3111	3116	5743	5746	5746	5777	5786	5789	5846	5850	5870	5879
	3697	3698	3116	3121	5743	5746	5746	5777	5786	5789	5846	5850	5870	5879
	3698	3699	3121	3126	5743	5746	5746	5777	5786	5789	5846	5850	5870	5879
	3699	3700	3126	3131	5743	5746	5746	5777	5786	5789	5846	5850	5870	5879
	3700	3701	3131	3136	5743	5746	5746	5777	5786	5789	5846	5850	5870	5879
	3701	3702	3136	3141	5743	5746	5746	5777	5786	5789	5846	5850	5870	5879
	3702	3703	3141	3146	5743	5746	5746	5777	5786	5789	5846	5850	5870	5879
	3703	3704	3146	3151	5743	5746	5746	5777	5786	5789	5846	5850	5870	5879
	3704	3705	3151	3156	5743	5746	5746	5777	5786	5789	5846	5850	5870	5879
	3705	3706	3156	3161	5743	5746	5746	5777	5786	5789	5846	5850	5870	5879
	3706	3707	3161	3166	5743	5746	5746	5777	5786	5789	5846	5850	5870	5879
	3707	3708	3166	3171	5743	5746	5746	5777	5786	5789	5846	5850	5870	5879
	3708	3709	3171	3176	5743	5746	5746	5777	5786	5789	5846	5850	5870	5879
	3709	3710	3176	3181	5743	5746	5746	5777	5786	5789	5846	5850	5870	5879
	3710	3711	3181	3186	5743	5746	5746	5777	5786	5789	5846	5850	5870	5879
	3711	3712	3186	3191	5743	5746	5746	5777	5786	5789	5846	5850	5870	5879
	3712	3713	3191	3196	5743	5746	5746	5777	5786	5789	5846	5850	5870	5879
	3713	3714	3196	3201	5743	5746	5746	5777	5786	5789	5846	5850	5870	5879
	3714	3715	3201	3206	5743	5746	5746	5777	5786	5789	5846	5850	5870	5879
	3715	3716	3206	3211	5743	5746	5746	5777	5786	5789	5846	5850	5870	5879
	3716	3717	3211	3216	5743	5746	5746	5777	5786	5789	5846	5850	5870	5879
	3717	3718	3216	3221	5743	5746	5746	5777	5786	5789	5846	5850	5870	5879
	3718	3719	3221	3226	5743	5746	5746	5777	5786	5789	5846	5850	5870	5879
	3719	3720	3226	3231	5743	5746	5746	5777	5786	5789	5846	5850	5870	5879
	3720	3721	3231	3236	5743	5746	5746	5777	5786	5789	5846	5850	5870	5879
	3721	3722	3236	3241	5743	5746	5746	5777	5786	5789	5846	5850	5870	5879
	3722	3723	3241	3246	5743	5746	5746	5777	5786	5789	5846	5850	5870	5879
	3723	3724	3246	3251	5743	5746	5746	5777	5786	5789	5846	5850	5870	5879
	3724	3725	3251	3256	5743	5746	5746	5777	5786	5789	5846	5850	5870	5879
	3725	3726	3256	3261	5743	5746	5746	5777	5786	5789	5846	5850	5870	5879
	3726	3727	3261	3266	5743	5746	5746	5777	5786	5789	5846	5850	5870	5879
	3727	3728	3266	3271	5743	5746	5746	5777	5786	5789	5846	5850	5870	5879
	3728	3729	3271	3276	5743	5746	5746	5777	5786	5789	5846	5850	5870	5879
	3729	3730	3276	3281	5743	5746	5746	5777	5786	5789	5846	5850	5870	5879
	3730	3731	3281	3286	5743	5746	5746	5777	5786	5789	5846	5850	5870	5879
	3731	3732	3286	3291	5743	5746	5746	5777	5786	5789	5846	5850	5870	5879
	3732	3733	3291	3296	5743	5746	5746	5777	5786	5789	5846	5850	5870	5879
	3733	3734	3296	3301	5743	5746	5746	5777	5786	5789	5846	5850	5870	5879
	3734	3735	3301	3306	5743	5746	5746	5777	5786	5789	5846	5850	5870	5879
	3735	3736	3306	3311	5743	5746	5746	5777	5786	5789	5846	5850	5870	5879
	3736	3737	3311	3316	5743	5746	5746	5777	5786					

DDW-2 MAGNA 27-0001 10-SEP-76 14:02 PAGE 148  
DDW-2 MAGNA 27-0001 CROSS REFERENCE TABLE -- PERMANENT SYMBOLS

B12

Year	Population	Area (sq. miles)	Population per square mile	Estimated area	Estimated population	Estimated density
1850	663	610	1.06	6	657	109.5
1860	908	640	1.42	6	990	103.3
1870	1039	1739	0.60	10	1039	103.9
1880	1100	1739	0.63	10	1100	110.0
1890	1100	1739	0.63	10	1100	110.0
1900	1100	1739	0.63	10	1100	110.0
1910	1100	1739	0.63	10	1100	110.0
1920	1100	1739	0.63	10	1100	110.0
1930	1100	1739	0.63	10	1100	110.0
1940	1100	1739	0.63	10	1100	110.0
1950	1100	1739	0.63	10	1100	110.0
1960	1100	1739	0.63	10	1100	110.0
1970	1100	1739	0.63	10	1100	110.0
1980	1100	1739	0.63	10	1100	110.0
1990	1100	1739	0.63	10	1100	110.0
2000	1100	1739	0.63	10	1100	110.0
2010	1100	1739	0.63	10	1100	110.0

DISPENSER-DETERMINED: 0  
DISPLAY-SELECTED: 0  
GENERATED: 0

\* 000045369 001-CRE/DS/CSFZ-000045369.MAC, 00045369.P13

c12