

4

3

2

1

INTEL CONFIDENTIAL

POTTER CITY CRB

REV 1.0

B

B

A

A

Wed Oct 27 14:52:59 2010

TITLE PAGE

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE
B

CODE
34649

DOCUMENT NUMBER
444359

REV
1.0

SCALE:

DO NOT SCALE DRAWING

SHEET 1 OF 303

4

3

2

1

4

3

2

1

INTEL CONFIDENTIAL

PAGE	COMPONENT / FUNCTION	PAGE	COMPONENT / FUNCTION	PAGE	COMPONENT / FUNCTION
1	TITLE PAGE	102-114	CPU SOCKET 3	226	LOM MAGJACK A
2	INDEX	115	DDR3 CPU3 CHANNEL N	227	LOM MAGJACK B
3	BLANK PAGE	116	DDR3 CPU3 CHANNEL P	228	TWINVILLE MIDBUS
4	SYSTEM BLOCK DIAGRAM	117	DDR3 CPU3 CHANNEL R	229-230	FRONT PANEL SIGNALS
5	POWER BLOCK DIAGRAM 1-2	118	DDR3 CPU3 CHANNEL T	231	POWER CONNECTORS
6	POWER BLOCK DIAGRAM 2-2	119	CPU3 DDR3 DQ REFERENCE	232	5VAUX SWITCH
7	VOLTAGE TABLE	120-121	CPU 3 IOU1 MIDBUS PROBE	233-236	VCCP CPU0 VR
8	POWER-ON SEQUENCE TIMING DIAGRAM	122-126	CPU MISC	237	CPU0 VSA
9	POWER-ON BLOCK DIAGRAM	127-130	PROC DEBUG LEDS	238-241	VCCP CPU1 VR
10	POWER GOOD/RESET BLOCK DIAGRAM	131-132	PROCESSORS XDP: OBSERVATION PORT	242	CPU1 VSA
11	PECI BUS BLOCK DIAGRAM	133	PROCESSORS JTAG CHAIN	243-246	VCCP CPU2 VR
12	CPU QPI/PCIE LANE REVERSE & POLARITY INV	134	PROCESSORS XDP: CONNECTORS	247	CPU2 VSA
13	PBG PCIE LANE REVERSE & POLARITY INV	135-142	PATSBURG	248-251	VCCP CPU3 VR
14	XDP0/XDP1 (CPU) BLOCK DIAGRAM	143-144	PATSBURG FILTERING	252	CPU3 VSA
15	BLANK PAGE (FOR BLOCK DIAGRAM)	145-146	PATSBURG DECOUPLING	253-254	CPU0 DDR3 VDDQ VR
16	JTAG (DEV) BLOCK DIAGRAM	147, 155	PATSBURG STRAPS PULL UPS	255	CPU0 DDR3 VTT
17	SMBUS BLOCK DIAGRAM (1-2)	148	PATSBURG ISOLATION/TERMINATION	256-257	CPU1 DDR3 VDDQ VR
18	SMBUS BLOCK DIAGRAM (2-2)	149-150	PATSBURG HEADERS	258	CPU1 DDR3 VTT
19	BLANK PAGE (FOR BLOCK DIAGRAM)	151	PATSBURG GSX	259-260	CPU2 DDR3 VDDQ VR
20	BLANK PAGE (FOR BLOCK DIAGRAM)	152	PATSBURG SPI FLASH	261	CPU2 DDR3 VTT
21	BLANK PAGE (FOR BLOCK DIAGRAM)	153	BLANK PAGE	262-263	CPU3 DDR3 VDDQ VR
22	BLANK PAGE (FOR BLOCK DIAGRAM)	154	ESI AC BLOCKING	264	CPU3 DDR3 VTT
23	INTERRUPTS DIAGRAM	156	TPM DEVICE/MODULE CONNECTOR	265	1.8V CPU0 PLL
24	CLOCK DIAGRAM	157-159	USB PORTS 1-3	266	1.8V CPU1 PLL
25	FAN CONNECTIVITY DIAGRAM	160	REAR USB 2.0 & ZEPHYR CONNECTORS	267	1.8V CPU2 PLL
26	SENSORS AND FAN DIAGRAM	161	SATA	268	1.8V CPU3 PLL
27	BLANK PAGE (FOR BLOCK DIAGRAM)	162	SAS	269	CPU0 VTT
28	CK420BQ (1 OF 2)	163	BATTERY CIRCUIT	270	CPU1 VTT
29	CK420BQ (2 OF 2)	164-166	PBG DEBUG HOOKS	271	CPU2 VTT
30	DB1900Z (1 OF 2)	167	BLANK PAGE	272	CPU3 VTT
31	DB1900Z (2 OF 2)	168	PBG XDP	273	PATSBURG 1.1V STBY VR
32	CK-MNG	169-170	SYSTEM CPLD	274	IBMC 1.8V STBY VR
33-45	CPU SOCKET 0	171-172	RISER CONNECTOR	275	BLANK PAGE
46	DDR3 CPU0 CHANNEL A	173	SUPERSLOT AC COUPLING	276	PATSBURG 1.1V MAIN VR
47	DDR3 CPU0 CHANNEL B	174	IBMC AND ASMI AC BLOCKING	277	PATSBURG VR BLANK PAGE
48	DDR3 CPU0 CHANNEL C	175-180	IBMC	278	IBMC 0V75 AND PBG 1V5 VR
49	DDR3 CPU0 CHANNEL D	181	IBMC BYPASS CAPS	279-280	3.3V STBY VR
50	CPU0 DDR3 DQ REFERENCE	182	IBMC VIDEO CONNECTOR	281	IBMC 1V5 AND 1V0 STBY VR
51-52	CPU 0 MIDBUS PROBES	183	IBMC STRAPS	282	TWINVILLE 2.6V AUX VR
53-55	CPU MISC	184-185	IBMC DDR3 MEMORY	283	TWINVILLE 0.85V AUX VR
56-68	CPU SOCKET 1	186	IBMC SERIAL BOOT FLASH	284	TWINVILLE VR BLANK PAGE
69	DDR3 CPU1 CHANNEL E	187	IBMC DEBUG HEADER	285	TWINVILLE 1.2V AUX VR
70	DDR3 CPU1 CHANNEL F	188	BMC-ME CONNECTOR	286	TWINVILLE 0.65V AUX VR
71	DDR3 CPU1 CHANNEL G	189-193	IBMC MISCELLANEOUS	287	TWINVILLE VR BLANK PAGE
72	DDR3 CPU1 CHANNEL H	194-195	IBMC SERIAL PORT	288-289	CPU0 VR MONITOR
73	CPU1 DDR3 DQ REFERENCE	196	PECI	290-291	CPU1 VR MONITOR
74-75	CPU 1 IOU1 MIDBUS PROBE	197	RMI1	292-293	CPU2 VR MONITOR
76-78	CPU MISC	198-203	SMBUS	294-295	CPU3 VR MONITOR
79-91	CPU SOCKET 2	204-209	LEDS & STATUS	296	VTT0 AND VTT1 MONITOR
92	DDR3 CPU2 CHANNEL J	210-212	CLOSED CHASSIS FANS	297	VTT2 AND VTT3 MONITOR
93	DDR3 CPU2 CHANNEL K	213-214	OPEN CHASSIS FANS	298	CAPS FOR NOISE PREVENTION
94	DDR3 CPU2 CHANNEL L	215	TEMPERATURE SENSORS	299-300	MOUNTING HOLES/LABELS/COMPLIANCE COUPONS
95	DDR3 CPU2 CHANNEL M	216	VOLTAGE MONITORING	301	CPLD HOOKS
96	CPU2 DDR3 DQ REFERENCE	217	BASEBOARD FRU MEMORY	302	SYSTEM PWR/RST SEQUENCE
97-98	CPU 2 IOU1 MIDBUS PROBE	218-224	TWINVILLE	303	POWER-SUPPLY POWER-ON SEQUENCE
99-101	CPU MISC	225	TWINVILLE AC COUPLING		

Wed Oct 27 14:52:59 2010

INDEX

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE
B

CODE
34649

DOCUMENT NUMBER
444359

REV
1.0

SCALE:

DO NOT SCALE DRAWING

SHEET 2 OF 303

4

3

2

1

4

3

2

1

INTEL CONFIDENTIAL

B

B

A

A

Wed Oct 27 16:26:20 2010

BLANK PAGE

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	SHEET 3 OF 303


4

3

2

1

INTEL CONFIDENTIAL



Wed Oct 27 14:52:59 2010

SYSTEM BLOCK DIAGRAM



DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	SHEET 4 OF 303

INTEL CONFIDENTIAL

Potter City VR Block Diagram



Wed Oct 27 14:52:59 2010

POWER BLOCK DIAGRAM (1-2)


DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	SHEET 5 OF 303

INTEL CONFIDENTIAL

Potter City VR Block Diagram



Note: 5VAUX powers all the Twinville input rails.

Note: External decoupling caps need to be added to 1.5 STBY SUS SST

Note: Internal PLL (ESI, Common PHY, SATA PLL) VRs need to use 1.5V instead of 1.8V. Soft strap need to be set accordingly.

VTT_CPU0
(from page 5)

INTEL CONFIDENTIAL

Wed Oct 27 14:53:00 2010

POWER BLOCK DIAGRAM (2-2)

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	
			SHEET 6 OF 303

4 3 2 1

INTEL CONFIDENTIAL

NETNAME	VOLTAGE	SOURCE	USAGE
P12V	12.0V	PSU	CPUs VTT VRDs
N12V	-12.0V	PSU	IBMC Serial Port, PCIE slot, Processor debug leds
P3V3	3.3V	PSU	CPUs PLL VRDs, PBG-B, PCIE slot, CLKs, others
P5V	5.0V	PSU	VRDs, PBG-B, USB ports, TPM, PCIE slot, IBMC video, others
P5V_STBY	5.0V	PSU	VRDs, PBG-B, USB, others
P12V_CPU0	12.0V	PSU	CPU0 VR12 (PVCCP, PVSA, PVDDQ), Fans
P12V_CPU1	12.0V	PSU	CPU1 VR12 (PVCCP, PVSA, PVDDQ), Fans
P12V_CPU2	12.0V	PSU	CPU2 VR12 (PVCCP, PVSA, PVDDQ)
P12V_CPU3	12.0V	PSU	CPU3 VR12 (PVCCP, PVSA, PVDDQ)
P5V_AUX	5.0V	P5V/P5V_STBY	AUX VRDs
P1V05_VCCP_CPU0	1.1V	P12V_CPU0	CPU0
P0V85_VSA_CPU0	0.85V	P12V_CPU1	CPU0
P1V05_VCCP_CPU1	1.1V	P12V_CPU1	CPU1
P0V85_VSA_CPU1	0.85V	P12V_CPU2	CPU1
P1V05_VCCP_CPU2	1.1V	P12V_CPU2	CPU2
P0V85_VSA_CPU2	0.85V	P12V_CPU3	CPU2
P1V05_VCCP_CPU3	1.1V	P12V_CPU3	CPU3
P0V85_VSA_CPU3	0.85V	P12V_CPU4	CPU3
P1V5_DDR3_CPU0	1.5V	P12V_CPU0	CPU0, CPU0 DDR3 DIMMS
P0V75_VTT_DDR3_CPU0	0.75V	P1V5_DDR3_CPU0	CPU0 DDR3 DIMMS
P1V5_DDR3_CPU1	1.5V	P12V_CPU1	CPU1, CPU1 DDR3 DIMMS
P0V75_VTT_DDR3_CPU1	0.75V	P1V5_DDR3_CPU1	CPU1 DDR3 DIMMS
P1V5_DDR3_CPU2	1.5V	P12V_CPU2	CPU2, CPU2 DDR3 DIMMS
P0V75_VTT_DDR3_CPU2	0.75V	P1V5_DDR3_CPU2	CPU2 DDR3 DIMMS
P1V5_DDR3_CPU3	1.5V	P12V_CPU3	CPU3, CPU3 DDR3 DIMMS
P0V75_VTT_DDR3_CPU3	0.75V	P1V5_DDR3_CPU3	CPU3 DDR3 DIMMS
P1V8_PLL_CPU0	1.8V (SNB-EX) or 1.7V (IVB-EXB)	3.3V	CPU0
P1V8_PLL_CPU1	1.8V (SNB-EX) or 1.7V (IVB-EXB)	3.3V	CPU1
P1V8_PLL_CPU2	1.8V (SNB-EX) or 1.7V (IVB-EXB)	3.3V	CPU2
P1V8_PLL_CPU3	1.8V (SNB-EX) or 1.7V (IVB-EXB)	3.3V	CPU3
P1V05_VTT_CPU0	1.05V (SNB-EX) or 1.0V (IVB-EXB)	5V	CPU0, PBG-B, IBMC
P1V05_VTT_CPU1	1.05V (SNB-EX) or 1.0V (IVB-EXB)	5V	CPU1, PBG-B, IBMC
P1V05_VTT_CPU2	1.05V (SNB-EX) or 1.0V (IVB-EXB)	5V	CPU2, PBG-B, IBMC
P1V05_VTT_CPU3	1.05V (SNB-EX) or 1.0V (IVB-EXB)	5V	CPU3, PBG-B, IBMC
P1V1_STBY_PBG	1.1V	P5V_STBY	PBG-B
P1V8_STBY_IBMC	1.8V	P3V3_STBY	IBMC
P1V1_MAIN_PBG	1.1V	P5V	PBG-B
P0V75_STBY_IBMC	0.75V	P5V_STBY	IBMC DDR3
P1V5_MAIN_PBG	1.5V	P3V3	PBG-B
P3V3_STBY	3.3V	P5V_STBY	PBG-B, IBMC, CK-MNG, PCIE slot, others
P1V5_STBY_IBMC	1.5V	P3V3_STBY	IBMC, IBMC DDR3
P1V0_STBY_IBMC	1.0V	P3V3_STBY	IBMC
P2V5_AUX_TWINVILLE	2.5V	P5V_AUX	Twinville
P0V8_AUX_TWINVILLE	0.8V	P5V_AUX	Twinville
P1V2_AUX_TWINVILLE	1.2V	P5V_AUX	Twinville
P0V67_AUX_TWINVILLE	0.67V	P5V_AUX	Twinville

Wed Oct 27 14:53:00 2010

VOLTAGE TABLE

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	SHEET 7 OF 303

4 3 2 1


INTEL CONFIDENTIAL

B

A

B

A



4


3

2

1

Wed Oct 27 14:53:00 2010

INTEL CONFIDENTIAL



Wed Oct 27 14:53:00 2010


POWER-ON BLOCK DIAGRAM

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	
			SHEET 9 OF 303

INTEL CONFIDENTIAL



Wed Oct 27 14:53:01 2010


POWER GOOD/RESET BLOCK DIAGRAM

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	SHEET 10 OF 303

INTEL CONFIDENTIAL



B

B

A

A

Wed Oct 27 14:53:01 2010

PEFI BUS BLOCK DIAGRAM

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE
B

CODE
34649

DOCUMENT NUMBER
444359

REV
1.0

SCALE:

DO NOT SCALE DRAWING

SHEET 11 OF 303

INTEL CONFIDENTIAL

Potter City QPI Link Connectivity						
SKT	port (RX)	Potter City Lane name	Lane Reversal	Polarity Inversion on lanes	No Polarity Inversion on lanes	
0	0	QPI_CPU3_CPU0_P1P0	Yes	0,1,2,3,5,8,10,11,12,13,14,15,16,17,18,19	4,6,7,9	L8
	1	QPI_CPU1_CPU0_P0P1	Yes	4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19	0,1,2,3	L8
1	0	QPI_CPU0_CPU1_P1P0	Yes	0,1,2,3,5,8,10,11,12,13,14,15,16,17,18,19	4,6,7,9	L3
	1	QPI_CPU2_CPU1_P0P1	Yes	4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19	0,1,2,3	L3
2	0	QPI_CPU1_CPU2_P1P0	Yes	0,1,2,3,5,8,10,11,12,13,14,15,16,17,18,19	4,6,7,9	L8
	1	QPI_CPU3_CPU2_P0P1	Yes	4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19	0,1,2,3	L8
3	0	QPI_CPU2_CPU3_P1P0	Yes	0,1,2,3,5,8,10,11,12,13,14,15,16,17,18,19	4,6,7,9	L3
	1	QPI_CPU0_CPU3_P0P1	Yes	4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19	0,1,2,3	L3

Potter City PCIE Link Connectivity on Riser Connector					
Slot Config	Potter City Lane name	CPU 0 pin name	Slotx Pin Name	Lane Reversal	Polarity Inversion on lanes (referred to Slot Pin Name)
x16	P3E_CPU0_RCONN_TX_PE3A<3..0>	PE3A_TX<3:0>	P2E_SLOT5_T<3:0>	NO	NO
	P3E_CPU0_RCONN_TX_PE3B<3..0>	PE3B_TX<7:4>	P2E_SLOT5_T<7:4>		NO
	P3E_CPU0_RCONN_TX_PE3C<3..0>	PE3C_TX<3:0>	P2E_SLOT6_T<3:0>		NO
	P3E_CPU0_RCONN_TX_PE3D<3..0>	PE3D_TX<7:4>	P2E_SLOT6_T<7:4>		NO
	P3E_CPU0_RCONN_RX_PE3A<3..0>	PE3A_RX<3:0>	P2E_SLOT5_R<3:0>		7,6,5,4
	P3E_CPU0_RCONN_RX_PE3B<3..0>	PE3B_RX<7:4>	P2E_SLOT5_R<7:4>		NO
	P3E_CPU0_RCONN_RX_PE3C<3..0>	PE3C_RX<3:0>	P2E_SLOT6_R<3:0>		NO
	P3E_CPU0_RCONN_RX_PE3D<3..0>	PE3D_RX<7:4>	P2E_SLOT6_R<7:4>		NO
x8	P3E_CPU0_RCONN_TX_PE1A<3..0>	PE1A_TX<3:0>	P2E_SLOT4_T<3:0>	NO	2,1,0
	P3E_CPU0_RCONN_TX_PE1B<3..0>	PE1B_TX<7:4>	P2E_SLOT4_T<7:4>		NO
	P3E_CPU0_RCONN_RX_PE1A<3..0>	PE1A_RX<3:0>	P2E_SLOT4_R<3:0>		NO
	P3E_CPU0_RCONN_RX_PE1B<3..0>	PE1B_RX<7:4>	P2E_SLOT4_R<7:4>		NO

Potter City PCIE Link between CPU0 and Twinville (NIC)					
Link	Potter City Lane name	CPU 0 pin name	TWV Pin Name	Lane Reversal	Polarity Inversion on lanes (referred to TWV Pin Name)
x8	P2E_CPU0_TWV_TX_PE2C<3..0>	PE2C_TX<11:8>	PET<3:0>	NO	NO
	P2E_CPU0_TWV_TX_PE2D<3..0>	PE2D_TX<15:12>	PET<7:4>		NO
	P2E_CPU0_TWV_RX_PE2C<3..0>	PE2C_RX<11:8>	PER<3:0>		NO
	P2E_CPU0_TWV_RX_PE2D<3..0>	PE2D_RX<15:12>	PER<7:4>		NO

Wed Oct 27 16:26:37 2010

4

3

2

1

INTEL CONFIDENTIAL

	Lane Reversal	Polarity Inversion
DMI (From CPU0 to PBG)	Yes: FROM UPSTREAM DEVICE (CPU)	No
PCIE from PBG to iBMC	No	No

Wed Oct 27 14:53:01 2010

PBG PCIE LANE REVERSE & POLARITY INV

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	SHEET 13 OF 303

4


3

2

1

INTEL CONFIDENTIAL

NOTES:
 Remove 3-pin jumper for production and stuff 0-ohm



Wed Oct 27 14:53:02 2010

XDP0/XDP1 (CPU) BLOCK DIAGRAM

DEPARTMENT
DCPAE

Intel Corporation
 2200 Mission College Blvd.
 P.O. BOX 58119
 Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	SHEET 14 OF 303

4

3

2

1

INTEL CONFIDENTIAL

B

B

A

A

Wed Oct 27 14:53:02 2010

BLANK PAGE

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE
B

CODE
34649

DOCUMENT NUMBER
444359

REV
1.0

SCALE:

DO NOT SCALE DRAWING

SHEET 15 OF 303

4

3


2

1

INTEL CONFIDENTIAL

Supported Configurations:

- 1) CPU0 only
- 2) CPU0 and CPU1 only
- 3) CPU0, CPU1, CPU2 and CPU3




Wed Oct 27 14:53:02 2010

JTAG (DEV) BLOCK DIAGRAM

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	B	34649	444359	1.0
SCALE:		DO NOT SCALE DRAWING			SHEET 16 OF 303

INTEL CONFIDENTIAL



(Does not account for BMC Debug Connector)

- S** SMBus Slave (Main)
- M/S** SMBus Master (Main)
- MM** SMBus Multi-Master (Main)
- MM/S** SMBus Multi-Master (Standby)
- S** SMBus Slave (Standby)

Wed Oct 27 14:53:02 2010


SMBUS BLOCK DIAGRAM (1-2)

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	
			SHEET 17 OF 303

INTEL CONFIDENTIAL



Wed Oct 27 14:53:03 2010

SMBUS BLOCK DIAGRAM (2-2)

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	
			SHEET 18 OF 303

4

3

2

1

INTEL CONFIDENTIAL

B

B

A

A

Wed Oct 27 14:53:03 2010

BLANK PAGE

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE
B

CODE
34649

DOCUMENT NUMBER
444359

REV
1.0

SCALE:

DO NOT SCALE DRAWING

SHEET 19 OF 303

4

3

2

1

4

3

2

1

INTEL CONFIDENTIAL

B

B

A

A

Wed Oct 27 14:53:03 2010

BLANK PAGE

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE
B

CODE
34649

DOCUMENT NUMBER
444359

REV
1.0

SCALE:

DO NOT SCALE DRAWING

SHEET 20 OF 303

4

3

2

1

4

3

2

1

INTEL CONFIDENTIAL

B

B

A

A

Wed Oct 27 14:53:03 2010

BLANK PAGE

DEPARTMENT

DCPAE

Intel Corporation

2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE

B

CODE

34649

DOCUMENT NUMBER

444359

REV

1.0

SCALE:

DO NOT SCALE DRAWING

SHEET 21 OF 303

4

3

2

1

4

3

2

1

INTEL CONFIDENTIAL

B

B

A

A

Wed Oct 27 14:53:03 2010

BLANK PAGE

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE
B

CODE
34649

DOCUMENT NUMBER
444359

REV
1.0

SCALE:

DO NOT SCALE DRAWING

SHEET 22 OF 303

4

3


2

1

INTEL CONFIDENTIAL

B

A



Wed Oct 27 14:53:04 2010

INTERRUPTS DIAGRAM

DEPARTMENT DCPAE	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 23 OF 303	

NOTE: IBMC logs all errors, BIOS communicates SEL entries to IBMC

4

3

2

1


B

A

INTEL CONFIDENTIAL

Notes:

1. Terminate Unused Clock input pins on Patsburg as follows:
 P to Vcc via 10k
 N to GND via 1k
2. Three clock input pairs on Patsburg need 100nF after regular source shunt termination scheme (NS_SAS0_P/N; NS_SAS0_P/N & PCIE_P/N)



Urbanna Schematic Riser Conn							
Card	Clock Slot4	Clock Slot5	Clock Slot6	Clock Slot7	Clock Slot8	Clock Slot9	Clock Slot10
2U PCI-X	Bridge 1	Bridge 2	FH Slot3 x8	LP Slot1 x8			LP Slot2 x8
Butterfly	FH Slot3 x8	Switch 1	FH Slot2 x8	FH Slot1 x16	Switch 2	LP Slot1 x8	LP Slot2 x8
2U PCIe	Slot1 x8		Slot2 x8		Slot3 x8		
1U PCIe	Slot 1 x16						

Wed Oct 27 14:53:04 2010


CLOCK DIAGRAM

DEPARTMENT
DCPAE

Intel Corporation
 2200 Mission College Blvd.
 P.O. BOX 58119
 Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	SHEET 24 OF 303

INTEL CONFIDENTIAL



Rev. 0.56
Refer to Mechanical drawing for exact fan connector locations

Wed Oct 27 14:53:04 2010


FAN CONNECTIVITY DIAGRAM

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	SHEET 25 OF 303

INTEL CONFIDENTIAL



Wed Oct 27 14:53:04 2010

SENSORS & FAN DIAGRAM

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	SHEET 26 OF 303

4

3

2

1

INTEL CONFIDENTIAL

B

B

A

A

Wed Oct 27 14:53:05 2010

BLANK PAGE

DEPARTMENT

DCPAE

Intel Corporation

2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE

B

CODE

34649

DOCUMENT NUMBER

444359

REV

1.0

SCALE:

DO NOT SCALE DRAWING

SHEET 27 OF 303

4


3

2

1

INTEL CONFIDENTIAL

ROOM CK420BQ



Wed Oct 27 15:21:19 2010


4

3

2

1

INTEL CONFIDENTIAL



ROOM CK420BQ

CK420BQ (2 OF 2)

Wed Oct 27 15:21:19 2010

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	B	34649	444359	1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 29 OF 303	


4

3

2

1

INTEL CONFIDENTIAL



PIN SETTINGS

100M_133M#	1 = 100 MHZ 0 = 133.33 MHZ	
SMB_A1_TRI	SMB_A0_TRI	SMBUS ADDRESS
0	0	0XD8
HIBW_BYPM_LOBW#	1 = HIGH BANDWIDTH 0 = LOW BW MODE, MID= BYPASS MODE	

ROOM = CLK_BUF

DB1900Z (1 OF 2)

DEPARTMENT DCPAE	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 30 OF 303	

Wed Oct 27 15:21:19 2010



4

3

2

1

INTEL CONFIDENTIAL



ROOM = CLK_BUF
DB1900Z (2 OF 2)

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE
B

CODE
34649

DOCUMENT NUMBER
444359

REV
1.0

SCALE:

DO NOT SCALE DRAWING

SHEET 31 OF 303


Wed Oct 27 15:21:20 2010

4

3

2


1



INTEL CONFIDENTIAL

CAD NOTE:
10UF CAP AND 0.1UF CAPS SHOULD BE SEPARATED BY 250MILS
PLACE 10UF CLOSE TO FERRITE BEAD
PLACE ALL 0.1UF NEAR CHIP PIN
CURRENT SHOULD FLOW THROUGH 10UF CAP PAD

CAD NOTE:
PLACE 0.1UF NEAR CHIP PIN



ROOM = CK-MNG

Wed Oct 27 15:21:20 2010

CK-MNG

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE
B

CODE
34649

DOCUMENT NUMBER
444359

REV
1.0

SCALE:


DO NOT SCALE DRAWING

SHEET 32 OF 303

INTEL CONFIDENTIAL

CAD NOTE FROM ROMLEY PDG NOTE FOR PE_RBIAS: THE ROUTING DISTANCE TO THE RESISTOR SHOULD BE AS CLOSE AS POSSIBLE (NO LONGER THAN 1.0" AND AT LEAST 15 MILS WIDE) KEEP THE TRACES SEPARATED 30 MILS FROM ALL OTHERS.

CAD NOTE FROM ROMLEY PDG NOTE FOR QPI_RBIAS: THE ROUTING DISTANCE TO THE RESISTOR SHOULD BE AS CLOSE AS POSSIBLE (POSSIBLY NO LONGER THAN 1.0" AND AT LEAST 10 MILS WIDE)



U5H1 IC

SANDYBRIDGE_EP_EXT_D

PE VREF CAP	QPI VREF CAP
PE_RBIAS_SENSE	QPI_RBIAS_SENSE
PE_RBIAS	QPI_RBIAS
BCLK1_DP	BCLK0_DP
BCLK1_DN	BCLK0_DN
PEHPSCL	RSVD<31>
PEHPSDA	RSVD<32>
RSVD<12>	RSVD<18>
RSVD<8>	RSVD<19>
RSVD<10>	RSVD<17>
RSVD<7>	RSVD<21>
RSVD<5>	RSVD<22>
RSVD<63>	RSVD<40>
RSVD<62>	RSVD<37>
RSVD<24>	
RSVD<25>	
PRDY_N	
PREQ_N	
SOCKET_ID<1>	
SOCKET_ID<0>	
PECI	
SVIDCLK	
SVIDDATA	
SVIDALERT_N	
PMSYNC	
PWRGOOD	
EAR_N	
RESET_N	
TDO	
TDI	
TCK	
TMS	
TRST_N	

E64556-001

1/17


Wed Oct 27 15:21:20 2010

CPU SOCKET 0 (1 OF 13)

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	B	34649	444359	1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 33 OF 303	

INTEL CONFIDENTIAL

SANDYBRIDGE_EP_EXT_D




E64556-001

Wed Oct 27 16:27:04 2010

DEPARTMENT DCPAE	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 34 OF 303	

INTEL CONFIDENTIAL



CPU SOCKET 0 (3 OF 13)

3/17


Wed Oct 27 15:21:20 2010

E64556-001

DEPARTMENT DCPAE	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 35 OF 303	

INTEL CONFIDENTIAL

U5H1 SANDYBRIDGE_EP_EXT D IC



CPU SOCKET 0 (4 OF 13)

E64556-001

DEPARTMENT DCPAE	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
		SCALE:	DO NOT SCALE DRAWING		SHEET 36 OF 303

INTEL CONFIDENTIAL


4

3

2

1

U5H1 IC SANDYBRIDGE_EP_EXT_D



5/17

Wed Oct 27 15:21:21 2010

E64556-001

CPU SOCKET 0 (5 OF 13)

DEPARTMENT DCPAE

Intel Corporation

2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119


SIZE	CODE	DOCUMENT NUMBER	REV
B	34649	444359	1.0
SCALE:	DO NOT SCALE DRAWING		SHEET 37 OF 303

INTEL CONFIDENTIAL

4 3 2 1

U5H1
IC

SANDYBRIDGE_EP_EXT_D



6/17

E64556-001

Wed Oct 27 15:21:21 2010

CPU SOCKET 0 (6 OF 13)

DEPARTMENT
DCPAE

Intel Corporation

2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE
B

CODE
34649

DOCUMENT NUMBER

444359

REV

1.0

SCALE:

DO NOT SCALE DRAWING

SHEET 38 OF 303

4 3 2 1

4

3


2

1

INTEL CONFIDENTIAL

U5H1 IC

SANDYBRIDGE_EP_EXT_D



7/17

E64556-001

Wed Oct 27 15:21:21 2010

CPU SOCKET 0 (7 OF 13)

DEPARTMENT
DCPAE

Intel Corporation

2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE
B

CODE
34649

DOCUMENT NUMBER
444359

REV
1.0

SCALE:

DO NOT SCALE DRAWING

SHEET 39 OF 303

4

3

2

1

4

3

2

1

INTEL CONFIDENTIAL

U5H1 IC

SANDYBRIDGE_EP_EXT_D



BPM_N<7>	RSVD<45>
BPM_N<6>	RSVD<38>
BPM_N<5>	RSVD<49>
BPM_N<4>	RSVD<42>
BPM_N<3>	RSVD<47>
BPM_N<2>	RSVD<44>
BPM_N<1>	RSVD<53>
BPM_N<0>	RSVD<48>
RSVD<16>	RSVD<57>
RSVD<14>	RSVD<56>
CPU_ONLY_RESET	RSVD<51>
RSVD<15>	RSVD<36>
RSVD<13>	RSVD<43>
RSVD<3>	RSVD<33>
RSVD<60>	RSVD<50>
RSVD<61>	RSVD<41>
RSVD<64>	RSVD<46>
RSVD<65>	RSVD<54>
RSVD<66>	
RSVD<66>	
RSVD<55>	

BJ45 NC_CPU0_RSVD<45>
BP44 NC_CPU0_RSVD<38>
BG45 NC_CPU0_RSVD<49>
BL45 NC_CPU0_RSVD<42>
BH46 NC_CPU0_RSVD<47>
BK44 NC_CPU0_RSVD<44>
BE45 NC_CPU0_RSVD<53>
BH44 NC_CPU0_RSVD<48>
BD44 NC_CPU0_RSVD<57>
BD46 NC_CPU0_RSVD<56>
BF46 NC_CPU0_RSVD<51>
BR43 NC_CPU0_RSVD<36>
BL43 NC_CPU0_RSVD<43>
BU43 NC_CPU0_RSVD<33>
BG43 NC_CPU0_RSVD<50>
BM44 NC_CPU0_RSVD<41>
BJ43 NC_CPU0_RSVD<46>
BE43 NC_CPU0_RSVD<54>

DMI_RX_DP<3>	DMI_TX_DP<3>
DMI_RX_DP<2>	DMI_TX_DP<2>
DMI_RX_DP<1>	DMI_TX_DP<1>
DMI_RX_DP<0>	DMI_TX_DP<0>
DMI_RX_DN<3>	DMI_TX_DN<3>
DMI_RX_DN<2>	DMI_TX_DN<2>
DMI_RX_DN<1>	DMI_TX_DN<1>
DMI_RX_DN<0>	DMI_TX_DN<0>

C45 DMI_CPU0_SSB_TX_DP<0>	0
B44 DMI_CPU0_SSB_TX_DP<1>	1
C43 DMI_CPU0_SSB_TX_DP<2>	2
B42 DMI_CPU0_SSB_TX_DP<3>	3
E45 DMI_CPU0_SSB_TX_DN<0>	0
D44 DMI_CPU0_SSB_TX_DN<1>	1
E43 DMI_CPU0_SSB_TX_DN<2>	2
D42 DMI_CPU0_SSB_TX_DN<3>	3

TEST3	RSVD<68>
TEST2	RSVD<11>
TEST1	RSVD<34>
TEST0	RSVD<52>
DDR23_RCOMP<2>	RSVD<0>
DDR23_RCOMP<1>	RSVD<2>
DDR23_RCOMP<0>	RSVD<4>
DDR01_RCOMP<2>	RSVD<6>
DDR01_RCOMP<1>	RSVD<9>
DDR01_RCOMP<0>	RSVD<27>
ERROR_N<2>	RSVD<28>
ERROR_N<1>	RSVD<29>
ERROR_N<0>	RSVD<30>
	RSVD<1>
	RSVD<35>
	RSVD<39>
	RSVD<26>
	RSVD<58>
	RSVD<67>


AP48 NC_CPU0_RSVD<68>
E53 NC_CPU0_RSVD<11>
BT44 NC_CPU0_RSVD<34>
BE47 NC_CPU0_RSVD<52>
Y48 NC_CPU0_RSVD<0>
M48 NC_CPU0_RSVD<2>
J15 NC_CPU0_RSVD<4>
H56 NC_CPU0_RSVD<6>
F46 NC_CPU0_RSVD<9>
CG11 NC_CPU0_RSVD<27>
CF44 NC_CPU0_RSVD<28>
CE43 NC_CPU0_RSVD<29>
CD44 NC_CPU0_RSVD<30>
W15 NC_CPU0_RSVD<1>
BR47 NC_CPU0_RSVD<35>
BN47 NC_CPU0_RSVD<39>
CP54 NC_CPU0_RSVD<26>
BC47 NC_CPU0_RSVD<58>
AB48 NC_CPU0_RSVD<67>

NOTE: DMI PORT WITH LANE REVERSAL FROM UPSTREAM DEVICE (CPU)

DMI_CPU0_SSB_TX_DP<3..0>

DMI_CPU0_SSB_TX_DN<3..0>

P1V05_VTT_CPU0



CAD NOTE: PLACE AMONG ALL CPU, SAME LENGTH TO ALL CPUS

8/17

E64556-001

Wed Oct 27 15:21:22 2010

CPU SOCKET 0 (8 OF 13)

DEPARTMENT
DCPAE

Intel Corporation

2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE
B

CODE
34649

DOCUMENT NUMBER
444359

REV
1.0

SCALE:

DO NOT SCALE DRAWING

SHEET 40 OF 303

4

3

2

1

4

3


2

1

INTEL CONFIDENTIAL

NOTE: QPI P0 RX NETS WITH LANE REVERSAL
NOTE: POLARITY INVERSION ON LANES 0,1,2,3,5,8,10,11,12,13,14,15,16,17,18,19

U5H1
IC



E64556-001

Wed Oct 27 15:21:22 2010

CPU SOCKET 0 (9 OF 13)

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	B	34649	444359	1.0
SCALE:		DO NOT SCALE DRAWING			SHEET 41 OF 303

4

3

2

1

4

3

2


1

INTEL CONFIDENTIAL

NOTE: QPI P1 RX NETS WITH LANE REVERSAL

NOTE: POLARITY INVERSION ON LANES 4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19

U5H1 IC



10/17

E64556-001

Wed Oct 27 15:21:22 2010

CPU SOCKET 0 (10 OF 13)

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	B	34649	444359	1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 42 OF 303	

4

3


2

1

INTEL CONFIDENTIAL

P1V05_VCCP_CPU0

1.05



11/17


E64556-001

P1V05_VCCP_CPU0

1.05

P1V05_VCCP_CPU0

1.05



12/17

E64556-001



Wed Oct 27 15:21:22 2010

CPU SOCKET 0 (11 OF 13)


DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	SHEET 43 OF 303




CAD NOTE:
PLACE IN SOCKET CAVITY



INTEL CONFIDENTIAL

U5H1 IC

SANDYBRIDGE_EP_EXT_D




15/17

E64556-001

U5H1 IC

SANDYBRIDGE_EP_EXT_D




16/17

E64556-001

U5H1 IC

SANDYBRIDGE_EP_EXT_D



17/17

E64556-001








INTEL CONFIDENTIAL

J6K2

J6K2

P1V5_DDR3_CPU0

P1V5_DDR3_CPU0



EVENT_N: NO PU ON DIMM, NEEDS PU ON BOARD.
 EVENT_N: INDICATES THAT A THERMAL EVENT HAS BEEN DETECTED IN THE THERMAL SENSING DEVICE (TS/SPD).

DDR3 CPU0 CHANNEL A DIMM1

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	B	34649	444359	1.0
SCALE:		DO NOT SCALE DRAWING			SHEET 46 OF 303

Wed Oct 27 15:21:23 2010






INTEL CONFIDENTIAL

J6K1

J6K1

P1V5_DDR3_CPU0

P1V5_DDR3_CPU0



Wed Oct 27 15:21:23 2010

DDR3 CPU0 CHANNEL B DIMM1

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	B	34649	444359	1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 47 OF 303	


INTEL CONFIDENTIAL

J4F2

J4F2


P1V5_DDR3_CPU0

P1V5_DDR3_CPU0




E55582-004

1/3




E55582-004

3/3



E55582-004



E55582-004

Wed Oct 27 15:22:12 2010

DDR3 CPU0 CHANNEL C DIMM1

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	SHEET 48 OF 303







INTEL CONFIDENTIAL

J4F3

J4F3

P1V5_DDR3_CPU0

P1V5_DDR3_CPU0



Wed Oct 27 15:21:24 2010

DDR3 CPU0 CHANNEL D DIMM1

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	SHEET 49 OF 303


INTEL CONFIDENTIAL

ROOM = VREFDQ_CPU0

P3V3_AUX NEEDED FOR POT
IF DESIGN SUPPORT S3

CONNECTION TO THE P1V5_DDR3_CPU0
VOLTAGE RAIL SHOULD BE NEAR THE
P1V5_DDR3VR SENSE POINT


WRITE VREF FROM CPU TO THE DIMMS



P3V3_AUX NEEDED FOR POT
IF DESIGN SUPPORT S3

CONNECTION TO THE P1V5_DDR3_CPU0
VOLTAGE RAIL SHOULD BE NEAR THE
P1V5_DDR3VR SENSE POINT

WRITE VREF FROM CPU TO THE DIMMS



DDR3 PROCESSOR VREF GENERATION

P1V5_DDR3_CPU0 CAD NOTE:
PLACE CIRCUIT AS CLOSE AS POSSIBLE TO CPU
REFER TO RS-ROMLEY PDG FOR LATEST GUIDELINE
FROM ROMLEY PDG:
NOMINAL TRACE WIDTH = 10 MILS
NOMINAL TRACE SPACING = 20 MILS
CPU BREAKOUT REQ = 4-MIL WIDTH / 4-MIL SPACING
THE DECOUPLING CAP RECOMMENDED IS 0603 0.1UF

P5V_AUX NEEDED FOR OP AMP
IF DESIGN SUPPORT S3
REVIEW DATASHEET OF OPAMP FOR CORRECT DECOUPLING VALUES


CPU0 DDR3 DQ REFERENCE

Wed Oct 27 15:21:24 2010

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	B	34649	444359	1.0
SCALE:		DO NOT SCALE DRAWING			SHEET 50 OF 303

INTEL CONFIDENTIAL

FROM ROMLEY PDG:
DECOUPLING CAP VALUE FOR PCIE GEN3 = 180NF TO 265NF



Wed Oct 27 15:21:24 2010

ROOM: CPU0 IOU1 MIDBUS
CPU 0 MIDBUS PROBE (1 OF 2)

DEPARTMENT: DCPAE
Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE: B	CODE: 34649	DOCUMENT NUMBER: 444359	REV: 1.0
SCALE:		DO NOT SCALE DRAWING	SHEET 51 OF 303

4

3

2

1



INTEL CONFIDENTIAL

*****NOTE: NETS PE3C<3>, PE3D<1>, PE3D<0>
HAVE POLARITY INVERSION

J7N1

PCIE_GEN3_FULL_A

TERMINATION RESISTORS ON BOARD VALUE 42.2 OHMS



R5F2
1 2
1K 1/16W
A93548-023

NC_MIDBUS_CPU0_RSVD D1

RSVD
SUTPWRGD

- GND<17>
- GND<16>
- GND<15>
- GND<14>
- GND<13>
- GND<12>
- GND<11>
- GND<10>
- GND<9>
- GND<8>
- GND<7>
- GND<6>
- GND<5>
- GND<4>
- GND<3>
- GND<2>
- GND<1>
- GND<0>

- D22
- D17
- D12
- D7
- D2
- C21
- C16
- C11
- C6
- C1
- B18
- B13
- B8
- B3
- A18
- A13
- A8
- A3

N/A

Wed Oct 27 15:21:25 2010

ROOM: CPU0 IOU1 MIDBUS
CPU 0 IOU1 MIDBUS PROBE (2 OF 2)

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	B	34649	444359	1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 52 OF 303	

4

3

2

1


INTEL CONFIDENTIAL

COMPENSATION RESISTANCE CONTROL


PDG CAD NOTE: NOMINAL TRACE WIDTH = 10 MILS
 PDG CAD NOTE: NOMINAL TRACE SPACING = 15 MILS
 PDG CAD NOTE: MAX TRACE LENGTH TO RESISTOR = 2"
 PDG CAD NOTE: PLACE PADS TOGETHER AND CLOSE TO THE CPU SOCKET

REFER TO PDG FOR PULLDOWN RESISTORS:
 RCOMP[0] -> 130 OHM FOR ODT
 RCOMP[1] -> 26.1 OHM FOR DQ/DQS
 RCOMP[2] -> 200 OHM FOR CMD


ROOM: CPU0_RCOMP








ROOM: CPU1_RCOMP



ROOM: CPU2_RCOMP



ROOM: CPU3_RCOMP



Wed Oct 27 15:21:24 2010

CPU MISC: DDR3

DEPARTMENT
DCPAE

Intel Corporation
 2200 Mission College Blvd.
 P.O. BOX 58119
 Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	SHEET 53 OF 303


INTEL CONFIDENTIAL

STRAP SIGNALS

NET NAMES REFLECT ON-DIE TERMINATION AT CPU


LTENABLE AT CPU0: DE POPULATE RESISTOR ON BRING UP BOARD.
SAFE_MODE_BOOT AT CPU0: ALLOW FOR OPTION OF RESISTOR BEING POPULATED ON BRING UP BOARD.

*DE NOTE: RESISTOR VALUES COULD BE 240 OHM 5%
CURRENT ONES 1% USED TO REDUCE BOM.




IVT_ID SIGNALS

P3V3_STBY IS REQUIRED IN ORDER FOR THE CPLD TO REALIZE WHETHER SNB-EX OR IVB-EXB IS PLACED BEFORE THE PLATFORM IS COMPLETELY ON



SOCKET OCCUPIED SIGNALS

SOCKET/PKG ONLY PINS, CONNECTED TO GND ON THE PACKAGE



Wed Oct 27 15:21:25 2010

CPU MISC: STRAPS, IVT_ID, SKTOCC

DEPARTMENT
DCPAE





Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	SHEET 54 OF 303

INTEL CONFIDENTIAL

SVID SIGNALS

P3V3_STBY IS REQUIRED IN ORDER FOR THE CPLD



PCIE HOTPLUG SMB INTERFACE

PCIE HOTPLUG NOT SUPPORTED BY PLATFORM

*DE NOTE: ACCORDING TO MOW WW17 IF PE HP SMBUS PINS UNUSED LEAVE THEM NC

Wed Oct 27 15:21:29 2010

CPUS MISC: SVID, PCIE HP

DEPARTMENT
DCPAE

Intel Corporation

2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE
B

CODE
34649

DOCUMENT NUMBER
444359

REV
1.0


SCALE:

DO NOT SCALE DRAWING

SHEET 55 OF 303


INTEL CONFIDENTIAL

CAD NOTE FROM ROMLEY PDG NOTE FOR PE_RBIAS:
THE ROUTING DISTANCE TO THE RESISTOR
SHOULD BE AS CLOSE AS POSSIBLE
(NO LONGER THAN 1.0" AND AT LEAST 15 MILS WIDE)
KEEP THE TRACES SEPARATED 30 MILS FROM ALL OTHERS.




DE NOTE: PE_RBIAS_SENSE NET MUST BE SHORTED
AT THE TOP OF PE_RBIAS 500HM RESISTOR.
CONNECT SENSE AS CLOSE AS POSSIBLE TO OTHER END OF RES

NET NAMES REFLECT ON-DIE TERMINATION AT CPU



U7H1
IC


SANDYBRIDGE_EP_EXT_D




E64556-001

1/17


CAD NOTE FROM ROMLEY PDG NOTE FOR QPI_RBIAS:
THE ROUTING DISTANCE TO THE RESISTOR
SHOULD BE AS CLOSE AS POSSIBLE
(POSSIBLY NO LONGER THAN 1.0" AND AT LEAST 10 MILS WIDE)



DE NOTE: QPI_RBIAS_SENSE NET MUST BE SHORTED
AT THE TOP OF QPI_RBIAS 500HM RESISTOR.
CONNECT SENSE AS CLOSE AS POSSIBLE TO OTHER END OF RES



*DE NOTE: RESISTOR VALUES COULD BE 240 OHM 5%
CURRENT ONES 1% USED TO REDUCE BOM.



DE NOTE: SOCKET_ID[1:0] NETS HAVE PD ON DIE


Wed Oct 27 15:21:25 2010

CPU SOCKET 1 (1 OF 13)

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	B	34649	444359	1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 56 OF 303	

INTEL CONFIDENTIAL

SANDYBRIDGE_EP_EXT_D




2/17


E64556-001

Wed Oct 27 15:21:25 2010

CPU SOCKET 1 (2 OF 13)

DEPARTMENT DCPAE	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 57 OF 303	






INTEL CONFIDENTIAL

SANDYBRIDGE_EP_EXT D

Wed Oct 27 15:21:26 2010

DEPARTMENT DCPAE		Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119		SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 59 OF 303			



INTEL CONFIDENTIAL

U7H1 IC

DEPARTMENT DCPAE	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
E64556-001		SCALE:	DO NOT SCALE DRAWING		SHEET 60 OF 303

4

3

2

1

INTEL CONFIDENTIAL

U7H1
IC

SANDYBRIDGE_EP_EXT_D

TP P3E CPU1 RX PE1A DP<3>	E55	PE1A RX DP<3>	PE1A TX DP<3>	J45	TP P3E CPU1 TX PE1A DP<3>
TP P3E CPU1 RX PE1A DP<2>	D54	PE1A RX DP<2>	PE1A TX DP<2>	H44	TP P3E CPU1 TX PE1A DP<2>
TP P3E CPU1 RX PE1A DP<1>	D52	PE1A RX DP<1>	PE1A TX DP<1>	J43	TP P3E CPU1 TX PE1A DP<1>
TP P3E CPU1 RX PE1A DP<0>	C51	PE1A RX DP<0>	PE1A TX DP<0>	H42	TP P3E CPU1 TX PE1A DP<0>
TP P3E CPU1 RX PE1A DN<3>	G55	PE1A RX DN<3>	PE1A TX DN<3>	L45	TP P3E CPU1 TX PE1A DN<3>
TP P3E CPU1 RX PE1A DN<2>	F54	PE1A RX DN<2>	PE1A TX DN<2>	K44	TP P3E CPU1 TX PE1A DN<2>
TP P3E CPU1 RX PE1A DN<1>	F52	PE1A RX DN<1>	PE1A TX DN<1>	L43	TP P3E CPU1 TX PE1A DN<1>
TP P3E CPU1 RX PE1A DN<0>	E51	PE1A RX DN<0>	PE1A TX DN<0>	K42	TP P3E CPU1 TX PE1A DN<0>
TP P3E CPU1 RX PE1B DP<3>	K56	PE1B RX DP<7>	PE1B TX DP<7>	J49	TP P3E CPU1 TX PE1B DP<3>
TP P3E CPU1 RX PE1B DP<2>	J57	PE1B RX DP<6>	PE1B TX DP<6>	H48	TP P3E CPU1 TX PE1B DP<2>
TP P3E CPU1 RX PE1B DP<1>	K54	PE1B RX DP<5>	PE1B TX DP<5>	J47	TP P3E CPU1 TX PE1B DP<1>
TP P3E CPU1 RX PE1B DP<0>	J53	PE1B RX DP<4>	PE1B TX DP<4>	H46	TP P3E CPU1 TX PE1B DP<0>
TP P3E CPU1 RX PE1B DN<3>	M56	PE1B RX DN<7>	PE1B TX DN<7>	L49	TP P3E CPU1 TX PE1B DN<3>
TP P3E CPU1 RX PE1B DN<2>	L57	PE1B RX DN<6>	PE1B TX DN<6>	K48	TP P3E CPU1 TX PE1B DN<2>
TP P3E CPU1 RX PE1B DN<1>	M54	PE1B RX DN<5>	PE1B TX DN<5>	L47	TP P3E CPU1 TX PE1B DN<1>
TP P3E CPU1 RX PE1B DN<0>	L53	PE1B RX DN<4>	PE1B TX DN<4>	K46	TP P3E CPU1 TX PE1B DN<0>
TP P3E CPU1 RX PE2A DP<3>	U55	PE2A RX DP<3>	PE2A TX DP<3>	AM52	TP P3E CPU1 TX PE2A DP<3>
TP P3E CPU1 RX PE2A DP<2>	T56	PE2A RX DP<2>	PE2A TX DP<2>	AN51	TP P3E CPU1 TX PE2A DP<2>
TP P3E CPU1 RX PE2A DP<1>	T54	PE2A RX DP<1>	PE2A TX DP<1>	AM50	TP P3E CPU1 TX PE2A DP<1>
TP P3E CPU1 RX PE2A DP<0>	L55	PE2A RX DP<0>	PE2A TX DP<0>	AN49	TP P3E CPU1 TX PE2A DP<0>
TP P3E CPU1 RX PE2A DN<3>	W55	PE2A RX DN<3>	PE2A TX DN<3>	AP52	TP P3E CPU1 TX PE2A DN<3>
TP P3E CPU1 RX PE2A DN<2>	V56	PE2A RX DN<2>	PE2A TX DN<2>	AR51	TP P3E CPU1 TX PE2A DN<2>
TP P3E CPU1 RX PE2A DN<1>	V54	PE2A RX DN<1>	PE2A TX DN<1>	AP50	TP P3E CPU1 TX PE2A DN<1>
TP P3E CPU1 RX PE2A DN<0>	N55	PE2A RX DN<0>	PE2A TX DN<0>	AR49	TP P3E CPU1 TX PE2A DN<0>
TP P3E CPU1 RX PE2B DP<3>	AE57	PE2B RX DP<7>	PE2B TX DP<7>	AP54	TP P3E CPU1 TX PE2B DP<3>
TP P3E CPU1 RX PE2B DP<2>	AC55	PE2B RX DP<6>	PE2B TX DP<6>	AN53	TP P3E CPU1 TX PE2B DP<2>
TP P3E CPU1 RX PE2B DP<1>	AB56	PE2B RX DP<5>	PE2B TX DP<5>	AH54	TP P3E CPU1 TX PE2B DP<1>
TP P3E CPU1 RX PE2B DP<0>	AB54	PE2B RX DP<4>	PE2B TX DP<4>	AG53	TP P3E CPU1 TX PE2B DP<0>
TP P3E CPU1 RX PE2B DN<3>	AF58	PE2B RX DN<7>	PE2B TX DN<7>	AT54	TP P3E CPU1 TX PE2B DN<3>
TP P3E CPU1 RX PE2B DN<2>	AE55	PE2B RX DN<6>	PE2B TX DN<6>	AR53	TP P3E CPU1 TX PE2B DN<2>
TP P3E CPU1 RX PE2B DN<1>	AD56	PE2B RX DN<5>	PE2B TX DN<5>	AK54	TP P3E CPU1 TX PE2B DN<1>
TP P3E CPU1 RX PE2B DN<0>	AD54	PE2B RX DN<4>	PE2B TX DN<4>	AJ53	TP P3E CPU1 TX PE2B DN<0>
TP P3E CPU1 RX PE2C DP<3>	AR57	PE2C RX DP<11>	PE2C TX DP<11>	AW51	TP P3E CPU1 TX PE2C DP<3>
TP P3E CPU1 RX PE2C DP<2>	AJ57	PE2C RX DP<10>	PE2C TX DP<10>	AY54	TP P3E CPU1 TX PE2C DP<2>
TP P3E CPU1 RX PE2C DP<1>	AK58	PE2C RX DP<9>	PE2C TX DP<9>	AW53	TP P3E CPU1 TX PE2C DP<1>
TP P3E CPU1 RX PE2C DP<0>	AH56	PE2C RX DP<8>	PE2C TX DP<8>	AV52	TP P3E CPU1 TX PE2C DP<0>
TP P3E CPU1 RX PE2C DN<3>	AU57	PE2C RX DN<11>	PE2C TX DN<11>	BA51	TP P3E CPU1 TX PE2C DN<3>
TP P3E CPU1 RX PE2C DN<2>	AL57	PE2C RX DN<10>	PE2C TX DN<10>	BB54	TP P3E CPU1 TX PE2C DN<2>
TP P3E CPU1 RX PE2C DN<1>	AM58	PE2C RX DN<9>	PE2C TX DN<9>	BA53	TP P3E CPU1 TX PE2C DN<1>
TP P3E CPU1 RX PE2C DN<0>	AK56	PE2C RX DN<8>	PE2C TX DN<8>	AY52	TP P3E CPU1 TX PE2C DN<0>

6/17

E64556-001

Wed Oct 27 15:21:26 2010

CPU SOCKET 1 (6 OF 13)

DEPARTMENT
DCPAE

Intel Corporation

2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE
B

CODE
34649

DOCUMENT NUMBER

444359

REV
1.0

SCALE:

DO NOT SCALE DRAWING

SHEET 61 OF 303

4

3

2

1

INTEL CONFIDENTIAL

U7H1
IC

SANDYBRIDGE_EP_EXT_D

TP_P3E_CPU1_RX_PE2D_DP<3>	AY56	PE2D_RX_DP<15>	PE2D_TX_DP<15>	AW47	TP_P3E_CPU1_TX_PE2D_DP<3>
TP_P3E_CPU1_RX_PE2D_DP<2>	AY58	PE2D_RX_DP<14>	PE2D_TX_DP<14>	AV48	TP_P3E_CPU1_TX_PE2D_DP<2>
TP_P3E_CPU1_RX_PE2D_DP<1>	AP56	PE2D_RX_DP<13>	PE2D_TX_DP<13>	AW49	TP_P3E_CPU1_TX_PE2D_DP<1>
TP_P3E_CPU1_RX_PE2D_DP<0>	AT58	PE2D_RX_DP<12>	PE2D_TX_DP<12>	AV50	TP_P3E_CPU1_TX_PE2D_DP<0>
TP_P3E_CPU1_RX_PE2D_DN<3>	BB56	PE2D_RX_DN<15>	PE2D_TX_DN<15>	BA47	TP_P3E_CPU1_TX_PE2D_DN<3>
TP_P3E_CPU1_RX_PE2D_DN<2>	BA57	PE2D_RX_DN<14>	PE2D_TX_DN<14>	AY48	TP_P3E_CPU1_TX_PE2D_DN<2>
TP_P3E_CPU1_RX_PE2D_DN<1>	AT56	PE2D_RX_DN<13>	PE2D_TX_DN<13>	BA49	TP_P3E_CPU1_TX_PE2D_DN<1>
TP_P3E_CPU1_RX_PE2D_DN<0>	AV58	PE2D_RX_DN<12>	PE2D_TX_DN<12>	AY50	TP_P3E_CPU1_TX_PE2D_DN<0>
TP_P3E_CPU1_RX_PE3A_DP<3>	AA49	PE3A_RX_DP<3>	PE3A_TX_DP<3>	P48	TP_P3E_CPU1_TX_PE3A_DP<3>
TP_P3E_CPU1_RX_PE3A_DP<2>	AF46	PE3A_RX_DP<2>	PE3A_TX_DP<2>	R47	TP_P3E_CPU1_TX_PE3A_DP<2>
TP_P3E_CPU1_RX_PE3A_DP<1>	AG45	PE3A_RX_DP<1>	PE3A_TX_DP<1>	J51	TP_P3E_CPU1_TX_PE3A_DP<1>
TP_P3E_CPU1_RX_PE3A_DP<0>	AF44	PE3A_RX_DP<0>	PE3A_TX_DP<0>	H50	TP_P3E_CPU1_TX_PE3A_DP<0>
TP_P3E_CPU1_RX_PE3A_DN<3>	AC49	PE3A_RX_DN<3>	PE3A_TX_DN<3>	T48	TP_P3E_CPU1_TX_PE3A_DN<3>
TP_P3E_CPU1_RX_PE3A_DN<2>	AH46	PE3A_RX_DN<2>	PE3A_TX_DN<2>	U47	TP_P3E_CPU1_TX_PE3A_DN<2>
TP_P3E_CPU1_RX_PE3A_DN<1>	AJ45	PE3A_RX_DN<1>	PE3A_TX_DN<1>	L51	TP_P3E_CPU1_TX_PE3A_DN<1>
TP_P3E_CPU1_RX_PE3A_DN<0>	AH44	PE3A_RX_DN<0>	PE3A_TX_DN<0>	K50	TP_P3E_CPU1_TX_PE3A_DN<0>
TP_P3E_CPU1_RX_PE3B_DP<3>	AA51	PE3B_RX_DP<7>	PE3B_TX_DP<7>	R49	TP_P3E_CPU1_TX_PE3B_DP<3>
TP_P3E_CPU1_RX_PE3B_DP<2>	AA53	PE3B_RX_DP<6>	PE3B_TX_DP<6>	P50	TP_P3E_CPU1_TX_PE3B_DP<2>
TP_P3E_CPU1_RX_PE3B_DP<1>	Y52	PE3B_RX_DP<5>	PE3B_TX_DP<5>	R51	TP_P3E_CPU1_TX_PE3B_DP<1>
TP_P3E_CPU1_RX_PE3B_DP<0>	Y50	PE3B_RX_DP<4>	PE3B_TX_DP<4>	P52	TP_P3E_CPU1_TX_PE3B_DP<0>
TP_P3E_CPU1_RX_PE3B_DN<3>	AC51	PE3B_RX_DN<7>	PE3B_TX_DN<7>	U49	TP_P3E_CPU1_TX_PE3B_DN<3>
TP_P3E_CPU1_RX_PE3B_DN<2>	AC53	PE3B_RX_DN<6>	PE3B_TX_DN<6>	T50	TP_P3E_CPU1_TX_PE3B_DN<2>
TP_P3E_CPU1_RX_PE3B_DN<1>	AB52	PE3B_RX_DN<5>	PE3B_TX_DN<5>	U51	TP_P3E_CPU1_TX_PE3B_DN<1>
TP_P3E_CPU1_RX_PE3B_DN<0>	AB50	PE3B_RX_DN<4>	PE3B_TX_DN<4>	T52	TP_P3E_CPU1_TX_PE3B_DN<0>
TP_P3E_CPU1_RX_PE3C_DP<3>	AG49	PE3C_RX_DP<11>	PE3C_TX_DP<11>	Y46	TP_P3E_CPU1_TX_PE3C_DP<3>
TP_P3E_CPU1_RX_PE3C_DP<2>	AF50	PE3C_RX_DP<10>	PE3C_TX_DP<10>	R45	TP_P3E_CPU1_TX_PE3C_DP<2>
TP_P3E_CPU1_RX_PE3C_DP<1>	AG51	PE3C_RX_DP<9>	PE3C_TX_DP<9>	AA47	TP_P3E_CPU1_TX_PE3C_DP<1>
TP_P3E_CPU1_RX_PE3C_DP<0>	AF48	PE3C_RX_DP<8>	PE3C_TX_DP<8>	P46	TP_P3E_CPU1_TX_PE3C_DP<0>
TP_P3E_CPU1_RX_PE3C_DN<3>	AJ49	PE3C_RX_DN<11>	PE3C_TX_DN<11>	AB46	TP_P3E_CPU1_TX_PE3C_DN<3>
TP_P3E_CPU1_RX_PE3C_DN<2>	AH50	PE3C_RX_DN<10>	PE3C_TX_DN<10>	U45	TP_P3E_CPU1_TX_PE3C_DN<2>
TP_P3E_CPU1_RX_PE3C_DN<1>	AJ51	PE3C_RX_DN<9>	PE3C_TX_DN<9>	AC47	TP_P3E_CPU1_TX_PE3C_DN<1>
TP_P3E_CPU1_RX_PE3C_DN<0>	AH48	PE3C_RX_DN<8>	PE3C_TX_DN<8>	T46	TP_P3E_CPU1_TX_PE3C_DN<0>
TP_P3E_CPU1_RX_PE3D_DP<3>	AN45	PE3D_RX_DP<15>	PE3D_TX_DP<15>	T44	TP_P3E_CPU1_TX_PE3D_DP<3>
TP_P3E_CPU1_RX_PE3D_DP<2>	AM46	PE3D_RX_DP<14>	PE3D_TX_DP<14>	AC43	TP_P3E_CPU1_TX_PE3D_DP<2>
TP_P3E_CPU1_RX_PE3D_DP<1>	AN47	PE3D_RX_DP<13>	PE3D_TX_DP<13>	Y44	TP_P3E_CPU1_TX_PE3D_DP<1>
TP_P3E_CPU1_RX_PE3D_DP<0>	AG47	PE3D_RX_DP<12>	PE3D_TX_DP<12>	AA45	TP_P3E_CPU1_TX_PE3D_DP<0>
TP_P3E_CPU1_RX_PE3D_DN<3>	AR45	PE3D_RX_DN<15>	PE3D_TX_DN<15>	P44	TP_P3E_CPU1_TX_PE3D_DN<3>
TP_P3E_CPU1_RX_PE3D_DN<2>	AP46	PE3D_RX_DN<14>	PE3D_TX_DN<14>	AA43	TP_P3E_CPU1_TX_PE3D_DN<2>
TP_P3E_CPU1_RX_PE3D_DN<1>	AR47	PE3D_RX_DN<13>	PE3D_TX_DN<13>	AB44	TP_P3E_CPU1_TX_PE3D_DN<1>
TP_P3E_CPU1_RX_PE3D_DN<0>	AJ47	PE3D_RX_DN<12>	PE3D_TX_DN<12>	AC45	TP_P3E_CPU1_TX_PE3D_DN<0>

7/17

E64556-001

Wed Oct 27 15:21:26 2010

CPU SOCKET 1 (7 OF 13)

DEPARTMENT
DCPAE

Intel Corporation

2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE
B

CODE
34649

DOCUMENT NUMBER
444359

REV
1.0

SCALE:


DO NOT SCALE DRAWING

SHEET 62 OF 303

INTEL CONFIDENTIAL

U7H1 IC

SANDYBRIDGE_EP_EXT_D



8/17

E64556-001

Wed Oct 27 15:21:26 2010

CPU SOCKET 1 (8 OF 13)

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:	DO NOT SCALE DRAWING		SHEET 63 OF 303

4

3

2

1


INTEL CONFIDENTIAL

NOTE: QPI P0 RX NETS WITH LANE REVERSAL

NOTE: POLARITY INVERSION ON LANES 0,1,2,3,5,8,10,11,12,13,14,15,16,17,18,19

U7H1
IC

SANDYBRIDGE_EP_EXT_D



9/17

E64556-001

Wed Oct 27 15:21:27 2010

CPU SOCKET 1 (9 OF 13)

DEPARTMENT
DCPAE

Intel Corporation

2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE
B

CODE
34649

DOCUMENT NUMBER
444359

REV
1.0

SCALE:

DO NOT SCALE DRAWING

SHEET 64 OF 303

4

3

2

1

4

3


2

1

INTEL CONFIDENTIAL

NOTE: QPI P1 RX NETS WITH LANE REVERSAL

NOTE: POLARITY INVERSION ON LANES 4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19



10/17

E64556-001

Wed Oct 27 15:21:27 2010

CPU SOCKET 1 (10 OF 13)

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE
B

CODE
34649

DOCUMENT NUMBER
444359

REV
1.0

SCALE:

DO NOT SCALE DRAWING

SHEET 65 OF 303

4

3

2

1

INTEL CONFIDENTIAL

P1V05_VCCP_CPU1

1.05

U7H1
IC

SANDYBRIDGE_EP_EXT_D

CA29	VCC<207>	VCC<155>	BP10
CA25	VCC<206>	VCC<154>	BN9
BY40	VCC<205>	VCC<153>	BN7
BY38	VCC<204>	VCC<152>	BN5
BY36	VCC<203>	VCC<151>	BN3
BY34	VCC<202>	VCC<150>	BN17
BY32	VCC<201>	VCC<149>	BN15
BY30	VCC<200>	VCC<148>	BN13
BY28	VCC<199>	VCC<147>	BN11
BY26	VCC<198>	VCC<146>	BN1
BY18	VCC<197>	VCC<145>	BK8
BV8	VCC<196>	VCC<144>	BK6
BV6	VCC<195>	VCC<143>	BK4
BV4	VCC<194>	VCC<142>	BK2
BV2	VCC<193>	VCC<141>	BK16
BV16	VCC<192>	VCC<140>	BK14
BV14	VCC<191>	VCC<139>	BK12
BV12	VCC<190>	VCC<138>	BK10
BV10	VCC<189>	VCC<137>	BJ9
BU9	VCC<188>	VCC<136>	BJ7
BU7	VCC<187>	VCC<135>	BJ5
BU5	VCC<186>	VCC<134>	BJ3
BU3	VCC<185>	VCC<133>	BJ17
BU17	VCC<184>	VCC<132>	BJ15
BU15	VCC<183>	VCC<131>	BJ13
BU13	VCC<182>	VCC<130>	BJ11
BU11	VCC<181>	VCC<129>	BJ1
BU1	VCC<180>	VCC<128>	BH8
BT8	VCC<179>	VCC<127>	BH6
BT6	VCC<178>	VCC<126>	BH4
BT4	VCC<177>	VCC<125>	BH2
BT2	VCC<176>	VCC<124>	BH16
BT16	VCC<175>	VCC<123>	BH14
BT14	VCC<174>	VCC<122>	BH12
BT12	VCC<173>	VCC<121>	BH10
BT10	VCC<172>	VCC<120>	BG9
BR9	VCC<171>	VCC<119>	BG7
BR7	VCC<170>	VCC<118>	BG5
BR5	VCC<169>	VCC<117>	BG3
BR3	VCC<168>	VCC<116>	BG17
BR17	VCC<167>	VCC<115>	BG15
BR15	VCC<166>	VCC<114>	BG13
BR13	VCC<165>	VCC<113>	BG11
BR11	VCC<164>	VCC<112>	BG1
BR1	VCC<163>	VCC<111>	BF8
BP8	VCC<162>	VCC<110>	BF6
BP6	VCC<161>	VCC<109>	BF4
BP4	VCC<160>	VCC<108>	BF2
BP2	VCC<159>	VCC<107>	BF16
BP16	VCC<158>	VCC<106>	BF14
BP14	VCC<157>	VCC<105>	BF12
BP12	VCC<156>	VCC<104>	BF10

11/17

E64556-001

P1V05_VCCP_CPU1

1.05

P1V05_VCCP_CPU1

1.05

U7H1
IC

SANDYBRIDGE_EP_EXT_D

BE9	VCC<103>	VCC<51>	AU7
BE7	VCC<102>	VCC<50>	AU5
BE5	VCC<101>	VCC<49>	AU3
BE3	VCC<100>	VCC<48>	AU17
BE17	VCC<99>	VCC<47>	AU15
BE15	VCC<98>	VCC<46>	AU13
BE13	VCC<97>	VCC<45>	AU11
BE11	VCC<96>	VCC<44>	AU1
BE1	VCC<95>	VCC<43>	AP8
BB8	VCC<94>	VCC<42>	AP6
BB6	VCC<93>	VCC<41>	AP4
BB4	VCC<92>	VCC<40>	AP2
BB2	VCC<91>	VCC<39>	AP16
BB16	VCC<90>	VCC<38>	AP14
BB14	VCC<89>	VCC<37>	AP12
BB12	VCC<88>	VCC<36>	AP10
BB10	VCC<87>	VCC<35>	AN9
BA9	VCC<86>	VCC<34>	AN7
BA7	VCC<85>	VCC<33>	AN5
BA5	VCC<84>	VCC<32>	AN3
BA3	VCC<83>	VCC<31>	AN17
BA17	VCC<82>	VCC<30>	AN15
BA15	VCC<81>	VCC<29>	AN13
BA13	VCC<80>	VCC<28>	AN11
BA11	VCC<79>	VCC<27>	AN1
BA1	VCC<78>	VCC<26>	AM8
AY8	VCC<77>	VCC<25>	AM6
AY6	VCC<76>	VCC<24>	AM4
AY4	VCC<75>	VCC<23>	AM2
AY2	VCC<74>	VCC<22>	AM16
AY16	VCC<73>	VCC<21>	AM14
AY14	VCC<72>	VCC<20>	AM12
AY12	VCC<71>	VCC<19>	AM10
AY10	VCC<70>	VCC<18>	AL9
AY9	VCC<69>	VCC<17>	AL7
AW7	VCC<68>	VCC<16>	AL5
AW5	VCC<67>	VCC<15>	AL3
AW3	VCC<66>	VCC<14>	AL17
AW17	VCC<65>	VCC<13>	AL15
AW15	VCC<64>	VCC<12>	AL13
AW13	VCC<63>	VCC<11>	AL11
AW11	VCC<62>	VCC<10>	AL1
AW1	VCC<61>	VCC<9>	AG41
AV8	VCC<60>	VCC<8>	AG39
AV6	VCC<59>	VCC<7>	AG37
AV4	VCC<58>	VCC<6>	AG35
AV2	VCC<57>	VCC<5>	AG33
AV16	VCC<56>	VCC<4>	AG31
AV14	VCC<55>	VCC<3>	AG29
AV12	VCC<54>	VCC<2>	AG27
AV10	VCC<53>	VCC<1>	AG25
AU9	VCC<52>	VCC<0>	AG19

12/17

E64556-001

Wed Oct 27 15:21:27 2010

CPU SOCKET 1 (11 OF 13)

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE
B

CODE
34649


DOCUMENT NUMBER
444359

REV
1.0


SCALE:

DO NOT SCALE DRAWING

SHEET 66 OF 303



INTEL CONFIDENTIAL



CPU SOCKET 1 (13 OF 13)

Wed Oct 27 15:21:27 2010

DEPARTMENT	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE		B	34649	444359	1.0
SCALE:		DO NOT SCALE DRAWING			SHEET 68 OF 303

INTEL CONFIDENTIAL






4 3 2 1

J9K2

J9K2

P1V5_DDR3_CPU1

P1V5_DDR3_CPU1



Wed Oct 27 15:21:28 2010

DDR3 CPU1 CHANNEL E DIMM1

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	B	34649	444359	1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 69 OF 303	

4 3 2 1








INTEL CONFIDENTIAL

J9K1

J9K1

P1V5_DDR3_CPU1

P1V5_DDR3_CPU1



DDR3 CPU1 CHANNEL F DIMM1

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	B	34649	444359	1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 70 OF 303	

Wed Oct 27 15:21:28 2010







INTEL CONFIDENTIAL

J7F1

J7F1

P1V5_DDR3_CPU1

P1V5_DDR3_CPU1



DDR3 CPU1 CHANNEL G DIMM1

DEPARTMENT DCPAE	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 71 OF 303	

Wed Oct 27 15:21:28 2010

INTEL CONFIDENTIAL





4 3 2 1

J7F2

J7F2

P1V5_DDR3_CPU1

P1V5_DDR3_CPU1



DDR3 CPU1 CHANNEL H DIMM1

Wed Oct 27 15:21:29 2010


INTEL CONFIDENTIAL

ROOM = VREFDQ_CPU1

P3V3_AUX NEEDED FOR POT IF DESIGN SUPPORT S3

CONNECTION TO THE P1V5_DDR3_CPU0 VOLTAGE RAIL SHOULD BE NEAR THE P1V5_DDR3VR SENSE POINT

WRITE VREF FROM CPU TO THE DIMMS



DDR3 PROCESSOR VREF GENERATION

P1V5_DDR3_CPU1
 CAD NOTE:
 PLACE CIRCUIT AS CLOSE AS POSSIBLE TO CPU
 REFER TO RS-ROMLEY PDG FOR LATEST GUIDELINE
 FROM ROMLEY PDG:
 NOMINAL TRACE WIDTH = 10 MILS
 NOMINAL TRACE SPACING = 20 MILS
 CPU BREAKOUT REQ = 4-MIL WIDTH / 4-MIL SPACING
 THE DECOUPLING CAP RECOMMENDED IS 0603 0.1UF

DECOUPLING CAP
 CAD NOTE:
 PLACE CLOSE TO CHIP


P5V_AUX NEEDED FOR OP AMP IF DESIGN SUPPORT S3

REVIEW DATASHEET OF OPAMP FOR CORRECT DECOUPLING VALUES

P3V3_AUX NEEDED FOR POT IF DESIGN SUPPORT S3

CONNECTION TO THE P1V5_DDR3_CPU0 VOLTAGE RAIL SHOULD BE NEAR THE P1V5_DDR3VR SENSE POINT

WRITE VREF FROM CPU TO THE DIMMS



DDR3 PROCESSOR VREF GENERATION

P1V5_DDR3_CPU1
 CAD NOTE:
 PLACE CIRCUIT AS CLOSE AS POSSIBLE TO CPU
 REFER TO RS-ROMLEY PDG FOR LATEST GUIDELINE
 FROM ROMLEY PDG:
 NOMINAL TRACE WIDTH = 10 MILS
 NOMINAL TRACE SPACING = 20 MILS
 CPU BREAKOUT REQ = 4-MIL WIDTH / 4-MIL SPACING
 THE DECOUPLING CAP RECOMMENDED IS 0603 0.1UF

DECOUPLING CAP
 CAD NOTE:
 PLACE CLOSE TO CHIP

P5V_AUX NEEDED FOR OP AMP IF DESIGN SUPPORT S3

REVIEW DATASHEET OF OPAMP FOR CORRECT DECOUPLING VALUES

Wed Oct 27 15:21:29 2010

CPU1 DDR3 DQ REFERENCE

DEPARTMENT
 DCPAE

Intel Corporation
 2200 Mission College Blvd.
 P.O. BOX 58119
 Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	
			SHEET 73 OF 303

4

3

2

1

INTEL CONFIDENTIAL

THIS PAGE WAS INTENTIONALLY LEFT BLANK

B

B

A

A

Wed Oct 27 14:53:29 2010

CPU

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE
B

CODE
34649

DOCUMENT NUMBER
444359

REV
1.0

SCALE:

DO NOT SCALE DRAWING

SHEET 74 OF 303

4

3

2

1

4

3

2

1

INTEL CONFIDENTIAL

THIS PAGE WAS INTENTIONALLY LEFT BLANK

B

B

A

A

Wed Oct 27 14:53:29 2010

CPU

DEPARTMENT

DCPAE

Intel Corporation

2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE

B

CODE

34649

DOCUMENT NUMBER

444359

REV

1.0

SCALE:

DO NOT SCALE DRAWING

SHEET 75 OF 303

4

3


2

1

INTEL CONFIDENTIAL


POWER GOOD CIRCUITRY

CAD NOTE: GTL2005 TO PULLUP RES = 3" TO 23"
 CAD NOTE: PULLUP RES TO CPU = LESS THAN 2.5"



POWERGOOD DIMMS
 DRAM_PWR_OK CIRCUITRY

REFER TO PDG FOR IMPLEMENTATION
 CAD NOTE: GTL2005 TO PULLUP RES = 1" MAX
 CAD NOTE: PULLUP TO SERIES RES = 3"-14"
 CAD NOTE: SERIES RES TO CPU = DAISY CHAIN











RESET CIRCUITRY

CAD NOTE: GTL2005 TO PULLUP RES = 3" TO 23"
 CAD NOTE: PLACE TOGETHER PULLUP RES AND SERIES RES
 CAD NOTE: SERIES RES TO CPU = LESS THAN 1.5"



Wed Oct 27 15:21:29 2010

INTEL CONFIDENTIAL




Wed Oct 27 15:21:33 2010

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	B	34649	444359	1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 77 OF 303	

INTEL CONFIDENTIAL
ERROR SIGNALS

VTT_CPU0 USED SINCE IT IS ALWAYS PRESENT, AVOIDING FALSE SIGNAL ASSERTION
 CAD NOTE: FOLLOW A STAR TOPOLOGY
 CAD NOTE: EACH CPU TO PULLUP AT COMMON NODE: 5"-15"
 CAD NOTE: NO TRACE LENGTH MATCHING REQUIRED
 CAD NOTE: PLACE SERIES RESISTOR RIGHT WHERE THE STUB SPRINGS





ROOM: ERROR0

ROOM: ERRORS

ROOM: ERROR1

ROOM: ERROR2

GTL TO LVTTTL CONVERTER
 WHEN GTL2005 IS USED AS GTL TO LVTTTL CONVERTER
 THEN IT HAS PUSH/PULL OUTPUTS



Wed Oct 27 15:21:38 2010

CPU SIDEBAND: ERRORS CIRCUITRY


DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	B	34649	444359	1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 78 OF 303	

INTEL CONFIDENTIAL

CAD NOTE FROM ROMLEY PDG NOTE FOR PE_RBIAS: THE ROUTING DISTANCE TO THE RESISTOR SHOULD BE AS CLOSE AS POSSIBLE (NO LONGER THAN 1.0" AND AT LEAST 15 MILS WIDE) KEEP THE TRACES SEPARATED 30 MILS FROM ALL OTHERS.


DE NOTE: PE_RBIAS_SENSE NET MUST BE SHORTED AT THE TOP OF PE_RBIAS 500HM RESISTOR. CONNECT SENSE AS CLOSE AS POSSIBLE TO OTHER END OF RES

NET NAMES REFLECT ON-DIE TERMINATION AT CPU



U8C1 IC

SANDYBRIDGE_EP_EXT_D




E64556-001

1/17

CAD NOTE FROM ROMLEY PDG NOTE FOR QPI_RBIAS: THE ROUTING DISTANCE TO THE RESISTOR SHOULD BE AS CLOSE AS POSSIBLE (POSSIBLY NO LONGER THAN 1.0" AND AT LEAST 10 MILS WIDE)

DE NOTE: QPI_RBIAS_SENSE NET MUST BE SHORTED AT THE TOP OF QPI_RBIAS 500HM RESISTOR. CONNECT SENSE AS CLOSE AS POSSIBLE TO OTHER END OF RES



*DE NOTE: RESISTOR VALUES COULD BE 340 OHM 5% CURRENT ONES 1% USED TO REDUCE BOM.


DE NOTE: SOCKET_ID[1:0] NETS HAVE PD ON DIE

EAR_N SIGNAL HAS A 6K OHM PU ON CPU DIE

Wed Oct 27 15:21:30 2010

CPU SOCKET 2 (1 OF 13)


DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	B	34649	444359	1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 79 OF 303	



E64556-001


Wed Oct 27 15:21:30 2010

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	B	34649	444359	1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 80 OF 303	



3/17


Wed Oct 27 15:21:30 2010



DEPARTMENT DCPAE	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 82 OF 303	

INTEL CONFIDENTIAL

SANDYBRIDGE_EP_EXT_D



E64556-001

CPU SOCKET 2 (5 OF 13)

DEPARTMENT DCPAE	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 83 OF 303	

4

3

2

1

INTEL CONFIDENTIAL

U8C1
IC

SANDYBRIDGE_EP_EXT_D

TP_P3E_CPU2_RX_PE1A_DP<3>	E55	PE1A_RX_DP<3>	PE1A_TX_DP<3>	J45	TP_P3E_CPU2_TX_PE1A_DP<3>
TP_P3E_CPU2_RX_PE1A_DP<2>	D54	PE1A_RX_DP<2>	PE1A_TX_DP<2>	H44	TP_P3E_CPU2_TX_PE1A_DP<2>
TP_P3E_CPU2_RX_PE1A_DP<1>	D52	PE1A_RX_DP<1>	PE1A_TX_DP<1>	J43	TP_P3E_CPU2_TX_PE1A_DP<1>
TP_P3E_CPU2_RX_PE1A_DP<0>	C51	PE1A_RX_DP<0>	PE1A_TX_DP<0>	H42	TP_P3E_CPU2_TX_PE1A_DP<0>
TP_P3E_CPU2_RX_PE1A_DN<3>	G55	PE1A_RX_DN<3>	PE1A_TX_DN<3>	L45	TP_P3E_CPU2_TX_PE1A_DN<3>
TP_P3E_CPU2_RX_PE1A_DN<2>	F54	PE1A_RX_DN<2>	PE1A_TX_DN<2>	K44	TP_P3E_CPU2_TX_PE1A_DN<2>
TP_P3E_CPU2_RX_PE1A_DN<1>	F52	PE1A_RX_DN<1>	PE1A_TX_DN<1>	L43	TP_P3E_CPU2_TX_PE1A_DN<1>
TP_P3E_CPU2_RX_PE1A_DN<0>	E51	PE1A_RX_DN<0>	PE1A_TX_DN<0>	K42	TP_P3E_CPU2_TX_PE1A_DN<0>
TP_P3E_CPU2_RX_PE1B_DP<3>	K56	PE1B_RX_DP<7>	PE1B_TX_DP<7>	J49	TP_P3E_CPU2_TX_PE1B_DP<3>
TP_P3E_CPU2_RX_PE1B_DP<2>	J57	PE1B_RX_DP<6>	PE1B_TX_DP<6>	H48	TP_P3E_CPU2_TX_PE1B_DP<2>
TP_P3E_CPU2_RX_PE1B_DP<1>	K54	PE1B_RX_DP<5>	PE1B_TX_DP<5>	J47	TP_P3E_CPU2_TX_PE1B_DP<1>
TP_P3E_CPU2_RX_PE1B_DP<0>	J53	PE1B_RX_DP<4>	PE1B_TX_DP<4>	H46	TP_P3E_CPU2_TX_PE1B_DP<0>
TP_P3E_CPU2_RX_PE1B_DN<3>	M56	PE1B_RX_DN<7>	PE1B_TX_DN<7>	L49	TP_P3E_CPU2_TX_PE1B_DN<3>
TP_P3E_CPU2_RX_PE1B_DN<2>	L57	PE1B_RX_DN<6>	PE1B_TX_DN<6>	K48	TP_P3E_CPU2_TX_PE1B_DN<2>
TP_P3E_CPU2_RX_PE1B_DN<1>	M54	PE1B_RX_DN<5>	PE1B_TX_DN<5>	L47	TP_P3E_CPU2_TX_PE1B_DN<1>
TP_P3E_CPU2_RX_PE1B_DN<0>	L53	PE1B_RX_DN<4>	PE1B_TX_DN<4>	K46	TP_P3E_CPU2_TX_PE1B_DN<0>
TP_P3E_CPU2_RX_PE2A_DP<3>	U55	PE2A_RX_DP<3>	PE2A_TX_DP<3>	AM52	TP_P3E_CPU2_TX_PE2A_DP<3>
TP_P3E_CPU2_RX_PE2A_DP<2>	T56	PE2A_RX_DP<2>	PE2A_TX_DP<2>	AN51	TP_P3E_CPU2_TX_PE2A_DP<2>
TP_P3E_CPU2_RX_PE2A_DP<1>	T54	PE2A_RX_DP<1>	PE2A_TX_DP<1>	AM50	TP_P3E_CPU2_TX_PE2A_DP<1>
TP_P3E_CPU2_RX_PE2A_DP<0>	L55	PE2A_RX_DP<0>	PE2A_TX_DP<0>	AN49	TP_P3E_CPU2_TX_PE2A_DP<0>
TP_P3E_CPU2_RX_PE2A_DN<3>	W55	PE2A_RX_DN<3>	PE2A_TX_DN<3>	AP52	TP_P3E_CPU2_TX_PE2A_DN<3>
TP_P3E_CPU2_RX_PE2A_DN<2>	V56	PE2A_RX_DN<2>	PE2A_TX_DN<2>	AR51	TP_P3E_CPU2_TX_PE2A_DN<2>
TP_P3E_CPU2_RX_PE2A_DN<1>	V54	PE2A_RX_DN<1>	PE2A_TX_DN<1>	AP50	TP_P3E_CPU2_TX_PE2A_DN<1>
TP_P3E_CPU2_RX_PE2A_DN<0>	N55	PE2A_RX_DN<0>	PE2A_TX_DN<0>	AR49	TP_P3E_CPU2_TX_PE2A_DN<0>
TP_P3E_CPU2_RX_PE2B_DP<3>	AE57	PE2B_RX_DP<7>	PE2B_TX_DP<7>	AP54	TP_P3E_CPU2_TX_PE2B_DP<3>
TP_P3E_CPU2_RX_PE2B_DP<2>	AC55	PE2B_RX_DP<6>	PE2B_TX_DP<6>	AN53	TP_P3E_CPU2_TX_PE2B_DP<2>
TP_P3E_CPU2_RX_PE2B_DP<1>	AB56	PE2B_RX_DP<5>	PE2B_TX_DP<5>	AH54	TP_P3E_CPU2_TX_PE2B_DP<1>
TP_P3E_CPU2_RX_PE2B_DP<0>	AB54	PE2B_RX_DP<4>	PE2B_TX_DP<4>	AG53	TP_P3E_CPU2_TX_PE2B_DP<0>
TP_P3E_CPU2_RX_PE2B_DN<3>	AF58	PE2B_RX_DN<7>	PE2B_TX_DN<7>	AT54	TP_P3E_CPU2_TX_PE2B_DN<3>
TP_P3E_CPU2_RX_PE2B_DN<2>	AE55	PE2B_RX_DN<6>	PE2B_TX_DN<6>	AR53	TP_P3E_CPU2_TX_PE2B_DN<2>
TP_P3E_CPU2_RX_PE2B_DN<1>	AD56	PE2B_RX_DN<5>	PE2B_TX_DN<5>	AK54	TP_P3E_CPU2_TX_PE2B_DN<1>
TP_P3E_CPU2_RX_PE2B_DN<0>	AD54	PE2B_RX_DN<4>	PE2B_TX_DN<4>	AJ53	TP_P3E_CPU2_TX_PE2B_DN<0>
TP_P3E_CPU2_RX_PE2C_DP<3>	AR57	PE2C_RX_DP<11>	PE2C_TX_DP<11>	AW51	TP_P3E_CPU2_TX_PE2C_DP<3>
TP_P3E_CPU2_RX_PE2C_DP<2>	AJ57	PE2C_RX_DP<10>	PE2C_TX_DP<10>	AY54	TP_P3E_CPU2_TX_PE2C_DP<2>
TP_P3E_CPU2_RX_PE2C_DP<1>	AK58	PE2C_RX_DP<9>	PE2C_TX_DP<9>	AW53	TP_P3E_CPU2_TX_PE2C_DP<1>
TP_P3E_CPU2_RX_PE2C_DP<0>	AH56	PE2C_RX_DP<8>	PE2C_TX_DP<8>	AV52	TP_P3E_CPU2_TX_PE2C_DP<0>
TP_P3E_CPU2_RX_PE2C_DN<3>	AU57	PE2C_RX_DN<11>	PE2C_TX_DN<11>	BA51	TP_P3E_CPU2_TX_PE2C_DN<3>
TP_P3E_CPU2_RX_PE2C_DN<2>	AL57	PE2C_RX_DN<10>	PE2C_TX_DN<10>	BB54	TP_P3E_CPU2_TX_PE2C_DN<2>
TP_P3E_CPU2_RX_PE2C_DN<1>	AM58	PE2C_RX_DN<9>	PE2C_TX_DN<9>	BA53	TP_P3E_CPU2_TX_PE2C_DN<1>
TP_P3E_CPU2_RX_PE2C_DN<0>	AK56	PE2C_RX_DN<8>	PE2C_TX_DN<8>	AY52	TP_P3E_CPU2_TX_PE2C_DN<0>

6/17

E64556-001

Wed Oct 27 15:21:31 2010

CPU SOCKET 2 (6 OF 13)

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE	CODE	DOCUMENT NUMBER	REV
B	34649	444359	1.0
SCALE:		DO NOT SCALE DRAWING	SHEET 84 OF 303

4

3

2

1

INTEL CONFIDENTIAL

U8C1
IC

SANDYBRIDGE_EP_EXT_D

TP_P3E_CPU2_RX_PE2D_DP<3>	AY56	PE2D_RX_DP<15>	PE2D_TX_DP<15>	AW47	TP_P3E_CPU2_TX_PE2D_DP<3>
TP_P3E_CPU2_RX_PE2D_DP<2>	AY58	PE2D_RX_DP<14>	PE2D_TX_DP<14>	AV48	TP_P3E_CPU2_TX_PE2D_DP<2>
TP_P3E_CPU2_RX_PE2D_DP<1>	AP56	PE2D_RX_DP<13>	PE2D_TX_DP<13>	AW49	TP_P3E_CPU2_TX_PE2D_DP<1>
TP_P3E_CPU2_RX_PE2D_DP<0>	AT58	PE2D_RX_DP<12>	PE2D_TX_DP<12>	AV50	TP_P3E_CPU2_TX_PE2D_DP<0>
TP_P3E_CPU2_RX_PE2D_DN<3>	BB56	PE2D_RX_DN<15>	PE2D_TX_DN<15>	BA47	TP_P3E_CPU2_TX_PE2D_DN<3>
TP_P3E_CPU2_RX_PE2D_DN<2>	BA57	PE2D_RX_DN<14>	PE2D_TX_DN<14>	AY48	TP_P3E_CPU2_TX_PE2D_DN<2>
TP_P3E_CPU2_RX_PE2D_DN<1>	AT56	PE2D_RX_DN<13>	PE2D_TX_DN<13>	BA49	TP_P3E_CPU2_TX_PE2D_DN<1>
TP_P3E_CPU2_RX_PE2D_DN<0>	AV58	PE2D_RX_DN<12>	PE2D_TX_DN<12>	AY50	TP_P3E_CPU2_TX_PE2D_DN<0>
TP_P3E_CPU2_RX_PE3A_DP<3>	AA49	PE3A_RX_DP<3>	PE3A_TX_DP<3>	P48	TP_P3E_CPU2_TX_PE3A_DP<3>
TP_P3E_CPU2_RX_PE3A_DP<2>	AF46	PE3A_RX_DP<2>	PE3A_TX_DP<2>	R47	TP_P3E_CPU2_TX_PE3A_DP<2>
TP_P3E_CPU2_RX_PE3A_DP<1>	AG45	PE3A_RX_DP<1>	PE3A_TX_DP<1>	J51	TP_P3E_CPU2_TX_PE3A_DP<1>
TP_P3E_CPU2_RX_PE3A_DP<0>	AF44	PE3A_RX_DP<0>	PE3A_TX_DP<0>	H50	TP_P3E_CPU2_TX_PE3A_DP<0>
TP_P3E_CPU2_RX_PE3A_DN<3>	AC49	PE3A_RX_DN<3>	PE3A_TX_DN<3>	T48	TP_P3E_CPU2_TX_PE3A_DN<3>
TP_P3E_CPU2_RX_PE3A_DN<2>	AH46	PE3A_RX_DN<2>	PE3A_TX_DN<2>	U47	TP_P3E_CPU2_TX_PE3A_DN<2>
TP_P3E_CPU2_RX_PE3A_DN<1>	AJ45	PE3A_RX_DN<1>	PE3A_TX_DN<1>	L51	TP_P3E_CPU2_TX_PE3A_DN<1>
TP_P3E_CPU2_RX_PE3A_DN<0>	AH44	PE3A_RX_DN<0>	PE3A_TX_DN<0>	K50	TP_P3E_CPU2_TX_PE3A_DN<0>
TP_P3E_CPU2_RX_PE3B_DP<3>	AA51	PE3B_RX_DP<7>	PE3B_TX_DP<7>	R49	TP_P3E_CPU2_TX_PE3B_DP<3>
TP_P3E_CPU2_RX_PE3B_DP<2>	AA53	PE3B_RX_DP<6>	PE3B_TX_DP<6>	P50	TP_P3E_CPU2_TX_PE3B_DP<2>
TP_P3E_CPU2_RX_PE3B_DP<1>	Y52	PE3B_RX_DP<5>	PE3B_TX_DP<5>	R51	TP_P3E_CPU2_TX_PE3B_DP<1>
TP_P3E_CPU2_RX_PE3B_DP<0>	Y50	PE3B_RX_DP<4>	PE3B_TX_DP<4>	P52	TP_P3E_CPU2_TX_PE3B_DP<0>
TP_P3E_CPU2_RX_PE3B_DN<3>	AC51	PE3B_RX_DN<7>	PE3B_TX_DN<7>	U49	TP_P3E_CPU2_TX_PE3B_DN<3>
TP_P3E_CPU2_RX_PE3B_DN<2>	AC53	PE3B_RX_DN<6>	PE3B_TX_DN<6>	T50	TP_P3E_CPU2_TX_PE3B_DN<2>
TP_P3E_CPU2_RX_PE3B_DN<1>	AB52	PE3B_RX_DN<5>	PE3B_TX_DN<5>	U51	TP_P3E_CPU2_TX_PE3B_DN<1>
TP_P3E_CPU2_RX_PE3B_DN<0>	AB50	PE3B_RX_DN<4>	PE3B_TX_DN<4>	T52	TP_P3E_CPU2_TX_PE3B_DN<0>
TP_P3E_CPU2_RX_PE3C_DP<3>	AG49	PE3C_RX_DP<11>	PE3C_TX_DP<11>	Y46	TP_P3E_CPU2_TX_PE3C_DP<3>
TP_P3E_CPU2_RX_PE3C_DP<2>	AF50	PE3C_RX_DP<10>	PE3C_TX_DP<10>	R45	TP_P3E_CPU2_TX_PE3C_DP<2>
TP_P3E_CPU2_RX_PE3C_DP<1>	AG51	PE3C_RX_DP<9>	PE3C_TX_DP<9>	AA47	TP_P3E_CPU2_TX_PE3C_DP<1>
TP_P3E_CPU2_RX_PE3C_DP<0>	AF48	PE3C_RX_DP<8>	PE3C_TX_DP<8>	P46	TP_P3E_CPU2_TX_PE3C_DP<0>
TP_P3E_CPU2_RX_PE3C_DN<3>	AJ49	PE3C_RX_DN<11>	PE3C_TX_DN<11>	AB46	TP_P3E_CPU2_TX_PE3C_DN<3>
TP_P3E_CPU2_RX_PE3C_DN<2>	AH50	PE3C_RX_DN<10>	PE3C_TX_DN<10>	U45	TP_P3E_CPU2_TX_PE3C_DN<2>
TP_P3E_CPU2_RX_PE3C_DN<1>	AJ51	PE3C_RX_DN<9>	PE3C_TX_DN<9>	AC47	TP_P3E_CPU2_TX_PE3C_DN<1>
TP_P3E_CPU2_RX_PE3C_DN<0>	AH48	PE3C_RX_DN<8>	PE3C_TX_DN<8>	T46	TP_P3E_CPU2_TX_PE3C_DN<0>
TP_P3E_CPU2_RX_PE3D_DP<3>	AN45	PE3D_RX_DP<15>	PE3D_TX_DP<15>	T44	TP_P3E_CPU2_TX_PE3D_DP<3>
TP_P3E_CPU2_RX_PE3D_DP<2>	AM46	PE3D_RX_DP<14>	PE3D_TX_DP<14>	AC43	TP_P3E_CPU2_TX_PE3D_DP<2>
TP_P3E_CPU2_RX_PE3D_DP<1>	AN47	PE3D_RX_DP<13>	PE3D_TX_DP<13>	Y44	TP_P3E_CPU2_TX_PE3D_DP<1>
TP_P3E_CPU2_RX_PE3D_DP<0>	AG47	PE3D_RX_DP<12>	PE3D_TX_DP<12>	AA45	TP_P3E_CPU2_TX_PE3D_DP<0>
TP_P3E_CPU2_RX_PE3D_DN<3>	AR45	PE3D_RX_DN<15>	PE3D_TX_DN<15>	P44	TP_P3E_CPU2_TX_PE3D_DN<3>
TP_P3E_CPU2_RX_PE3D_DN<2>	AP46	PE3D_RX_DN<14>	PE3D_TX_DN<14>	AA43	TP_P3E_CPU2_TX_PE3D_DN<2>
TP_P3E_CPU2_RX_PE3D_DN<1>	AR47	PE3D_RX_DN<13>	PE3D_TX_DN<13>	AB44	TP_P3E_CPU2_TX_PE3D_DN<1>
TP_P3E_CPU2_RX_PE3D_DN<0>	AJ47	PE3D_RX_DN<12>	PE3D_TX_DN<12>	AC45	TP_P3E_CPU2_TX_PE3D_DN<0>

7/17

E64556-001

Wed Oct 27 15:21:31 2010

CPU SOCKET 2 (7 OF 13)

DEPARTMENT
DCPAE

Intel Corporation

2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE
B

CODE
34649

DOCUMENT NUMBER
444359


REV
1.0

SCALE:

DO NOT SCALE DRAWING

SHEET 85 OF 303

INTEL CONFIDENTIAL



8/17

E64556-001

Wed Oct 27 15:21:31 2010

CPU SOCKET 2 (8 OF 13)

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	SHEET 86 OF 303

4

3

2

1


INTEL CONFIDENTIAL

NOTE: QPI P0 RX NETS WITH LANE REVERSAL

NOTE: POLARITY INVERSION ON LANES 0,1,2,3,5,8,10,11,12,13,14,15,16,17,18,19

U8C1
IC

SANDYBRIDGE_EP_EXT_D



E64556-001

Wed Oct 27 15:21:31 2010

CPU SOCKET 2 (9 OF 13)

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	B	34649	444359	1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 87 OF 303	

4

3

2

1

4

3

2


1

INTEL CONFIDENTIAL

NOTE: QPI P1 RX NETS WITH LANE REVERSAL
NOTE: POLARITY INVERSION ON LANES 4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19

U8C1
IC

SANDYBRIDGE_EP_EXT_D



10/17

E64556-001

Wed Oct 27 15:21:31 2010

CPU SOCKET 2 (10 OF 13)

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	SHEET 88 OF 303

4

3

2

1


INTEL CONFIDENTIAL

P1V05_VCCP_CPU2

P1V05_VCCP_CPU2


P1V05_VCCP_CPU2

P1V05_VCCP_CPU2



11/17

E64556-001



12/17

E64556-001

Wed Oct 27 15:21:31 2010

CPU SOCKET 2 (11 OF 13)

DEPARTMENT
DCPAE

Intel Corporation

2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	SHEET 89 OF 303

INTEL CONFIDENTIAL

4 3 2 1

U8C1 IC SANDYBRIDGE_EP_EXT_D

DA49	VTTA<2>	VCC_SENSE
CR51	VTTA<3>	RSVD<20>
CR45	VTTA<4>	VSS_VCC_SENSE
CJ49	VTTA<5>	VTTD_SENSE
CG55	VTTA<6>	VSS_VTTD_SENSE
CC45	VTTA<7>	VCCPLL<1>
CA53	VTTA<8>	VCCPLL<2>
BV42	VTTD<4>	VCCPLL<0>
V24	VCCD_23<5>	VSS_VSA_SENSE
V22	VCCD_23<6>	VSA_SENSE
V20	VCCD_23<7>	VSA<24>
V18	VCCD_23<8>	VSA<23>
V16	VCCD_23<9>	VSA<22>
N23	VCCD_23<10>	VSA<21>
N21	VCCD_23<11>	VSA<20>
N19	VCCD_23<12>	VSA<19>
N17	VCCD_23<13>	VSA<18>
N15	VCCD_23<14>	VSA<17>
H24	VCCD_23<15>	VSA<16>
H22	VCCD_23<16>	VSA<15>
H20	VCCD_23<17>	VSA<14>
H18	VCCD_23<18>	VSA<13>
H16	VCCD_23<19>	VSA<12>
G13	VCCD_23<20>	VSA<11>
C23	VCCD_23<21>	VSA<10>
C21	VCCD_23<22>	VSA<9>
C19	VCCD_23<23>	VSA<8>
C17	VCCD_23<24>	VSA<7>
C15	VCCD_23<25>	VSA<6>
AC25	VCCD_23<0>	VSA<5>
AC23	VCCD_23<1>	VSA<4>
AC21	VCCD_23<2>	VSA<3>
AC19	VCCD_23<3>	VSA<2>
AC17	VCCD_23<4>	VSA<1>
DD26	VCCD_01<0>	VSA<0>
DD24	VCCD_01<1>	VTTA<0>
DD22	VCCD_01<2>	VTTA<1>
DD20	VCCD_01<3>	VTTA<9>
DD18	VCCD_01<4>	VTTA<10>
CW27	VCCD_01<5>	VTTA<11>
CW25	VCCD_01<6>	VTTA<12>
CW23	VCCD_01<7>	VTTA<13>
CW21	VCCD_01<8>	VTTD<0>
CW19	VCCD_01<9>	VTTD<1>
CP28	VCCD_01<10>	VTTD<2>
CP26	VCCD_01<11>	VTTD<3>
CP24	VCCD_01<12>	VTTD<5>
CP22	VCCD_01<13>	VTTD<6>
CP20	VCCD_01<14>	VTTD<7>
CJ27	VCCD_01<15>	VTTD<10>
CJ25	VCCD_01<16>	VTTD<11>
CJ23	VCCD_01<17>	VTTD<12>
CJ21	VCCD_01<18>	VTTD<13>
CJ19	VCCD_01<19>	VTTD<14>
CD28	VCCD_01<20>	VTTD<15>
CD26	VCCD_01<21>	VTTD<16>
CD24	VCCD_01<22>	VTTD<17>
CD22	VCCD_01<23>	VTTD<18>
CD20	VCCD_01<24>	VTTD<8>

13/17

E64556-001

BW3	VSENSE_DIE_CPU2_VCCP_P	OUT	246<
DB56	NC_CPU2_RSVD<20>		
BY2	VSENSE_DIE_CPU2_VCCP_N	OUT	246<
BP42	VSENSE_DIE_CPU2_VTT_P	OUT	271<
BT42	VSENSE_DIE_CPU2_VTT_N	OUT	271<
CA13	P1V8_PLL_CPU2		
BY14			
CA15			
AF14	VSENSE_DIE_VSA2_N	OUT	247<
AG13	VSENSE_DIE_VSA2_P	OUT	247<
N51	P0V85_VSA_CPU2		
N45			
G49			
G43			
B54			
AJ9			
AJ7			
AJ5			
AJ3			
AJ13			
AJ11			
AJ1			
AH8			
AH6			
AH4			
AH2			
AH16			
AH14			
AH12			
AH10			
AG17			
AG15			
AF18			
AE17			
AE15			
Y54			
W49			
AU53			
AM54			
AM48			
AE53			
AE45			
CA23			
CA21			
BY22			
BY20			
BU47			
BR55			
BK56			
BM42			
BH42			
BD42			
AY42			
AT42			
AM42			
AG23			
AG21			
AF24			
AF22			
BL51			

U8C1 IC SANDYBRIDGE_EP_EXT_D


CY40	VSS<547>	N9
AW55	VSS<546>	N53
AG43	VSS<545>	N5
CW51	VSS<544>	N49
C3	VSS<543>	N47
D2	VSS<542>	N43
DB2	VSS<541>	N41
DC3	VSS<540>	N37
E1	VSS<539>	N35
V46	VSS<538>	N33
BG47	VSS<537>	N13
BK50	VSS<536>	M8
AU51	VSS<535>	M52
Y56	VSS<534>	M50
Y42	VSS<533>	M46
Y40	VSS<532>	M44
Y38	VSS<531>	M42
Y36	VSS<530>	M36
Y32	VSS<529>	M34
Y30	VSS<528>	L5
Y28	VSS<527>	L41
Y12	VSS<526>	L29
Y10	VSS<525>	L25
W9	VSS<524>	K8
W53	VSS<523>	K34
W51	VSS<522>	K30
W5	VSS<521>	K28
W47	VSS<520>	K2
W45	VSS<519>	J55
W43	VSS<518>	J5
W41	VSS<517>	J41
W37	VSS<516>	J39
W33	VSS<515>	J33
W13	VSS<514>	J31
V8	VSS<513>	J27
V50	VSS<512>	J11
V48	VSS<511>	H8
V44	VSS<510>	H54
V42	VSS<509>	H52
V36	VSS<508>	H40
V34	VSS<507>	H38
V28	VSS<506>	H34
V26	VSS<505>	H32
U5	VSS<504>	K26
U35	VSS<503>	H14
T8	VSS<502>	H12
T6	VSS<501>	H10
T42	VSS<500>	G9
T4	VSS<499>	G57
T28	VSS<498>	G53
R7	VSS<497>	G51
R55	VSS<496>	G5
R5	VSS<495>	G47
R39	VSS<494>	G45
R35	VSS<493>	G41
R31	VSS<492>	G37
R3	VSS<491>	G35
R29	VSS<490>	G31
R11	VSS<489>	G1
P8	VSS<488>	F8
P56	VSS<487>	F50
P54	VSS<486>	F48
P40	VSS<485>	F44
P38	VSS<484>	F42
P32	VSS<483>	F36
P30	VSS<482>	G25
P26	VSS<481>	G5
P14	VSS<480>	E41
P12	VSS<479>	
P10	VSS<478>	

14/17

E64556-001

P1V5_DDR3_CPU2

P1V05_VTT_CPU2



CAD NOTE: PLACE IN SOCKET CAVITY

Wed Oct 27 15:21:32 2010

CPU SOCKET 2 (12 OF 13)

DEPARTMENT: DCPAE
Intel Corporation
 2200 Mission College Blvd.
 P.O. BOX 58119
 Santa Clara, CA 95052-8119

SIZE: B	CODE: 34649	DOCUMENT NUMBER: 444359	REV: 1.0
SCALE:		DO NOT SCALE DRAWING	SHEET 90 OF 303

4 3 2 1

4

3


2

1

INTEL CONFIDENTIAL

U8C1
IC

SANDYBRIDGE_EP_EXT_D




15/17

E64556-001

U8C1
IC

SANDYBRIDGE_EP_EXT_D




16/17

E64556-001

U8C1
IC

SANDYBRIDGE_EP_EXT_D



17/17

E64556-001

Wed Oct 27 15:21:32 2010

CPU SOCKET 2 (13 OF 13)

DEPARTMENT DCPAE	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
		SCALE:	DO NOT SCALE DRAWING		SHEET 91 OF 303

4

3

2

1





INTEL CONFIDENTIAL

J7B1

J7B1


P1V5_DDR3_CPU2

P1V5_DDR3_CPU2





J7B1

CONN240_E55582004



E55582-004

Wed Oct 27 15:21:32 2010



DDR3 CPU2 CHANNEL J DIMM1

DEPARTMENT DCPAE	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 92 OF 303	






INTEL CONFIDENTIAL

J7B2

J7B2

P1V5_DDR3_CPU2

P1V5_DDR3_CPU2



Wed Oct 27 15:21:32 2010

DDR3 CPU2 CHANNEL K DIMM1

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	B	34649	444359	1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 93 OF 303	






INTEL CONFIDENTIAL

J9E2

J9E2

P1V5_DDR3_CPU2


P1V5_DDR3_CPU2



INTEL CONFIDENTIAL

J9E1

CONN240_E55582004




E55582-004

1/3

J9E1

CONN240_E55582004




E55582-004

3/3

P1V5_DDR3_CPU2


P1V5_DDR3_CPU2



167 TP_M_D1_NC2

J9E1

CONN240_E55582004



2/3

E55582-004

Wed Oct 27 15:21:33 2010


DDR3 CPU2 CHANNEL M DIMM1

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	B	34649	444359	1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 95 OF 303	

INTEL CONFIDENTIAL

P3V3_AUX NEEDED FOR POT
IF DESIGN SUPPORT S3


ROOM = VREFDQ_CPU2



P3V3_AUX NEEDED FOR POT
IF DESIGN SUPPORT S3

CONNECTION TO THE P1V5_DDR3_CPU2
VOLTAGE RAIL SHOULD BE NEAR THE
P1V5_DDR3VR SENSE POINT

WRITE VREF FROM CPU TO THE DIMMS



CPU2 DDR3 DQ REFERENCE

Wed Oct 27 15:21:33 2010

DEPARTMENT DCPAE	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 96 OF 303	

4

3

2

1

INTEL CONFIDENTIAL

THIS PAGE WAS INTENTIONALLY LEFT BLANK

B

B

A

A

Wed Oct 27 14:53:42 2010

CPU

DEPARTMENT

DCPAE

Intel Corporation

2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE

B

CODE

34649

DOCUMENT NUMBER

444359

REV

1.0

SCALE:

DO NOT SCALE DRAWING

SHEET 97 OF 303

4

3

2

1

4

3

2

1

INTEL CONFIDENTIAL

THIS PAGE WAS INTENTIONALLY LEFT BLANK

B

B

A

A

Wed Oct 27 14:53:42 2010

CPU

DEPARTMENT

DCPAE

Intel Corporation

2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE

B

CODE

34649

DOCUMENT NUMBER

444359

REV

1.0

SCALE:

DO NOT SCALE DRAWING

SHEET 98 OF 303

4

3

2

1

INTEL CONFIDENTIAL
CATERORR_N

COMMON CATERORR SIGNAL IS PULLED UP TO VTT_CPU0 SINCE IT IS ALWAYS PRESENT, AVOIDING FALSE SIGNAL ASSERTION
 CAD NOTE: FOLLOW A STAR TOPOLOGY
 CAD NOTE: CPU TO PULLUP RES = LESS THAN 2"
 CAD NOTE: EACH CPU TO PULLUP AT COMMON NODE: 5"-15"
 CAD NOTE: TRACE LENGTH MATCHING REQUIRED (5%)
 CAD NOTE: PLACE SERIES RESISTOR RIGHT WHERE THE STUB SPRINGS

DE NOTE:
 NORMAL OPERATION (AND PRODUCTION):
 STUFF SERIES RESISTOR,
 UNSTUFF PULL-UP AT CPU SIDE
 DEBUG OPERATION:
 ABILITY TO ISOLATE CAT ERROR FROM A CPU TO OTHERS.
 EMPTY SERIES RESISTOR AND STUFF PULL-UP AT CPU SIDE

ROOM: CATERRO

P1V05_VTT_CPU0

P1V05_VTT_CPU0

CAD NOTE
 FROM ROMLEY PDG:
 PLACE WITHIN 2" FROM CPU
 TO CPU

R5F27
 51.10
 1%
 1/16W

VTT_CPU0 USED WHEN THIS CPU IS ISOLATED
ROMLEY PDG: 51.10HM
 CAD NOTE:
 REFER TO ROMLEY PDG
 FOR LENGTH CONSTRAINTS

R2T12
 51.10
 1%
 1/16W

VTT_CPU0 USED SINCE IT IS ALWAYS PRESENT
 AVOIDING FALSE SIGNAL ASSERTION

A93548-072
 0402LF
 CATERRO

A93548-072
 0402LF
 CATERRO



0-OHM STUFFED	INCLUDE CPU CATERR <DEFAULT>
0-OHM UNSTUFFED	ISOLATE CPU CATERR

ROOM: CATERR


ROOM: CATERR1

P1V05_VTT_CPU1

VTT_CPU1 USED WHEN THIS CPU IS ISOLATED

R9F11
 51.10
 1%
 1/16W

A93548-072
 0402LF
 CATERR1



0-OHM STUFFED	INCLUDE CPU CATERR <DEFAULT>
0-OHM UNSTUFFED	ISOLATE CPU CATERR

STAKE PIN FOR MONITORING
 SUITABLE FOR 093ST

J5F1


CONN2_A91829027

P3V3_STBY

A91829-027
 CATERR

R6F5
 1K
 1%
 1/16W

A93548-023
 0402LF
 CATERR



CAD NOTE: PLACE SERIES RESISTORS AS CLOSE AS POSSIBLE TO THE OUTPUT OF THEIR CORRESPONDING VOLTAGE TRANSLATOR GTL2107: WITHIN 0.5"


ROOM: CATERR2

P1V05_VTT_CPU2

VTT_CPU2 USED WHEN THIS CPU IS ISOLATED

R8E19
 51.10
 1%
 1/16W

A93548-072
 0402LF
 CATERR2



0-OHM STUFFED	INCLUDE CPU CATERR <DEFAULT>
0-OHM UNSTUFFED	ISOLATE CPU CATERR


ROOM: CATERR3

P1V05_VTT_CPU3

VTT_CPU3 USED WHEN THIS CPU IS ISOLATED

R5E7
 51.10
 1%
 1/16W

A93548-072
 0402LF
 CATERR3




0-OHM STUFFED	INCLUDE CPU CATERR <DEFAULT>
0-OHM UNSTUFFED	ISOLATE CPU CATERR

Wed Oct 27 15:21:38 2010



INTEL CONFIDENTIAL
THERMTRIP CIRCUITRY

CAD NOTE: CPU TO PULLUP RES = 2" TO 22"
CAD NOTE: PULLUP TO GTL2107 = LESS THAN 1.5"
ALL CATERROR SIGNALS ARE PULLED UP TO VTT_CPU0 SINCE IT IS ALWAYS PRESENT,
AVOIDING FALSE SIGNAL ASSERTION



PULL-UP RES IS AT PAGE 190

THERMTRIP CAD NOTE: PLACE SERIES RESISTORS AS CLOSE AS POSSIBLE TO THE OUTPUT OF THEIR CORRESPONDING VOLTAGE TRANSLATOR GTL2107: WITHIN 0.5"



Wed Oct 27 15:21:38 2010

CPU SIDEBAND: THERMTRIP CIRCUITRY

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	B	34649	444359	1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 100 OF 303	

4

3

2

1

INTEL CONFIDENTIAL

THIS PAGE WAS INTENTIONALLY LEFT BLANK

B

B

A

A

Wed Oct 27 14:53:43 2010

CPU

DEPARTMENT

DCPAE

Intel Corporation

2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE

B

CODE

34649

DOCUMENT NUMBER

444359

REV

1.0

SCALE:

DO NOT SCALE DRAWING

SHEET 101 OF 303

4

3

2

1

4

3

2


1

INTEL CONFIDENTIAL

CAD NOTE FROM ROMLEY PDG NOTE FOR PE_RBIAS: THE ROUTING DISTANCE TO THE RESISTOR SHOULD BE AS CLOSE AS POSSIBLE (NO LONGER THAN 1.0" AND AT LEAST 15 MILS WIDE) KEEP THE TRACES SEPARATED 30 MILS FROM ALL OTHERS.


DE NOTE: PE_RBIAS_SENSE NET MUST BE SHORTED AT THE TOP OF PE_RBIAS 500HM RESISTOR. CONNECT SENSE AS CLOSE AS POSSIBLE TO OTHER END OF RES

NET NAMES REFLECT ON-DIE TERMINATION AT CPU



U6C1 IC

SANDYBRIDGE_EP_EXT_D




E64556-001

1/17

CAD NOTE FROM ROMLEY PDG NOTE FOR QPI_RBIAS: THE ROUTING DISTANCE TO THE RESISTOR SHOULD BE AS CLOSE AS POSSIBLE (POSSIBLY NO LONGER THAN 1.0" AND AT LEAST 10 MILS WIDE)

DE NOTE: QPI_RBIAS_SENSE NET MUST BE SHORTED AT THE TOP OF QPI_RBIAS 500HM RESISTOR. CONNECT SENSE AS CLOSE AS POSSIBLE TO OTHER END OF RES



Wed Oct 27 15:21:34 2010

CPU SOCKET 3 (1 OF 13)

DEPARTMENT DCPAE

Intel Corporation

2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119

SIZE B

CODE 34649

DOCUMENT NUMBER

444359

REV

1.0

SCALE:

DO NOT SCALE DRAWING


SHEET 102 OF 303

4

3

2

1




2/17

Wed Oct 27 15:21:34 2010

E64556-001

CPU SOCKET 3 (2 OF 13)

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	B	34649	444359	1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 103 OF 303	



3/17

Wed Oct 27 15:21:34 2010

CPU SOCKET 3 (3 OF 13)

E64556-001

DEPARTMENT DCPAE	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
		SCALE:	DO NOT SCALE DRAWING		SHEET 104 OF 303

INTEL CONFIDENTIAL

4

3

2

1

U6C1 SANDYBRIDGE_EP_EXT D IC

117<> BI M_R DQ<63..0>

63	M_R DQ<63>	AE3
62	M_R DQ<62>	AF2
61	M_R DQ<61>	V4
60	M_R DQ<60>	U3
59	M_R DQ<59>	AE5
58	M_R DQ<58>	AF4
57	M_R DQ<57>	Y4
56	M_R DQ<56>	W3
55	M_R DQ<55>	U9
54	M_R DQ<54>	R9
53	M_R DQ<53>	V14
52	M_R DQ<52>	T14
51	M_R DQ<51>	V10
50	M_R DQ<50>	T10
49	M_R DQ<49>	U13
48	M_R DQ<48>	R13
47	M_R DQ<47>	AE7
46	M_R DQ<46>	AD8
45	M_R DQ<45>	W7
44	M_R DQ<44>	U7
43	M_R DQ<43>	AG7
42	M_R DQ<42>	AF8
41	M_R DQ<41>	Y6
40	M_R DQ<40>	V6
39	M_R DQ<39>	AD10
38	M_R DQ<38>	AB10
37	M_R DQ<37>	AA13
36	M_R DQ<36>	AD14
35	M_R DQ<35>	AF10
34	M_R DQ<34>	AG11
33	M_R DQ<33>	AE13
32	M_R DQ<32>	AC13
31	M_R DQ<31>	AD32
30	M_R DQ<30>	AB32
29	M_R DQ<29>	W35
28	M_R DQ<28>	AA35
27	M_R DQ<27>	AF32
26	M_R DQ<26>	AE33
25	M_R DQ<25>	AE35
24	M_R DQ<24>	AC35
23	M_R DQ<23>	T30
22	M_R DQ<22>	V30
21	M_R DQ<21>	P34
20	M_R DQ<20>	T34
19	M_R DQ<19>	U29
18	M_R DQ<18>	W29
17	M_R DQ<17>	R33
16	M_R DQ<16>	U33
15	M_R DQ<15>	AE37
14	M_R DQ<14>	AF38
13	M_R DQ<13>	AA41
12	M_R DQ<12>	AC41
11	M_R DQ<11>	AC37
10	M_R DQ<10>	AA37
9	M_R DQ<9>	AD40
8	M_R DQ<8>	AE41
7	M_R DQ<7>	U37
6	M_R DQ<6>	R37
5	M_R DQ<5>	U41
4	M_R DQ<4>	R41
3	M_R DQ<3>	T36
2	M_R DQ<2>	P36
1	M_R DQ<1>	V40
0	M_R DQ<0>	T40

DDR2 DQ<63>	DDR2 DQ<62>	DDR2 DQ<61>	DDR2 DQ<60>	DDR2 DQ<59>	DDR2 DQ<58>	DDR2 DQ<57>	DDR2 DQ<56>	DDR2 DQ<55>	DDR2 DQ<54>	DDR2 DQ<53>	DDR2 DQ<52>	DDR2 DQ<51>	DDR2 DQ<50>	DDR2 DQ<49>	DDR2 DQ<48>	DDR2 DQ<47>	DDR2 DQ<46>	DDR2 DQ<45>	DDR2 DQ<44>	DDR2 DQ<43>	DDR2 DQ<42>	DDR2 DQ<41>	DDR2 DQ<40>	DDR2 DQ<39>	DDR2 DQ<38>	DDR2 DQ<37>	DDR2 DQ<36>	DDR2 DQ<35>	DDR2 DQ<34>	DDR2 DQ<33>	DDR2 DQ<32>	DDR2 DQ<31>	DDR2 DQ<30>	DDR2 DQ<29>	DDR2 DQ<28>	DDR2 DQ<27>	DDR2 DQ<26>	DDR2 DQ<25>	DDR2 DQ<24>	DDR2 DQ<23>	DDR2 DQ<22>	DDR2 DQ<21>	DDR2 DQ<20>	DDR2 DQ<19>	DDR2 DQ<18>	DDR2 DQ<17>	DDR2 DQ<16>	DDR2 DQ<15>	DDR2 DQ<14>	DDR2 DQ<13>	DDR2 DQ<12>	DDR2 DQ<11>	DDR2 DQ<10>	DDR2 DQ<9>	DDR2 DQ<8>	DDR2 DQ<7>	DDR2 DQ<6>	DDR2 DQ<5>	DDR2 DQ<4>	DDR2 DQ<3>	DDR2 DQ<2>	DDR2 DQ<1>	DDR2 DQ<0>
-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------	------------	------------	------------	------------	------------	------------	------------	------------	------------	------------

DDR2 DQS DP<17>	DDR2 DQS DP<16>	DDR2 DQS DP<15>	DDR2 DQS DP<14>	DDR2 DQS DP<13>	DDR2 DQS DP<12>	DDR2 DQS DP<11>	DDR2 DQS DP<10>	DDR2 DQS DP<9>	DDR2 DQS DP<8>	DDR2 DQS DP<7>	DDR2 DQS DP<6>	DDR2 DQS DP<5>	DDR2 DQS DP<4>	DDR2 DQS DP<3>	DDR2 DQS DP<2>	DDR2 DQS DP<1>	DDR2 DQS DP<0>	DDR2 DQS DN<17>	DDR2 DQS DN<16>	DDR2 DQS DN<15>	DDR2 DQS DN<14>	DDR2 DQS DN<13>	DDR2 DQS DN<12>	DDR2 DQS DN<11>	DDR2 DQS DN<10>	DDR2 DQS DN<9>	DDR2 DQS DN<8>	DDR2 DQS DN<7>	DDR2 DQS DN<6>	DDR2 DQS DN<5>	DDR2 DQS DN<4>	DDR2 DQS DN<3>	DDR2 DQS DN<2>	DDR2 DQS DN<1>	DDR2 DQS DN<0>	DDR2 MA<15>	DDR2 MA<14>	DDR2 MA<13>	DDR2 MA<12>	DDR2 MA<11>	DDR2 MA<10>	DDR2 MA<9>	DDR2 MA<8>	DDR2 MA<7>	DDR2 MA<6>	DDR2 MA<5>	DDR2 MA<4>	DDR2 MA<3>	DDR2 MA<2>	DDR2 MA<1>	DDR2 MA<0>	DDR2 ECC<7>	DDR2 ECC<6>	DDR2 ECC<5>	DDR2 ECC<4>	DDR2 ECC<3>	DDR2 ECC<2>	DDR2 ECC<1>	DDR2 ECC<0>	DDR2_CKE<5>	DDR2_CKE<4>	DDR2_CKE<3>	DDR2_CKE<2>	DDR2_CKE<1>	DDR2_CKE<0>	DDR2 BA<2>	DDR2 BA<1>	DDR2 BA<0>	DDR2 ODT<5>	DDR2 ODT<4>	DDR2 ODT<3>	DDR2 ODT<2>	DDR2 ODT<1>	DDR2 ODT<0>	DDR2 WE_N	DDR2_FAS_N	DDR2_PAR_ERR_N	DDR2_CAS_N	DDR2_MA_PAR
-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------	-------------	-------------	-------------	-------------	-------------	-------------	------------	------------	------------	------------	------------	------------	------------	------------	------------	------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------	------------	------------	------------	-------------	-------------	-------------	-------------	-------------	-------------	-----------	------------	----------------	------------	-------------

AC29	M_R DQS DP<17>	17
AC5	M_R DQS DP<16>	16
T12	M_R DQS DP<15>	15
Y8	M_R DQS DP<14>	14
AB12	M_R DQS DP<13>	13
Y34	M_R DQS DP<12>	12
V32	M_R DQS DP<11>	11
AB40	M_R DQS DP<10>	10
U39	M_R DQS DP<9>	9
AC27	M_R DQS DP<8>	8
AB4	M_R DQS DP<7>	7
W11	M_R DQS DP<6>	6
AC7	M_R DQS DP<5>	5
AE11	M_R DQS DP<4>	4
AC33	M_R DQS DP<3>	3
U31	M_R DQS DP<2>	2
AB38	M_R DQS DP<1>	1
V38	M_R DQS DP<0>	0
AD28	M_R DQS DN<17>	17
AD4	M_R DQS DN<16>	16
V12	M_R DQS DN<15>	15
AA7	M_R DQS DN<14>	14
AD12	M_R DQS DN<13>	13
AB34	M_R DQS DN<12>	12
T32	M_R DQS DN<11>	11
AC39	M_R DQS DN<10>	10
W39	M_R DQS DN<9>	9
AB28	M_R DQS DN<8>	8
AC3	M_R DQS DN<7>	7
U11	M_R DQS DN<6>	6
AB8	M_R DQS DN<5>	5
AC11	M_R DQS DN<4>	4
AA33	M_R DQS DN<3>	3
W31	M_R DQS DN<2>	2
AD38	M_R DQS DN<1>	1
T38	M_R DQS DN<0>	0
U25	M_R MA<15>	15
W25	M_R MA<14>	14
R15	M_R MA<13>	13
T24	M_R MA<12>	12
U23	M_R MA<11>	11
T18	M_R MA<10>	10
R23	M_R MA<9>	9
T22	M_R MA<8>	8
P22	M_R MA<7>	7
R21	M_R MA<6>	6
U21	M_R MA<5>	5
P20	M_R MA<4>	4
T20	M_R MA<3>	3
U19	M_R MA<2>	2
R19	M_R MA<1>	1
AB18	M_R MA<0>	0
AA27	M_R ECC<7>	7
W27	M_R ECC<6>	6
AD30	M_R ECC<5>	5
AB30	M_R ECC<4>	4
AB26	M_R ECC<3>	3
Y26	M_R ECC<2>	2
AF28	M_R ECC<1>	1
AF30	M_R ECC<0>	0
AE23	NC M_R_CKE<5>	
AE25	NC M_R_CKE<4>	
AD24	NC M_R_CKE<3>	
U27	NC M_R_CKE<2>	
T26	M_R_CKE<1>	1
AA25	M_R_CKE<0>	0
P24	M_R_BA<2>	2
L17	M_R_BA<1>	1
R17	M_R_BA<0>	0
AE21	NC M_R_ODT<5>	
AD22	NC M_R_ODT<4>	
Y18	NC M_R_ODT<3>	
AD18	NC M_R_ODT<2>	
W19	M_R_ODT<1>	1
Y20	M_R_ODT<0>	0
P16	M_R_WE_N	
U17	M_R_FAS_N	
AD20	M_R_PAR_ERR_N<0>	
T16	M_R_CAS_N	
M18	M_R_MA_PAR	

M_R DQS DP<17..0> BI 117<>

M_R DQS DN<17..0> BI 117<>

M_R MA<15..0> OUT 117<

M_R ECC<7..0> BI 117<>

M_R_CKE<1..0> OUT 117<

M_R_BA<2..0> OUT 117<

M_R_ODT<1..0> OUT 117<

OUT 117<
OUT 117<
IN 117>
OUT 117<
OUT 117<

117< OUT M_R_CS N<3..0>

NC M_R_CS N<9>	AA17
NC M_R_CS N<8>	W17
NC M_R_CS N<7>	Y16
NC M_R_CS N<6>	AB16
NC M_R_CS N<5>	P18
NC M_R_CS N<4>	AA19
M_R_CS N<3>	AA15
M_R_CS N<2>	AD16
M_R_CS N<1>	AE19
M_R_CS N<0>	AB20
NC M_R_CK_DP<3>	AA23
M_R_CK_DP<2>	AA21
NC M_R_CK_DP<1>	AB22
M_R_CK_DP<0>	AB24
NC M_R_CK_DN<3>	W23
M_R_CK_DN<2>	W21
NC M_R_CK_DN<1>	Y22
M_R_CK_DN<0>	Y24

DDR2 CS N<9>	DDR2 CS N<8>	DDR2 CS N<7>	DDR2 CS N<6>	DDR2 CS N<5>	DDR2 CS N<4>	DDR2 CS N<3>	DDR2 CS N<2>	DDR2 CS N<1>	DDR2 CS N<0>	DDR2_CLK_DP<3>	DDR2_CLK_DP<2>	DDR2_CLK_DP<1>	DDR2_CLK_DP<0>	DDR2_CLK_DN<3>	DDR2_CLK_DN<2>	DDR2_CLK_DN<1>	DDR2_CLK_DN<0>	DDR2_WE_N	DDR2_FAS_N	DDR2_PAR_ERR_N	DDR2_CAS_N	DDR2_MA_PAR
--------------	--------------	--------------	--------------	--------------	--------------	--------------	--------------	--------------	--------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------	-----------	------------	----------------	------------	-------------

4/17

CPU SOCKET 3 (4 OF 13)

Wed Oct 27 15:21:34 2010


E64556-001

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:	DO NOT SCALE DRAWING		SHEET 105 OF 303

INTEL CONFIDENTIAL



CPU SOCKET 3 (5 OF 13)

5/17

E64556-001

Wed Oct 27 15:21:35 2010

DEPARTMENT DCPAE	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 106 OF 303	

INTEL CONFIDENTIAL

U6C1
IC

SANDYBRIDGE_EP_EXT_D

TP P3E CPU3 RX PE1A DP<3>	E55	PE1A RX DP<3>	PE1A TX DP<3>	J45	TP P3E CPU3 TX PE1A DP<3>
TP P3E CPU3 RX PE1A DP<2>	D54	PE1A RX DP<2>	PE1A TX DP<2>	H44	TP P3E CPU3 TX PE1A DP<2>
TP P3E CPU3 RX PE1A DP<1>	D52	PE1A RX DP<1>	PE1A TX DP<1>	J43	TP P3E CPU3 TX PE1A DP<1>
TP P3E CPU3 RX PE1A DP<0>	C51	PE1A RX DP<0>	PE1A TX DP<0>	H42	TP P3E CPU3 TX PE1A DP<0>
TP P3E CPU3 RX PE1A DN<3>	G55	PE1A RX DN<3>	PE1A TX DN<3>	L45	TP P3E CPU3 TX PE1A DN<3>
TP P3E CPU3 RX PE1A DN<2>	F54	PE1A RX DN<2>	PE1A TX DN<2>	K44	TP P3E CPU3 TX PE1A DN<2>
TP P3E CPU3 RX PE1A DN<1>	F52	PE1A RX DN<1>	PE1A TX DN<1>	L43	TP P3E CPU3 TX PE1A DN<1>
TP P3E CPU3 RX PE1A DN<0>	E51	PE1A RX DN<0>	PE1A TX DN<0>	K42	TP P3E CPU3 TX PE1A DN<0>
TP P3E CPU3 RX PE1B DP<3>	K56	PE1B RX DP<3>	PE1B TX DP<3>	J49	TP P3E CPU3 TX PE1B DP<3>
TP P3E CPU3 RX PE1B DP<2>	J57	PE1B RX DP<2>	PE1B TX DP<2>	H48	TP P3E CPU3 TX PE1B DP<2>
TP P3E CPU3 RX PE1B DP<1>	K54	PE1B RX DP<1>	PE1B TX DP<1>	J47	TP P3E CPU3 TX PE1B DP<1>
TP P3E CPU3 RX PE1B DP<0>	J53	PE1B RX DP<0>	PE1B TX DP<0>	H46	TP P3E CPU3 TX PE1B DP<0>
TP P3E CPU3 RX PE1B DN<3>	M56	PE1B RX DN<3>	PE1B TX DN<3>	L49	TP P3E CPU3 TX PE1B DN<3>
TP P3E CPU3 RX PE1B DN<2>	L57	PE1B RX DN<2>	PE1B TX DN<2>	K48	TP P3E CPU3 TX PE1B DN<2>
TP P3E CPU3 RX PE1B DN<1>	M54	PE1B RX DN<1>	PE1B TX DN<1>	L47	TP P3E CPU3 TX PE1B DN<1>
TP P3E CPU3 RX PE1B DN<0>	L53	PE1B RX DN<0>	PE1B TX DN<0>	K46	TP P3E CPU3 TX PE1B DN<0>
TP P3E CPU3 RX PE2A DP<3>	U55	PE2A RX DP<3>	PE2A TX DP<3>	AM52	TP P3E CPU3 TX PE2A DP<3>
TP P3E CPU3 RX PE2A DP<2>	T56	PE2A RX DP<2>	PE2A TX DP<2>	AN51	TP P3E CPU3 TX PE2A DP<2>
TP P3E CPU3 RX PE2A DP<1>	T54	PE2A RX DP<1>	PE2A TX DP<1>	AM50	TP P3E CPU3 TX PE2A DP<1>
TP P3E CPU3 RX PE2A DP<0>	L55	PE2A RX DP<0>	PE2A TX DP<0>	AN49	TP P3E CPU3 TX PE2A DP<0>
TP P3E CPU3 RX PE2A DN<3>	W55	PE2A RX DN<3>	PE2A TX DN<3>	AP52	TP P3E CPU3 TX PE2A DN<3>
TP P3E CPU3 RX PE2A DN<2>	V56	PE2A RX DN<2>	PE2A TX DN<2>	AR51	TP P3E CPU3 TX PE2A DN<2>
TP P3E CPU3 RX PE2A DN<1>	V54	PE2A RX DN<1>	PE2A TX DN<1>	AP50	TP P3E CPU3 TX PE2A DN<1>
TP P3E CPU3 RX PE2A DN<0>	N55	PE2A RX DN<0>	PE2A TX DN<0>	AR49	TP P3E CPU3 TX PE2A DN<0>
TP P3E CPU3 RX PE2B DP<3>	AE57	PE2B RX DP<3>	PE2B TX DP<3>	AP54	TP P3E CPU3 TX PE2B DP<3>
TP P3E CPU3 RX PE2B DP<2>	AC55	PE2B RX DP<2>	PE2B TX DP<2>	AN53	TP P3E CPU3 TX PE2B DP<2>
TP P3E CPU3 RX PE2B DP<1>	AB56	PE2B RX DP<1>	PE2B TX DP<1>	AH54	TP P3E CPU3 TX PE2B DP<1>
TP P3E CPU3 RX PE2B DP<0>	AB54	PE2B RX DP<0>	PE2B TX DP<0>	AG53	TP P3E CPU3 TX PE2B DP<0>
TP P3E CPU3 RX PE2B DN<3>	AF58	PE2B RX DN<3>	PE2B TX DN<3>	AT54	TP P3E CPU3 TX PE2B DN<3>
TP P3E CPU3 RX PE2B DN<2>	AE55	PE2B RX DN<2>	PE2B TX DN<2>	AR53	TP P3E CPU3 TX PE2B DN<2>
TP P3E CPU3 RX PE2B DN<1>	AD56	PE2B RX DN<1>	PE2B TX DN<1>	AK54	TP P3E CPU3 TX PE2B DN<1>
TP P3E CPU3 RX PE2B DN<0>	AD54	PE2B RX DN<0>	PE2B TX DN<0>	AJ53	TP P3E CPU3 TX PE2B DN<0>
TP P3E CPU3 RX PE2C DP<3>	AR57	PE2C RX DP<3>	PE2C TX DP<3>	AW51	TP P3E CPU3 TX PE2C DP<3>
TP P3E CPU3 RX PE2C DP<2>	AJ57	PE2C RX DP<2>	PE2C TX DP<2>	AY54	TP P3E CPU3 TX PE2C DP<2>
TP P3E CPU3 RX PE2C DP<1>	AK58	PE2C RX DP<1>	PE2C TX DP<1>	AW53	TP P3E CPU3 TX PE2C DP<1>
TP P3E CPU3 RX PE2C DP<0>	AH56	PE2C RX DP<0>	PE2C TX DP<0>	AV52	TP P3E CPU3 TX PE2C DP<0>
TP P3E CPU3 RX PE2C DN<3>	AU57	PE2C RX DN<3>	PE2C TX DN<3>	BA51	TP P3E CPU3 TX PE2C DN<3>
TP P3E CPU3 RX PE2C DN<2>	AL57	PE2C RX DN<2>	PE2C TX DN<2>	BB54	TP P3E CPU3 TX PE2C DN<2>
TP P3E CPU3 RX PE2C DN<1>	AM58	PE2C RX DN<1>	PE2C TX DN<1>	BA53	TP P3E CPU3 TX PE2C DN<1>
TP P3E CPU3 RX PE2C DN<0>	AK56	PE2C RX DN<0>	PE2C TX DN<0>	AY52	TP P3E CPU3 TX PE2C DN<0>

6/17

E64556-001

Wed Oct 27 15:21:35 2010

CPU SOCKET 3 (6 OF 13)

DEPARTMENT
DCPAE

Intel Corporation

2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE
B

CODE
34649

DOCUMENT NUMBER

444359

REV
1.0

SCALE:

DO NOT SCALE DRAWING

SHEET 107 OF 303

INTEL CONFIDENTIAL

U6C1
IC

SANDYBRIDGE_EP_EXT_D

TP_P3E_CPU3_RX_PE2D_DP<3>	AY56	PE2D_RX_DP<15>	PE2D_TX_DP<15>	AW47	TP_P3E_CPU3_TX_PE2D_DP<3>
TP_P3E_CPU3_RX_PE2D_DP<2>	AY58	PE2D_RX_DP<14>	PE2D_TX_DP<14>	AV48	TP_P3E_CPU3_TX_PE2D_DP<2>
TP_P3E_CPU3_RX_PE2D_DP<1>	AP56	PE2D_RX_DP<13>	PE2D_TX_DP<13>	AW49	TP_P3E_CPU3_TX_PE2D_DP<1>
TP_P3E_CPU3_RX_PE2D_DP<0>	AT58	PE2D_RX_DP<12>	PE2D_TX_DP<12>	AV50	TP_P3E_CPU3_TX_PE2D_DP<0>
TP_P3E_CPU3_RX_PE2D_DN<3>	BB56	PE2D_RX_DN<15>	PE2D_TX_DN<15>	BA47	TP_P3E_CPU3_TX_PE2D_DN<3>
TP_P3E_CPU3_RX_PE2D_DN<2>	BA57	PE2D_RX_DN<14>	PE2D_TX_DN<14>	AY48	TP_P3E_CPU3_TX_PE2D_DN<2>
TP_P3E_CPU3_RX_PE2D_DN<1>	AT56	PE2D_RX_DN<13>	PE2D_TX_DN<13>	BA49	TP_P3E_CPU3_TX_PE2D_DN<1>
TP_P3E_CPU3_RX_PE2D_DN<0>	AV58	PE2D_RX_DN<12>	PE2D_TX_DN<12>	AY50	TP_P3E_CPU3_TX_PE2D_DN<0>
TP_P3E_CPU3_RX_PE3A_DP<3>	AA49	PE3A_RX_DP<3>	PE3A_TX_DP<3>	P48	TP_P3E_CPU3_TX_PE3A_DP<3>
TP_P3E_CPU3_RX_PE3A_DP<2>	AF46	PE3A_RX_DP<2>	PE3A_TX_DP<2>	R47	TP_P3E_CPU3_TX_PE3A_DP<2>
TP_P3E_CPU3_RX_PE3A_DP<1>	AG45	PE3A_RX_DP<1>	PE3A_TX_DP<1>	J51	TP_P3E_CPU3_TX_PE3A_DP<1>
TP_P3E_CPU3_RX_PE3A_DP<0>	AF44	PE3A_RX_DP<0>	PE3A_TX_DP<0>	H50	TP_P3E_CPU3_TX_PE3A_DP<0>
TP_P3E_CPU3_RX_PE3A_DN<3>	AC49	PE3A_RX_DN<3>	PE3A_TX_DN<3>	T48	TP_P3E_CPU3_TX_PE3A_DN<3>
TP_P3E_CPU3_RX_PE3A_DN<2>	AH46	PE3A_RX_DN<2>	PE3A_TX_DN<2>	U47	TP_P3E_CPU3_TX_PE3A_DN<2>
TP_P3E_CPU3_RX_PE3A_DN<1>	AJ45	PE3A_RX_DN<1>	PE3A_TX_DN<1>	L51	TP_P3E_CPU3_TX_PE3A_DN<1>
TP_P3E_CPU3_RX_PE3A_DN<0>	AH44	PE3A_RX_DN<0>	PE3A_TX_DN<0>	K50	TP_P3E_CPU3_TX_PE3A_DN<0>
TP_P3E_CPU3_RX_PE3B_DP<3>	AA51	PE3B_RX_DP<7>	PE3B_TX_DP<7>	R49	TP_P3E_CPU3_TX_PE3B_DP<3>
TP_P3E_CPU3_RX_PE3B_DP<2>	AA53	PE3B_RX_DP<6>	PE3B_TX_DP<6>	P50	TP_P3E_CPU3_TX_PE3B_DP<2>
TP_P3E_CPU3_RX_PE3B_DP<1>	Y52	PE3B_RX_DP<5>	PE3B_TX_DP<5>	R51	TP_P3E_CPU3_TX_PE3B_DP<1>
TP_P3E_CPU3_RX_PE3B_DP<0>	Y50	PE3B_RX_DP<4>	PE3B_TX_DP<4>	P52	TP_P3E_CPU3_TX_PE3B_DP<0>
TP_P3E_CPU3_RX_PE3B_DN<3>	AC51	PE3B_RX_DN<7>	PE3B_TX_DN<7>	U49	TP_P3E_CPU3_TX_PE3B_DN<3>
TP_P3E_CPU3_RX_PE3B_DN<2>	AC53	PE3B_RX_DN<6>	PE3B_TX_DN<6>	T50	TP_P3E_CPU3_TX_PE3B_DN<2>
TP_P3E_CPU3_RX_PE3B_DN<1>	AB52	PE3B_RX_DN<5>	PE3B_TX_DN<5>	U51	TP_P3E_CPU3_TX_PE3B_DN<1>
TP_P3E_CPU3_RX_PE3B_DN<0>	AB50	PE3B_RX_DN<4>	PE3B_TX_DN<4>	T52	TP_P3E_CPU3_TX_PE3B_DN<0>
TP_P3E_CPU3_RX_PE3C_DP<3>	AG49	PE3C_RX_DP<11>	PE3C_TX_DP<11>	Y46	TP_P3E_CPU3_TX_PE3C_DP<3>
TP_P3E_CPU3_RX_PE3C_DP<2>	AF50	PE3C_RX_DP<10>	PE3C_TX_DP<10>	R45	TP_P3E_CPU3_TX_PE3C_DP<2>
TP_P3E_CPU3_RX_PE3C_DP<1>	AG51	PE3C_RX_DP<9>	PE3C_TX_DP<9>	AA47	TP_P3E_CPU3_TX_PE3C_DP<1>
TP_P3E_CPU3_RX_PE3C_DP<0>	AF48	PE3C_RX_DP<8>	PE3C_TX_DP<8>	P46	TP_P3E_CPU3_TX_PE3C_DP<0>
TP_P3E_CPU3_RX_PE3C_DN<3>	AJ49	PE3C_RX_DN<11>	PE3C_TX_DN<11>	AB46	TP_P3E_CPU3_TX_PE3C_DN<3>
TP_P3E_CPU3_RX_PE3C_DN<2>	AH50	PE3C_RX_DN<10>	PE3C_TX_DN<10>	U45	TP_P3E_CPU3_TX_PE3C_DN<2>
TP_P3E_CPU3_RX_PE3C_DN<1>	AJ51	PE3C_RX_DN<9>	PE3C_TX_DN<9>	AC47	TP_P3E_CPU3_TX_PE3C_DN<1>
TP_P3E_CPU3_RX_PE3C_DN<0>	AH48	PE3C_RX_DN<8>	PE3C_TX_DN<8>	T46	TP_P3E_CPU3_TX_PE3C_DN<0>
TP_P3E_CPU3_RX_PE3D_DP<3>	AN45	PE3D_RX_DP<15>	PE3D_TX_DP<15>	T44	TP_P3E_CPU3_TX_PE3D_DP<3>
TP_P3E_CPU3_RX_PE3D_DP<2>	AM46	PE3D_RX_DP<14>	PE3D_TX_DP<14>	AC43	TP_P3E_CPU3_TX_PE3D_DP<2>
TP_P3E_CPU3_RX_PE3D_DP<1>	AN47	PE3D_RX_DP<13>	PE3D_TX_DP<13>	Y44	TP_P3E_CPU3_TX_PE3D_DP<1>
TP_P3E_CPU3_RX_PE3D_DP<0>	AG47	PE3D_RX_DP<12>	PE3D_TX_DP<12>	AA45	TP_P3E_CPU3_TX_PE3D_DP<0>
TP_P3E_CPU3_RX_PE3D_DN<3>	AR45	PE3D_RX_DN<15>	PE3D_TX_DN<15>	P44	TP_P3E_CPU3_TX_PE3D_DN<3>
TP_P3E_CPU3_RX_PE3D_DN<2>	AP46	PE3D_RX_DN<14>	PE3D_TX_DN<14>	AA43	TP_P3E_CPU3_TX_PE3D_DN<2>
TP_P3E_CPU3_RX_PE3D_DN<1>	AR47	PE3D_RX_DN<13>	PE3D_TX_DN<13>	AB44	TP_P3E_CPU3_TX_PE3D_DN<1>
TP_P3E_CPU3_RX_PE3D_DN<0>	AJ47	PE3D_RX_DN<12>	PE3D_TX_DN<12>	AC45	TP_P3E_CPU3_TX_PE3D_DN<0>

7/17

E64556-001

Wed Oct 27 15:21:35 2010

CPU SOCKET 3 (7 OF 13)

DEPARTMENT
DCPAE

Intel Corporation

2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE
B

CODE
34649

DOCUMENT NUMBER
444359

REV
1.0

SCALE:

DO NOT SCALE DRAWING

SHEET 108 OF 303

4

3


2

1

INTEL CONFIDENTIAL

U6C1
IC

SANDYBRIDGE_EP_EXT_D



8/17

E64556-001

Wed Oct 27 15:21:35 2010

CPU SOCKET 3 (8 OF 13)

DEPARTMENT
DCPAE

Intel Corporation

2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE
B

CODE
34649

DOCUMENT NUMBER
444359

REV
1.0

SCALE:

DO NOT SCALE DRAWING

SHEET 109 OF 303

4

3

2

1

4

3


2

1

INTEL CONFIDENTIAL

NOTE: QPI P0 RX NETS WITH LANE REVERSAL

NOTE: POLARITY INVERSION ON LANES 0,1,2,3,5,8,10,11,12,13,14,15,16,17,18,19



Wed Oct 27 15:21:35 2010

CPU SOCKET 3 (9 OF 13)

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	SHEET 110 OF 303

4

3

2

1

4

3


2

1

INTEL CONFIDENTIAL

NOTE: QPI P1 RX NETS WITH LANE REVERSAL

NOTE: POLARITY INVERSION ON LANES 4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19



10/17

E64556-001

Wed Oct 27 15:21:35 2010

CPU SOCKET 3 (10 OF 13)

DEPARTMENT
DCPAE

Intel Corporation

2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE
B

CODE
34649

DOCUMENT NUMBER
444359

REV
1.0

SCALE:

DO NOT SCALE DRAWING

SHEET 111 OF 303

4

3

2

1

INTEL CONFIDENTIAL

P1V05_VCCP_CPU3

P1V05_VCCP_CPU3

P1V05_VCCP_CPU3

P1V05_VCCP_CPU3

U6C1
IC

U6C1
IC

SANDYBRIDGE_EP_EXT_D

SANDYBRIDGE_EP_EXT_D

CA29	VCC<207>	VCC<155>	BP10
CA25	VCC<206>	VCC<154>	BN9
BY40	VCC<205>	VCC<153>	BN7
BY38	VCC<204>	VCC<152>	BN5
BY36	VCC<203>	VCC<151>	BN3
BY34	VCC<202>	VCC<150>	BN17
BY32	VCC<201>	VCC<149>	BN15
BY30	VCC<200>	VCC<148>	BN13
BY28	VCC<199>	VCC<147>	BN11
BY26	VCC<198>	VCC<146>	BN1
BY18	VCC<197>	VCC<145>	BK8
BV8	VCC<196>	VCC<144>	BK6
BV6	VCC<195>	VCC<143>	BK4
BV4	VCC<194>	VCC<142>	BK2
BV2	VCC<193>	VCC<141>	BK16
BV16	VCC<192>	VCC<140>	BK14
BV14	VCC<191>	VCC<139>	BK12
BV12	VCC<190>	VCC<138>	BK10
BV10	VCC<189>	VCC<137>	BJ9
BU9	VCC<188>	VCC<136>	BJ7
BU7	VCC<187>	VCC<135>	BJ5
BU5	VCC<186>	VCC<134>	BJ3
BU3	VCC<185>	VCC<133>	BJ17
BU17	VCC<184>	VCC<132>	BJ15
BU15	VCC<183>	VCC<131>	BJ13
BU13	VCC<182>	VCC<130>	BJ11
BU11	VCC<181>	VCC<129>	BJ1
BU1	VCC<180>	VCC<128>	BH8
BT8	VCC<179>	VCC<127>	BH6
BT6	VCC<178>	VCC<126>	BH4
BT4	VCC<177>	VCC<125>	BH2
BT2	VCC<176>	VCC<124>	BH16
BT16	VCC<175>	VCC<123>	BH14
BT14	VCC<174>	VCC<122>	BH12
BT12	VCC<173>	VCC<121>	BH10
BT10	VCC<172>	VCC<120>	BG9
BR9	VCC<171>	VCC<119>	BG7
BR7	VCC<170>	VCC<118>	BG5
BR5	VCC<169>	VCC<117>	BG3
BR3	VCC<168>	VCC<116>	BG17
BR17	VCC<167>	VCC<115>	BG15
BR15	VCC<166>	VCC<114>	BG13
BR13	VCC<165>	VCC<113>	BG11
BR11	VCC<164>	VCC<112>	BG1
BR1	VCC<163>	VCC<111>	BF8
BP8	VCC<162>	VCC<110>	BF6
BP6	VCC<161>	VCC<109>	BF4
BP4	VCC<160>	VCC<108>	BF2
BP2	VCC<159>	VCC<107>	BF16
BP16	VCC<158>	VCC<106>	BF14
BP14	VCC<157>	VCC<105>	BF12
BP12	VCC<156>	VCC<104>	BF10

BE9	VCC<103>	VCC<51>	AU7
BE7	VCC<102>	VCC<50>	AU5
BE5	VCC<101>	VCC<49>	AU3
BE3	VCC<100>	VCC<48>	AU17
BE17	VCC<99>	VCC<47>	AU15
BE15	VCC<98>	VCC<46>	AU13
BE13	VCC<97>	VCC<45>	AU11
BE11	VCC<96>	VCC<44>	AU1
BE1	VCC<95>	VCC<43>	AP8
BB8	VCC<94>	VCC<42>	AP6
BK8	VCC<93>	VCC<41>	AP4
BB4	VCC<92>	VCC<40>	AP2
BB2	VCC<91>	VCC<39>	AP16
BB16	VCC<90>	VCC<38>	AP14
BB14	VCC<89>	VCC<37>	AP12
BK12	VCC<88>	VCC<36>	AP10
BB10	VCC<87>	VCC<35>	AN9
BA9	VCC<86>	VCC<34>	AN7
BA7	VCC<85>	VCC<33>	AN5
BA5	VCC<84>	VCC<32>	AN3
BA3	VCC<83>	VCC<31>	AN17
BA17	VCC<82>	VCC<30>	AN15
BA15	VCC<81>	VCC<29>	AN13
BA13	VCC<80>	VCC<28>	AN11
BA11	VCC<79>	VCC<27>	AN1
BA1	VCC<78>	VCC<26>	AM8
AY8	VCC<77>	VCC<25>	AM6
AY6	VCC<76>	VCC<24>	AM4
AY4	VCC<75>	VCC<23>	AM2
AY2	VCC<74>	VCC<22>	AM16
AY16	VCC<73>	VCC<21>	AM14
AY14	VCC<72>	VCC<20>	AM12
AY12	VCC<71>	VCC<19>	AM10
AY10	VCC<70>	VCC<18>	AL9
AW9	VCC<69>	VCC<17>	AL7
AW7	VCC<68>	VCC<16>	AL5
AW5	VCC<67>	VCC<15>	AL3
AW3	VCC<66>	VCC<14>	AL17
AW17	VCC<65>	VCC<13>	AL15
AW15	VCC<64>	VCC<12>	AL13
AW13	VCC<63>	VCC<11>	AL11
AW11	VCC<62>	VCC<10>	AL1
AW1	VCC<61>	VCC<9>	AG41
AV8	VCC<60>	VCC<8>	AG39
AV6	VCC<59>	VCC<7>	AG37
AV4	VCC<58>	VCC<6>	AG35
AV2	VCC<57>	VCC<5>	AG33
AV16	VCC<56>	VCC<4>	AG31
AV14	VCC<55>	VCC<3>	AG29
AV12	VCC<54>	VCC<2>	AG27
AV10	VCC<53>	VCC<1>	AG25
AU9	VCC<52>	VCC<0>	AG19

11/17

12/17

E64556-001

E64556-001

Wed Oct 27 15:21:36 2010

CPU SOCKET 3 (11 OF 13)

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:	DO NOT SCALE DRAWING		SHEET 112 OF 303

INTEL CONFIDENTIAL

4 3 2 1

U6C1 IC

SANDYBRIDGE_EP_EXT_D




DA49	VTTA<2>	VCC_SENSE
CR51	VTTA<3>	RSVD<20>
CR45	VTTA<4>	VSS_VCC_SENSE
CJ49	VTTA<5>	VTTD_SENSE
CG55	VTTA<6>	VSS_VTTD_SENSE
CC45	VTTA<7>	VCCPLL<1>
CA53	VTTA<8>	VCCPLL<2>
BV42	VTTD<4>	VCCPLL<0>
V24	VCCD_23<5>	VSS_VSA_SENSE
V22	VCCD_23<6>	VSA_SENSE
V20	VCCD_23<7>	VSA<24>
V18	VCCD_23<8>	VSA<23>
V16	VCCD_23<9>	VSA<22>
N23	VCCD_23<10>	VSA<21>
N21	VCCD_23<11>	VSA<20>
N19	VCCD_23<12>	VSA<19>
N17	VCCD_23<13>	VSA<18>
N15	VCCD_23<14>	VSA<17>
H24	VCCD_23<15>	VSA<16>
H22	VCCD_23<16>	VSA<15>
H20	VCCD_23<17>	VSA<14>
H18	VCCD_23<18>	VSA<13>
H16	VCCD_23<19>	VSA<12>
G13	VCCD_23<20>	VSA<11>
C23	VCCD_23<21>	VSA<10>
C21	VCCD_23<22>	VSA<9>
C19	VCCD_23<23>	VSA<8>
C17	VCCD_23<24>	VSA<7>
C15	VCCD_23<25>	VSA<6>
AC25	VCCD_23<0>	VSA<5>
AC23	VCCD_23<1>	VSA<4>
AC21	VCCD_23<2>	VSA<3>
AC19	VCCD_23<3>	VSA<2>
AC17	VCCD_23<4>	VSA<1>
DD26	VCCD_01<0>	VTTA<0>
DD24	VCCD_01<1>	VTTA<1>
DD22	VCCD_01<2>	VTTA<9>
DD20	VCCD_01<3>	VTTA<10>
DD18	VCCD_01<4>	VTTA<11>
CW27	VCCD_01<5>	VTTA<12>
CW25	VCCD_01<6>	VTTA<13>
CW23	VCCD_01<7>	VTTD<0>
CW21	VCCD_01<8>	VTTD<1>
CW19	VCCD_01<9>	VTTD<2>
CP28	VCCD_01<10>	VTTD<3>
CP26	VCCD_01<11>	VTTD<5>
CP24	VCCD_01<12>	VTTD<6>
CP22	VCCD_01<13>	VTTD<9>
CP20	VCCD_01<14>	VTTD<7>
CJ27	VCCD_01<15>	VTTD<10>
CJ25	VCCD_01<16>	VTTD<11>
CJ23	VCCD_01<17>	VTTD<12>
CJ21	VCCD_01<18>	VTTD<13>
CJ19	VCCD_01<19>	VTTD<14>
CD28	VCCD_01<20>	VTTD<15>
CD26	VCCD_01<21>	VTTD<16>
CD24	VCCD_01<22>	VTTD<17>
CD22	VCCD_01<23>	VTTD<18>
CD20	VCCD_01<24>	VTTD<8>

BW3	VSENSE_DIE_CPU3_VCCP_P	OUT	251<
DB56	NC_CPU3_RSVD<20>		
BY2	VSENSE_DIE_CPU3_VCCP_N	OUT	251<
BP42	VSENSE_DIE_CPU3_VTT_P	OUT	272<
BT42	VSENSE_DIE_CPU3_VTT_N	OUT	272<
CA13	P1V8_PLL_CPU3		
BY14			
CA15			
AF14	VSENSE_DIE_VSA3_N	OUT	252<
AG13	VSENSE_DIE_VSA3_P	OUT	252<
N51			
N45			
G49			
G43			
B54			
AJ9			
AJ7			
AJ5			
AJ3			
AJ13			
AJ11			
AJ1			
AH8			
AH6			
AH4			
AH2			
AH16			
AH14			
AH12			
AH10			
AG17			
AG15			
AF18			
AE17			
AE15			
Y54			
W49			
AU53			
AM54			
AM48			
AE53			
AE45			
CA23			
CA21			
BY22			
BY20			
BU47			
BR55			
BK56			
BM42			
BH42			
BD42			
AY42			
AT42			
AM42			
AG23			
AG21			
AF24			
AF22			
BL51			

U6C1 IC

SANDYBRIDGE_EP_EXT_D

CY40	VSS<547>	N9
AW55	VSS<546>	N53
AG43	VSS<545>	N5
CW51	VSS<544>	N49
C3	VSS<543>	N47
D2	VSS<542>	N43
DB2	VSS<541>	N41
DC3	VSS<540>	N37
E1	VSS<539>	N35
V46	VSS<538>	N33
BG47	VSS<537>	N13
BK50	VSS<536>	M8
AU51	VSS<535>	M52
Y56	VSS<534>	M50
Y42	VSS<533>	M46
Y40	VSS<532>	M44
Y38	VSS<531>	M42
Y36	VSS<530>	M36
Y32	VSS<529>	M34
Y30	VSS<528>	L5
Y28	VSS<527>	L41
Y12	VSS<526>	L29
Y10	VSS<525>	L25
W9	VSS<524>	L5
W53	VSS<523>	K8
W51	VSS<522>	K34
W5	VSS<521>	K30
W47	VSS<520>	K28
W45	VSS<519>	K2
W43	VSS<518>	J55
W41	VSS<517>	J5
W37	VSS<516>	J41
W33	VSS<515>	J39
W13	VSS<514>	J33
V8	VSS<513>	J31
V50	VSS<512>	J27
V48	VSS<511>	J11
V44	VSS<510>	H8
V42	VSS<509>	H54
V36	VSS<508>	H52
V34	VSS<507>	H40
V28	VSS<506>	H38
V26	VSS<505>	H34
U5	VSS<504>	H32
U35	VSS<503>	H14
T8	VSS<502>	H12
T6	VSS<501>	H10
T42	VSS<500>	G9
T4	VSS<499>	G57
T28	VSS<498>	G53
R7	VSS<497>	G51
R55	VSS<496>	G5
R5	VSS<495>	G47
R39	VSS<494>	G45
R35	VSS<493>	G41
R31	VSS<492>	G37
R3	VSS<491>	G35
R29	VSS<490>	G31
R11	VSS<489>	G1
P8	VSS<488>	F8
P56	VSS<487>	F50
P54	VSS<486>	F48
P40	VSS<485>	F44
P38	VSS<484>	F42
P32	VSS<483>	F36
P30	VSS<482>	G25
P26	VSS<481>	E5
P14	VSS<480>	E41
P12	VSS<479>	
P10	VSS<478>	



13/17

14/17

CAD NOTE: PLACE IN SOCKET CAVITY

Wed Oct 27 15:21:36 2010

INTEL CONFIDENTIAL

U6C1
IC

SANDYBRIDGE_EP_EXT_D

Table listing pin connections for U6C1 IC. Columns include pin names (E31-E3, DF2-DF44, DE7-DE53, DD6-DD14, DD12-DD10, DC5-DC41, DB58, DB36-DB12, DA9-DA51, DA5-DA47, DA45-DA43, DA41-DA3, DA11, D8-D36, D26, CY8-CY50, CY44-CY36, CY2-CY16, CY12-CY10, CW7-CW57, CW55-CW53, CW5-CW39, CW37-CW35, CW33-CW31, CW29-CW15, CW13-CW11, CV6-CV58, CV54-CV42, CV38) and their corresponding voltage levels (e.g., VSS<409> to VSS<342>).

15/17

E64556-001

U6C1
IC

SANDYBRIDGE_EP_EXT_D

Table listing pin connections for U6C1 IC. Columns include pin names (CJ29-CJ17, CJ11-CJ9, CH6-CH50, CH48-CH46, CH44-CH36, CH16-CH12, CG9-CG53, CG43-CG41, CG39-CG37, CG35-CG33, CG31-CG15, CF6-CF42, CF40-CF38, CF36-CF34, CF32-CF30, CF14-CF12, CE9-CE5, CE13-CE6, CD6-CD36, CD18-CD9, CC49-CC47, CC43-CC3, CC29-CC13, CB8-CB6, CB56-CB52, CB50-CB48, CB46-CB36, CB16-CA57, CA55-CA5, CA41-CA39, CA37-CA35, CA33-CA31, CA27-CA19, CA11) and their corresponding voltage levels (e.g., VSS<273> to VSS<206>).

16/17

E64556-001

U6C1
IC

SANDYBRIDGE_EP_EXT_D

Table listing pin connections for U6C1 IC. Columns include pin names (BD16-BD14, BD12-BD10, BC9-BC7, BC57-BC55, BC53-BC5, BC45-BC43, BC3-BC17, BC15-BC13, BC11-BC1, BB58-BB52, BB50-BB48, BB46-BB42, B8-B6, B36-BT46, AW57-AV56, AV54-AV42, AU49-AU47, AU45-AU8, AT8-AT6, AT52-AT46, AT4-AT2, AT16-AT14, AT12-AT10, AR9-AR7, AR5-AR3, AR17-AR15, AR13-AR11, AR1-AP58, AP44-AP42, AN57-AN55, AM56-AL53, AL51-AL49, AL45-AL43, AK8-AK6, AK50-AK48) and their corresponding voltage levels (e.g., VSS<136> to VSS<69>).

17/17

E64556-001

Wed Oct 27 15:21:36 2010

CPU SOCKET 3 (13 OF 13)

DEPARTMENT
DCPAE

Intel Corporation

2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE
B

CODE
34649

DOCUMENT NUMBER

444359

REV

1.0

SCALE:

DO NOT SCALE DRAWING

SHEET 114 OF 303





INTEL CONFIDENTIAL

J4B1

J4B1

P1V5_DDR3_CPU3

P1V5_DDR3_CPU3



DDR3 CPU3 CHANNEL N DIMM1

DEPARTMENT DCPAE	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 115 OF 303	

Wed Oct 27 15:21:36 2010






INTEL CONFIDENTIAL

J4B2

J4B2

P1V5_DDR3_CPU3

P1V5_DDR3_CPU3



Wed Oct 27 15:21:37 2010

DDR3 CPU3 CHANNEL P DIMM1

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	
SHEET 116 OF 303			







INTEL CONFIDENTIAL

J6E2

J6E2

P1V5_DDR3_CPU3

P1V5_DDR3_CPU3



DDR3 CPU3 CHANNEL R DIMM1


DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	B	34649	444359	1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 117 OF 303	

Wed Oct 27 15:21:37 2010

INTEL CONFIDENTIAL

J6E1

CONN240_E55582004




E55582-004

1/3

J6E1

CONN240_E55582004




E55582-004

3/3

P1V5_DDR3_CPU3


P1V5_DDR3_CPU3



E55582-004

J6E1

CONN240_E55582004



E55582-004

Wed Oct 27 15:21:37 2010

DDR3 CPU3 CHANNEL T DIMM1

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	
SHEET 118 OF 303			


INTEL CONFIDENTIAL

ROOM = VREFDQ_CPU3

P3V3_AUX NEEDED FOR POT
IF DESIGN SUPPORT S3

CONNECTION TO THE P1V5_DDR3_CPU3
VOLTAGE RAIL SHOULD BE NEAR THE
P1V5_DDR3VR SENSE POINT

WRITE VREF FROM CPU TO THE DIMMS



DDR3 PROCESSOR VREF GENERATION

CAD NOTE:
PLACE CIRCUIT AS CLOSE AS POSSIBLE TO CPU
REFER TO RS-ROMLEY PDG FOR LATEST GUIDELINE
FROM ROMLEY PDG:
NOMINAL TRACE WIDTH = 10 MILS
NOMINAL TRACE SPACING = 20 MILS
CPU BREAKOUT REQ = 4-MIL WIDTH / 4-MIL SPACING
THE DECOUPLING CAP RECOMMENDED IS 0603 0.1UF


P5V_AUX NEEDED FOR OP AMP
IF DESIGN SUPPORT S3

REVIEW DATASHEET OF OPAMP FOR CORRECT DECOUPLING VALUES

P3V3_AUX NEEDED FOR POT
IF DESIGN SUPPORT S3

CONNECTION TO THE P1V5_DDR3_CPU3
VOLTAGE RAIL SHOULD BE NEAR THE
P1V5_DDR3VR SENSE POINT

WRITE VREF FROM CPU TO THE DIMMS



DDR3 PROCESSOR VREF GENERATION

CAD NOTE:
PLACE CIRCUIT AS CLOSE AS POSSIBLE TO CPU
REFER TO RS-ROMLEY PDG FOR LATEST GUIDELINE
FROM ROMLEY PDG:
NOMINAL TRACE WIDTH = 10 MILS
NOMINAL TRACE SPACING = 20 MILS
CPU BREAKOUT REQ = 4-MIL WIDTH / 4-MIL SPACING
THE DECOUPLING CAP RECOMMENDED IS 0603 0.1UF

P5V_AUX NEEDED FOR OP AMP
IF DESIGN SUPPORT S3

REVIEW DATASHEET OF OPAMP FOR CORRECT DECOUPLING VALUES

Wed Oct 27 15:21:38 2010

CPU3 DDR3 DQ REFERENCE

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	SHEET 119 OF 303

4

3

2

1

INTEL CONFIDENTIAL

THIS PAGE WAS INTENTIONALLY LEFT BLANK

B

B

A

A

Wed Oct 27 14:53:53 2010

CPU

DEPARTMENT

DCPAE

Intel Corporation

2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE

B

CODE

34649

DOCUMENT NUMBER

444359

REV

1.0

SCALE:

DO NOT SCALE DRAWING

SHEET 120 OF 303

4

3

2

1

4

3

2

1

INTEL CONFIDENTIAL

THIS PAGE WAS INTENTIONALLY LEFT BLANK

B

B

A

A

Wed Oct 27 14:53:53 2010

CPU

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE
B

CODE
34649

DOCUMENT NUMBER
444359

REV
1.0

SCALE:

DO NOT SCALE DRAWING

SHEET 121 OF 303





4

3

2


1

INTEL CONFIDENTIAL
PROCHOT_N



PROCHOT

CAD NOTE: PLACE SERIES RESISTORS AS CLOSE AS POSSIBLE TO THE OUTPUT OF THEIR CORRESPONDING VOLTAGE TRANSLATOR GTL2107: WITHIN 0.5"



Wed Oct 27 15:21:39 2010

CPU SIDEBAND: PROCHOT_N CIRCUITRY

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	SHEET 122 OF 303





INTEL CONFIDENTIAL
MEMHOT

4







3

2

1



CAD NOTE: PLACE SERIES RESISTORS AS CLOSE AS POSSIBLE TO THE OUTPUT OF THEIR CORRESPONDING VOLTAGE TRANSLATOR GTL2107



Wed Oct 27 15:21:38 2010

CPU SIDEBAND: MEMHOT_N CIRCUITRY

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	SHEET 123 OF 303



4

3

2

1

INTEL CONFIDENTIAL



Wed Oct 27 15:21:39 2010

CPU SIDEBAND: THROTTLE CIRCUITRY

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE
B

CODE
34649

DOCUMENT NUMBER
444359

REV
1.0


SCALE:

DO NOT SCALE DRAWING

SHEET 124 OF 303

INTEL CONFIDENTIAL

VREF: (2/3)*VTT
WORST CASE FOR VREF WHEN IVB: (2/3)*0.95V




125>	IN	POV7_CPU0_VTT_VREF	1
99>	IN	IRO_CPU_CATERR_R_LVC1_N	27
209> 124> 123<>	IN	FM_CPU0_MEMCD_MEMHOT_R_LVC1_N	26
100>	IN	FM_CPU0_THERMTRIP_R_LVC1_N	19
54> 33>	IN	FM_CPU0_IVT_ID_LVC1_N	18
208> 124> 122<>	IN	FM_CPU0_PROCHOT_R_LVC1_N	21
209> 124> 123<>	IN	TP_CPU0_GTL2107_UNUSED_25_LVC1	25
	IN	FM_CPU0_MEMAB_MEMHOT_R_LVC1_N	20
	IN	TP_CPU0_GTL2107_UNUSED_24_LVC1	24
134> 102<> 79<> 56<> 33<>	IN	RST_CPU_EAR_LVC1_N	9
	IN	TP_CPU0_GTL2107_UNUSED_12_LVC1	12
	IN	TP_CPU0_GTL2107_UNUSED_13_LVC1	13
	IN	TP_CPU0_GTL2107_UNUSED_7_LVC1	7

U6F4

GTL2107

VREF	1AO	2	IRO_CPU_CATERR_R_LVC3_N	99<
1BI	2AO	3	FM_CPU0_MEMCD_MEMHOT_R_LVC3_N	123<
2BI	3AO	10	FM_CPU0_THERMTRIP_R_LVC3_N	100<
3BI	4AO	11	FM_CPU0_IVT_ID_LVC3_N	170< 206< 265<
4BI				
5BI	5A	4	FM_CPU0_PROCHOT_R_LVC3_N	122<
7BO1	6A	5	FM_CPU0_MEMAB_MEMHOT_R_LVC3_N	123<
6BI				
7BO2				
EN2	23	6	FM_CPU0_GTL2107_LVC3_EN	
EN1	6			
9BI	9AO	15	RST_CPU_EAR_LVC3_N	169<
10AI1	10BO1	17	TP_CPU0_GTL2107_UNUSED_17_LVC1	
10AI2	10BO2	16	TP_CPU0_GTL2107_UNUSED_16_LVC1	
11BI	11BO	22	TP_CPU0_GTL2107_UNUSED_22_LVC1	
	11A	8	TP_CPU0_GTL2107_UNUSED_8_LVC1	

D78251-001
GND=GND; VCC=P3V3_STBY;




125>	IN	POV7_CPU1_VTT_VREF	1
209> 124> 123<>	IN	TP_CPU1_GTL2107_UNUSED_27_LVC1	27
100>	IN	FM_CPU1_MEMGH_MEMHOT_R_LVC1_N	26
56> 54>	IN	FM_CPU1_THERMTRIP_R_LVC1_N	19
	IN	FM_CPU1_IVT_ID_LVC1_N	18
191> 124> 122<>	IN	FM_CPU1_PROCHOT_R_LVC1_N	21
208>	IN	TP_CPU1_GTL2107_UNUSED_25_LVC1	25
209> 124> 123<>	IN	FM_CPU1_MEMEF_MEMHOT_R_LVC1_N	20
	IN	TP_CPU1_GTL2107_UNUSED_24_LVC1	24
	IN	TP_CPU1_GTL2107_UNUSED_9_LVC1	9
	IN	TP_CPU1_GTL2107_UNUSED_12_LVC1	12
	IN	TP_CPU1_GTL2107_UNUSED_13_LVC1	13
	IN	TP_CPU1_GTL2107_UNUSED_7_LVC1	7

U8F2

SOCKET1
GTL2107

VREF	1AO	2	TP_CPU1_GTL2107_UNUSED_2_LVC1	
1BI	2AO	3	FM_CPU1_MEMGH_MEMHOT_R_LVC3_N	123<
2BI	3AO	10	FM_CPU1_THERMTRIP_R_LVC3_N	100<
3BI	4AO	11	FM_CPU1_IVT_ID_LVC3_N	170< 206< 266<
4BI				
5BI	5A	4	FM_CPU1_PROCHOT_R_LVC3_N	122<
7BO1	6A	5	FM_CPU1_MEMEF_MEMHOT_R_LVC3_N	123<
6BI				
7BO2				
EN2	23	6	FM_CPU1_GTL2107_LVC3_EN	
EN1	6			
9BI	9AO	15	TP_CPU1_GTL2107_UNUSED_15_LVC1	
10AI1	10BO1	17	TP_CPU1_GTL2107_UNUSED_17_LVC1	
10AI2	10BO2	16	TP_CPU1_GTL2107_UNUSED_16_LVC1	
11BI	11BO	22	TP_CPU1_GTL2107_UNUSED_22_LVC1	
	11A	8	TP_CPU1_GTL2107_UNUSED_8_LVC1	

D78251-001
GND=GND; VCC=P3V3_STBY;



125>	IN	POV7_CPU2_VTT_VREF	1
209> 124> 123<>	IN	TP_CPU2_GTL2107_UNUSED_27_LVC1	27
100>	IN	FM_CPU2_MEMLM_MEMHOT_R_LVC1_N	26
79> 54>	IN	FM_CPU2_THERMTRIP_R_LVC1_N	19
	IN	FM_CPU2_IVT_ID_LVC1_N	18
208> 191> 124> 122<>	IN	FM_CPU2_PROCHOT_R_LVC1_N	21
209> 124> 123<>	IN	TP_CPU2_GTL2107_UNUSED_25_LVC1	25
	IN	FM_CPU2_MEMJK_MEMHOT_R_LVC1_N	20
	IN	TP_CPU2_GTL2107_UNUSED_24_LVC1	24
	IN	TP_CPU2_GTL2107_UNUSED_9_LVC1	9
	IN	TP_CPU2_GTL2107_UNUSED_12_LVC1	12
	IN	TP_CPU2_GTL2107_UNUSED_13_LVC1	13
	IN	TP_CPU2_GTL2107_UNUSED_7_LVC1	7

U8E3


SOCKET2
GTL2107

VREF	1AO	2	TP_CPU2_GTL2107_UNUSED_2_LVC1	
1BI	2AO	3	FM_CPU2_MEMLM_MEMHOT_R_LVC3_N	123<
2BI	3AO	10	FM_CPU2_THERMTRIP_R_LVC3_N	100<
3BI	4AO	11	FM_CPU2_IVT_ID_LVC3_N	170< 206< 267<
4BI				
5BI	5A	4	FM_CPU2_PROCHOT_R_LVC3_N	122<
7BO1	6A	5	FM_CPU2_MEMJK_MEMHOT_R_LVC3_N	123<
6BI				
7BO2				
EN2	23	6	FM_CPU2_GTL2107_LVC3_EN	
EN1	6			
9BI	9AO	15	TP_CPU2_GTL2107_UNUSED_15_LVC1	
10AI1	10BO1	17	TP_CPU2_GTL2107_UNUSED_17_LVC1	
10AI2	10BO2	16	TP_CPU2_GTL2107_UNUSED_16_LVC1	
11BI	11BO	22	TP_CPU2_GTL2107_UNUSED_22_LVC1	
	11A	8	TP_CPU2_GTL2107_UNUSED_8_LVC1	

D78251-001
GND=GND; VCC=P3V3_STBY;


Wed Oct 27 15:21:29 2010

INTEL CONFIDENTIAL



Wed Oct 27 15:21:38 2010

INTEL CONFIDENTIAL



PROC DEBUG LEDS (1 OF 4)


ROOM = DEBUG

Wed Oct 27 15:21:39 2010

DEPARTMENT DCPAE	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 127 OF 303	

INTEL CONFIDENTIAL

ROOM = DEBUG



REVIEW IF PULLDOWN REQUIRED FOR DFT

PROC DEBUG LEDS (2 OF 4): THERMTRIP

DEPARTMENT DCPAE	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
		SCALE:	DO NOT SCALE DRAWING		SHEET 128 OF 303

Wed Oct 27 15:21:39 2010

4

3




2

1




INTEL CONFIDENTIAL

ERROR[2:0] LEDS




LEDS REFLECTING ERROR STATE WHEN PLATFORM COMPLETELY ON (S0 STATE)
LEDS OFF IN STBY (S3 STATE)





CPU_SKT0CC LEDS



ROOM = DEBUG



SYSTEM POWER OK LED



Wed Oct 27 15:21:39 2010

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	B	34649	444359	1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 129 OF 303	

4



3

2

1

4 3 2 1

INTEL CONFIDENTIAL




Wed Oct 27 15:21:40 2010

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	B	34649	444359	1.0
		SCALE:	DO NOT SCALE DRAWING		SHEET 130 OF 303

4 3 2 1

INTEL CONFIDENTIAL
OBSERVATION PORT AT XDP
 CAD NOTES AT BOTTOM RIGHT CORNER



Wed Oct 27 15:21:25 2010



PROCESSORS XDP: OBSERVATION PORT

DEPARTMENT
 DCPAE



Intel Corporation
 2200 Mission College Blvd.
 P.O. BOX 58119
 Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	
			SHEET 131 OF 303



INTEL CONFIDENTIAL
OBSERVATION PORT AT XDP





CAD NOTE:
PLACE THE BPM_N[0] AND BPM_N[1] NETS AS CLOSE TO THE MUXES AS POSSIBLE TO MINIMIZE STUB LENGTH.
DE NOTE:




CAD NOTE: ROUTE XDP_CPU_MBP_FB NETS AS DAISY CHAIN AS PER DPDG.
CAD NOTE: MUXES FORMING A PAIR MUST BE LOCATED NEAR EACH OTHER TO MEET LENGTH MATCHING REQUIREMENTS ACROSS SEGMENTS.
CAD NOTE: THE DISTANCE BETWEEN THE MUXES AND THE PROCESSOR SHOULD BE AS SHORT AS POSSIBLE. NO LONGER THAN 10 INCHES
CAD NOTE: REFER TO DPDG DEBUG PORT DESIGN GUIDE FOR LAYOUT SPECIFICATIONS.
CAD NOTE: THE MAX LENGTH OF SHARED BUS BETWEEN THE MUXES IS ROUGHLY 48 INCHES



CAD NOTE:
PLACE THE BPM_N[0] AND BPM_N[1] NETS AS CLOSE TO THE MUXES AS POSSIBLE TO MINIMIZE STUB LENGTH.
DE NOTE:
BPM_N[0] AND BPM_N[1] ARE REQUIRED TO REMAIN CONNECTED TO ALL PROCESSORS IN PRODUCTION.
0 OHM RESISTORS ONLY NEED TO BE STUFFED IN PRODUCTION UNIT WHEN THE MUX IS REMOVED



RES TERMINATION
CAD NOTE:
PLACE NEAR THE MUXES
AT THE END POINT ON DAISY CHAIN




Wed Oct 27 15:21:34 2010

PROCESSORS XDP: OBSERVATION PORT

DEPARTMENT
DCPAE
Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	SHEET 132 OF 303

INTEL CONFIDENTIAL



PROCESSORS JTAG CHAIN


Wed Oct 27 15:21:40 2010

DEPARTMENT DCPAE	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 133 OF 303	

INTEL CONFIDENTIAL


ROOM=SKT_XDP0

XDP0 & XDP1 MUST BE REMOVED FOR PRODUCTION



XDP1 COMPONENT WILL BE EMPTY

ROOM=SKT_XDP1



Wed Oct 27 15:21:40 2010

PROCESSORS XDP: CONNECTORS

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	B	34649	444359	1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 134 OF 303	

INTEL CONFIDENTIAL

4 3 2 1



U2F1
IC

PBG_EXT_F

Y4	CLKIN_GND0P
Y5	CLKIN_GND0N
M2	CLKIN_DMIP
M1	CLKIN_DMIN
R31	CLKIN_DOT96P
R32	CLKIN_DOT96N
AM2	CLKIN_SPCIE0P
AM1	CLKIN_SPCIE0N
AV27	CLKIN_SAS0P
AU28	CLKIN_SASON
A17	CLKIN_SATAP
B17	CLKIN_SATAN
AW33	NC TEST_CLKIN_SAS1P
AV33	NC TEST_CLKIN_SAS1N
W8	
W9	
M3	
N2	
A10	
B9	
AK22	CLK_33M_PCBG
AV12	CLK_14M_SSB
P36	
R36	
W4	NC_SSB_TP1
P11	NC_SSB_TP4
A15	NC_SSB_TP20
W5	NC_SSB_TP2
P9	NC_SSB_TP5
J19	NC_SSB_TP21
B26	PU_A20GATE
J9	PWRGD_CPUPWRGD_1V1
C31	IRQ_INIT3_3V_N
E4	PECI_SSB_LVC1
J6	IRQ_PM_SYNC_LVC1
H4	IRQ_PM_SYNC2_LVC1
B28	PU_SIO_KBRST_N
A28	SPEAKER_SSB
AP13	PIV1_TEST_RNG
J7	FM_THERMTRIP_DLY_LVC1_N

HDA_BCLK
HDA_RST_N
HDA_SDIN<3>
HDA_SDIN<2>
HDA_SDIN<1>
HDA_SDIN<0>
HDA_SDO
HDA_SYNC
SLP_A_N
SLP_LAN_N_GPIO29
SLP_S3_N
SLP_S4_N
SLP_S5_N_GPIO63
SLP_SUS_N
APWROK
BMBUSY_N_GPIO0
DPWROK
DRAMPWROK
DSWODVREN
PLTRST_N
PWRBTN_N
RI_N
SUS_STAT_N_GPIO61
SUSACK_N
SUSCLK_GPIO62
SUSWARN_N_SUSPWRDNACK_GPIO30
SYS_PWROK
SYS_RESET_N
WAKE_N
INTRUDER_N
INTVRMEN
PCH_PWROK
RSMRST_N
RTCST_N
SRTCST_N
ADR_COMPLETE

V29	NC_AUD_HDA_BCLK
AW22	NC_AUD_HDA_RST_N
AH38	NC_AUD_HDA_SDI3
AH39	NC_AUD_HDA_SDI2
AG38	NC_AUD_HDA_SDI1
AH37	NC_AUD_HDA_SDI0
V30	FM_MFG_MODE_FLASH_SEC_OVRD
AV17	PU_VRM_VOLTAGE_SELECT
E37	FM_SLPA_LVC3_N
H28	FM_THROTTLE_LVC3_N
F30	FM_SLPS3_LVC3_N
E31	FM_SLPS4_LVC3_N
B35	TP_SLPS5_N
M39	TP_SLPSUS_N
F33	PWRGD_PCH_APWROK_LVC3
E24	CLK2_R_IRQ_SSB_SCI_WHEA_N
R37	RST_RSMRST_SSB_N
J28	PWRGD_PCH_DRAMPWRGD_CO
R39	PU_1V1_DSW_ODVR_EN
E34	RST_PCH_PLTRST_LVC3_N
K31	FM_IBMC_PWRBTN_OUT_N
G39	PU_RI_N
E36	LPC_TPM_PD_N
H33	PU_SUSACK_N
C35	TP_SUSCLK
N38	PU_SUS_WARN_N
C33	PWRGD_PCH_SYS_PWROK_LVC3
C30	RST_SSB_RSTBTN_N
J36	IRQ_SSB_WAKE_LVC3_N
P34	FM_PASSWORD_CLEAR_N
M34	PU_1V1_SUS_ODVR_EN
R34	PWRGD_PCH_PWROK_LVC3
M30	RST_RSMRST_SSB_N
R38	RST_RTCST_N
P38	RST_SRTCST_N
H37	NC_ADR_COMPLETE



E93039-001

PLTRST DELAY AND SMART-CLST CIRCUIT
IMPLEMENTED IN CPLD.

1/10

ROOM INTEL_SI
ROOM SB


Wed Oct 27 15:21:40 2010

PATSBURG (1 OF 8)

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	B	34649	444359	1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 135 OF 303	



INTEL CONFIDENTIAL

NOTE: DMI PORT LANE REVERSED FROM UPSTREAM DEVICE (CPU)



CAD NOTE: PLACE CLOSE TO PBG KEEP ROUTING <0.2 OHMS

CAD NOTE: DMI Z COMP NET SHOULD BE <0.2 OHMS. COMPI & RCOMPO SHOULD BE SHORTED AT BREAK OUT



ROOM INTEL_SI ROOM SB

Wed Oct 27 15:21:40 2010


4

3

2

1


INTEL CONFIDENTIAL



E93039-001

3/10

NOTE: UNUSED TACH INPUTS MUST BE PULLED UP
DEFAULT SET AS GPI



ROOM INTEL_SI
ROOM SB

Wed Oct 27 15:21:40 2010

PATSBURG (3 OF 8)

DEPARTMENT DCPAE	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 137 OF 303	

4

3

2

1

4

3

2

1

INTEL CONFIDENTIAL

U2F1
IC

PBG_EXT_F

174>	IN	PE_SSB_IBMC_RX_C_DP	AJ8	PCIE_PERP<8>
174>	IN	PE_SSB_IBMC_RX_C_DN	AJ9	PCIE_PERN<8>
		TP_PCIE_PERP_7	AH9	PCIE_PERP<7>
		TP_PCIE_PERN_7	AH8	PCIE_PERN<7>
		TP_PCIE_PERP_6	AF9	PCIE_PERP<6>
		TP_PCIE_PERN_6	AF8	PCIE_PERN<6>
		TP_PCIE_PERP_5	AE9	PCIE_PERP<5>
		TP_PCIE_PERN_5	AE8	PCIE_PERN<5>
		TP_PCIE_PERP_4	AJ5	PCIE_PERP<4>
		TP_PCIE_PERN_4	AJ6	PCIE_PERN<4>
		TP_PCIE_PERP_3	AH5	PCIE_PERP<3>
		TP_PCIE_PERN_3	AH6	PCIE_PERN<3>
		TP_PCIE_PERP_2	AF4	PCIE_PERP<2>
		TP_PCIE_PERN_2	AF5	PCIE_PERN<2>
		TP_PCIE_PERP_1	AE5	PCIE_PERP<1>
		TP_PCIE_PERN_1	AE4	PCIE_PERN<1>
		NC_PEGO_RXP<3>	AW7	PEGO_RXP<3>
		NC_PEGO_RXN<3>	AV8	PEGO_RXN<3>
		NC_PEGO_RXP<2>	AV6	PEGO_RXP<2>
		NC_PEGO_RXN<2>	AU7	PEGO_RXN<2>
		NC_PEGO_RXP<1>	AU5	PEGO_RXP<1>
		NC_PEGO_RXN<1>	AV5	PEGO_RXN<1>
		NC_PEGO_RXP<0>	AT3	PEGO_RXP<0>
		NC_PEGO_RXN<0>	AU3	PEGO_RXN<0>
		NC_SSB_TP7	AN2	TP7
		NC_SSB_TP8	AT1	TP8
		NC_SSB_TP9	AP1	TP9
		NC_SSB_TP10	AU1	TP10
		NC_PEGO_RBIASN	AL5	PEGO_RBIASN
		NC_PEGO_RBIASN	AL4	PEGO_RBIASP
		TP_PCI_AD<31>	AA31	AD<31>
		TP_PCI_AD<30>	AL30	AD<30>
		TP_PCI_AD<29>	AG31	AD<29>
		TP_PCI_AD<28>	AR33	AD<28>
		TP_PCI_AD<27>	AL34	AD<27>
		TP_PCI_AD<26>	AD32	AD<26>
		TP_PCI_AD<25>	AV13	AD<25>
		TP_PCI_AD<24>	AM24	AD<24>
		TP_PCI_AD<23>	AK27	AD<23>
		TP_PCI_AD<22>	AL21	AD<22>
		TP_PCI_AD<21>	AK33	AD<21>
		TP_PCI_AD<20>	AN34	AD<20>
		TP_PCI_AD<19>	AG32	AD<19>
		TP_PCI_AD<18>	AG30	AD<18>
		TP_PCI_AD<17>	AU22	AD<17>
		TP_PCI_AD<16>	AM25	AD<16>
		TP_PCI_AD<15>	AM30	AD<15>
		TP_PCI_AD<14>	AL31	AD<14>
		TP_PCI_AD<13>	AP12	AD<13>
		TP_PCI_AD<12>	AM18	AD<12>
		TP_PCI_AD<11>	AW20	AD<11>
		TP_PCI_AD<10>	AC32	AD<10>
		TP_PCI_AD<9>	AW12	AD<9>
		TP_PCI_AD<8>	AU25	AD<8>
		TP_PCI_AD<7>	AU12	AD<7>
		TP_PCI_AD<6>	Y30	AD<6>
		TP_PCI_AD<5>	AV14	AD<5>
		TP_PCI_AD<4>	AP36	AD<4>
		TP_PCI_AD<3>	AR36	AD<3>
		TP_PCI_AD<2>	AN15	AD<2>
		TP_PCI_AD<1>	AA30	AD<1>
		TP_PCI_AD<0>	AW15	AD<0>

PCIE_PETP<8>	PCIE_PETN<8>	PCIE_PETP<7>	PCIE_PETN<7>	PCIE_PETP<6>	PCIE_PETN<6>	PCIE_PETP<5>	PCIE_PETN<5>	PCIE_PETP<4>	PCIE_PETN<4>	PCIE_PETP<3>	PCIE_PETN<3>	PCIE_PETP<2>	PCIE_PETN<2>	PCIE_PETP<1>	PCIE_PETN<1>
PEGO_TXP<3>	PEGO_TXN<3>	PEGO_TXP<2>	PEGO_TXN<2>	PEGO_TXP<1>	PEGO_TXN<1>	PEGO_TXP<0>	PEGO_TXN<0>								
GNT_2_N_GPIO53_GSXDIN	GNT_3_N_GPIO55	GNT_I_N_GPIO51_GSXDOUT	GNT_0_N												
REQ3_N_GPIO54_GSXSRESET_N	REQ2_N_GPIO52_GSXSLOAD	REQ1_N_GPIO50_GSXCLK													
CXBE_N<3>	CXBE_N<2>	CXBE_N<1>	CXBE_N<0>												
DEVSEL_N	FRAME_N	IRDY_N	PAR	PCIRST_N	PERR_N	PLOCK_N	PME_N	REQ0_N	SERR_N	STOP_N	TRDY_N				
PIROA_N	PIROB_N	PIROC_N	PIROD_N	PIROE_N_GPIO2	PIROF_N_GPIO3	PIROG_N_GPIO4	PIROH_N_GPIO5	SERIRQ							

AK3	PE_SSB_IBMC_TX_DP	OUT	174<
AL2	PE_SSB_IBMC_TX_DN	OUT	174<
AJ2	TP_PCIE_PETP_7		
AK1	TP_PCIE_PETN_7		
AH3	TP_PCIE_PETP_6		
AH2	TP_PCIE_PETN_6		
AG2	TP_PCIE_PETP_5		
AH1	TP_PCIE_PETN_5		
AE3	TP_PCIE_PETP_4		
AF2	TP_PCIE_PETN_4		
AD2	TP_PCIE_PETP_3		
AE1	TP_PCIE_PETN_3		
AB3	TP_PCIE_PETP_2		
AC2	TP_PCIE_PETN_2		
AB2	TP_PCIE_PETP_1		
AB1	TP_PCIE_PETN_1		
AP7	NC_PEGO_TXP<3>		
AR7	NC_PEGO_TXN<3>		
AR6	NC_PEGO_TXP<2>		
AP6	NC_PEGO_TXN<2>		
AN4	NC_PEGO_TXP<1>		
AR4	NC_PEGO_TXN<1>		
AN3	NC_PEGO_TXP<0>		
AP3	NC_PEGO_TXN<0>		
AF30	FM_BIOS_RCVR_BOOT_N	IN	150>
AJ34	SGPIO_GSX_MUX_DIN	IN	147>
AU15	PU_SGPIO_GSX_DOUT	IN	147>
AN33	TP_PCI_SSB_GNT_0_N		
AK21	PU_SGPIO_GSX_RESET		
AK34	SGPIO_GSX_LOAD_R		
AR34	SGPIO_GSX_CLK_R		
AU20	TP_PCI_CXBE3_N		
AL33	TP_PCI_CXBE2_N		
AL18	TP_PCI_CXBE1_N		
AM31	TP_PCI_CXBE0_N		
AJ32	PU_PCI_DEVSEL_N		
AF31	PU_PCI_FRAME_N		
AP18	PU_PCI_IRDY_N		
AK28	TP_PCI_PAR		
E33	TP_PCI_RST_N		
AM19	PU_PCI_PERR_N		
AR15	PU_PCI_PLOCK_N		
C37	TP_PCI_PME_N		
AL27	PU_PCI_REQ0_N		
AN16	PU_PCI_SERR_N		
AV19	PU_PCI_STOP_N		
AR12	PU_PCI_TRDY_N		
AR19	PU_PCI_PIROA_N		
AJ30	PU_PCI_PIROB_N		
AV18	PU_PCI_PIROC_N		
AR18	PU_PCI_PIROD_N		
AF32	FM_ERR0_LVC3_N		
AL22	FM_ERR1_DLY_CO_N		
AA32	FM_IBMC_SSB_SMI_LPC_N		
AR16	IRQ_IBMC_SSB_NMI		
C22	IRQ_SERIAL		

4/10

E93039-001

NOTE: UNUSED PCI INPUTS MUST BE PULLED UP
 DESIGN NOTE:
 ERR1# NEEDS A 400US DELAY BEFORE IT IS CONNECTED TO PBG

ROOM INTEL_SI
 ROOM SB

Wed Oct 27 15:21:41 2010

PATSBURG (4 OF 8)

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	B	34649	444359	1.0
SCALE:	DO NOT SCALE DRAWING		SHEET 138 OF 303		

4

3

2

1

INTEL CONFIDENTIAL

SAS SCU0: PORTS 0 TO 3
SATA PORTS 0 & 1: G2 @3.0 GBPS

U2F1
IC

PBG_EXT_F

162< IN	NC SAS RXP<7>	AR31
162< IN	NC SAS RXN<7>	AP31
162< IN	NC SAS RXP<6>	AR30
162< IN	NC SAS RXN<6>	AP30
162< IN	NC SAS RXP<5>	AR28
162< IN	NC SAS RXN<5>	AN28
162< IN	NC SAS RXP<4>	AR27
162< IN	NC SAS RXN<4>	AN27
162< IN	SAS RXP<3>	AR25
162< IN	SAS RXN<3>	AP25
162< IN	SAS RXP<2>	AR24
162< IN	SAS RXN<2>	AP24
162< IN	SAS RXP<1>	AN22
162< IN	SAS RXN<1>	AR22
162< IN	SAS RXP<0>	AN21
162< IN	SAS RXN<0>	AR21

SAS RXP<7>	
SAS RXN<7>	
SAS RXP<6>	
SAS RXN<6>	
SAS RXP<5>	
SAS RXN<5>	
SAS RXP<4>	
SAS RXN<4>	
SAS RXP<3>	
SAS RXN<3>	
SAS RXP<2>	
SAS RXN<2>	
SAS RXP<1>	
SAS RXN<1>	
SAS RXP<0>	
SAS RXN<0>	

SAS TXP<7>	
SAS TXN<7>	
SAS TXP<6>	
SAS TXN<6>	
SAS TXP<5>	
SAS TXN<5>	
SAS TXP<4>	
SAS TXN<4>	
SAS TXP<3>	
SAS TXN<3>	
SAS TXP<2>	
SAS TXN<2>	
SAS TXP<1>	
SAS TXN<1>	
SAS TXP<0>	
SAS TXN<0>	

AJ38	NC SAS TXP<7>	
AK39	NC SAS TXN<7>	
AK37	NC SAS TXP<6>	
AL38	NC SAS TXN<6>	
AM38	NC SAS TXP<5>	
AN39	NC SAS TXN<5>	
AN37	NC SAS TXP<4>	
AN38	NC SAS TXN<4>	
AU33	SAS TXP<3>	162<
AV32	SAS TXN<3>	162<
AV31	SAS TXP<2>	162<
AW30	SAS TXN<2>	162<
AU30	SAS TXP<1>	162<
AV29	SAS TXN<1>	162<
AV28	SAS TXP<0>	162<
AW28	SAS TXN<0>	162<

161< IN	TP SATA RXP<5>	F22
161< IN	TP SATA RXN<5>	E22
161< IN	TP SATA RXP<4>	F21
161< IN	TP SATA RXN<4>	E21
161< IN	TP SATA RXP<3>	F19
161< IN	TP SATA RXN<3>	E19
161< IN	TP SATA RXP<2>	F18
161< IN	TP SATA RXN<2>	E18
161< IN	SATA RXP<1>	F16
161< IN	SATA RXN<1>	E16
161< IN	SATA RXP<0>	F15
161< IN	SATA RXN<0>	E15

SATA RXP<5>	
SATA RXN<5>	
SATA RXP<4>	
SATA RXN<4>	
SATA RXP<3>	
SATA RXN<3>	
SATA RXP<2>	
SATA RXN<2>	
SATA RXP<1>	
SATA RXN<1>	
SATA RXP<0>	
SATA RXN<0>	

SATA TXP<5>	
SATA TXN<5>	
SATA TXP<4>	
SATA TXN<4>	
SATA TXP<3>	
SATA TXN<3>	
SATA TXP<2>	
SATA TXN<2>	
SATA TXP<1>	
SATA TXN<1>	
SATA TXP<0>	
SATA TXN<0>	

B22	TP SATA TXP<5>	
A22	TP SATA TXN<5>	
C20	TP SATA TXP<4>	
B21	TP SATA TXN<4>	
B19	TP SATA TXP<3>	
A20	TP SATA TXN<3>	
C17	TP SATA TXP<2>	
B18	TP SATA TXN<2>	
C12	SATA TXP<1>	161<
B13	SATA TXN<1>	161<
B12	SATA TXP<0>	161<
A12	SATA TXN<0>	161<

1/16W	0402LF	NC SGPIO SAS2 CLOCK	AW10
1/16W	0402LF	NC SGPIO SAS2 LOAD	AV10
1/16W	0402LF	NC SGPIO SAS2 DATAIN	AU10
1/16W	0402LF	NC SGPIO SAS2 DATAOUT	AR10

SAS CLOCK1	
SAS LOAD1	
SAS DATAIN1	
SAS DATAOUT1	
SAS CLOCK2	
SAS LOAD2	
SAS DATAIN2	
SAS DATAOUT2	

RBIAS SATA3	
SATA3COMP1	
SATA3COMP2	
SATA3COMP3	
SATA3COMP4	
SATA3COMP5	
SATA3COMP6	
SATA3COMP7	
SATA3COMP8	
SATA3COMP9	
SATA3COMP10	
SATA3COMP11	
SATA3COMP12	
SATA3COMP13	
SATA3COMP14	
SATA3COMP15	
SATA3COMP16	
SATA3COMP17	
SATA3COMP18	
SATA3COMP19	
SATA3COMP20	
SATA3COMP21	
SATA3COMP22	

B14	A RBIAS SATA3	139<
C15	A SATA3 ZCOMP	139<
J16	NC SSB TP19	
B10	NC SSB TP19	
K18	A SATA ZCOMP	139<
J18	NC SSB TP22	
B15	NC SSB TP22	

230< OUT	LED SAS ACT_N	AR9
139< OUT	NC SSB TP13	AU37
139< OUT	NC SSB TP15	AV35
139< OUT	NC SSB TP17	AU35
139< OUT	A SAS RBIASP_0	AV26
139< OUT	NC SSB TP14	AU39
139< OUT	NC SSB TP16	AT39
139< OUT	NC SSB TP18	AR38
139< OUT	NC A SAS RBIASP_1	AL25
139< OUT	NC A SAS RBIASN_1	AL24

SAS_LED_N	
TP13	
TP15	
TP17	
SAS RBIASP<0>	
SAS RBIASN<0>	
TP14	
TP16	
TP18	
SAS RBIASP<1>	
SAS RBIASN<1>	

SATALED_N	
SCLOCK_GPIO22	
SDATAOUT1_GPIO48	
SDATAOUT0_GPIO39	
SLOAD_GPIO38	
SMBALERT_N_GPIO11	
SMBCLK	
SMBDATA	
SML0ALERT_N_GPIO60	
SML0CLK	
SML0DATA	
SML1ALERT_N_PCHHOT_N_GPIO74	
SML1CLK_GPIO58	
SML1DATA_GPIO75	

B27	LED SATA ACT_N	230<
F27	PU_SGPIO_SATA_CLOCK	155<
E27	PU_SGPIO_SATA_DATAOUT1	155<
K25	PU_SGPIO_SATA_DATAOUT0	155<
A30	PU_SGPIO_SATA_LOAD	155<
J31	PU_SMB_ALERT_N	147>
G37	SMB_HOST_STBY_LVC3_CLK	32< 177> 188< 190> 202<
H38	SMB_HOST_STBY_LVC3_DATA	32> 177< 188< 190> 202<>
H34	IRO_SML0_ALERT_N	176< 188< 190>
F36	SMB_SMLINK0_STBY_LVC3_CLK	177> 188< 190>
G36	SMB_SMLINK0_STBY_LVC3_DATA	177> 188< 190>

149> OUT	SMB SAS SES_CLK	AJ12
149<> BI	SMB SAS SES_DATA	AL11
147> OUT	PU SMB SAS1_CLK	AH13
147> BI	PU SMB SAS1_DATA	AH12
147> OUT	PU SMB SAS BBU_CLK2	AL13
147> BI	PU SMB SAS BBU_DATA2	AM13


SAS SMBCLK0	
SAS_SMBDATA0	
SAS SMBCLK1	
SAS_SMBDATA1	
SAS SMBCLK2	
SAS_SMBDATA2	

SMBALERT_N_GPIO11	
SMBCLK	
SMBDATA	
SML0ALERT_N_GPIO60	
SML0CLK	
SML0DATA	
SML1ALERT_N_PCHHOT_N_GPIO74	
SML1CLK_GPIO58	
SML1DATA_GPIO75	


J33	FM_SSB_IBMC_THERMTRIP_N	147> 176<
K37	SMB_SMLINK1_STBY_LVC3_CLK	188< 231<
K39	SMB_SMLINK1_STBY_LVC3_DATA	188< 231<
R8T10	01	188<> 231<>
R1F30	10	177> 188< 190>
1/16W	5% 0402LF	177> 188< 190>
A93549-001	0402LF	177> 188< 190>
A93549-001	0402LF	177> 188< 190>
SMB_LAN_STBY_LVC3_DATA		177<> 190<>
SMB_LAN_STBY_LVC3_CLK		177> 190>

CAD NOTE: PUT RESISTORS WITHIN 2" OF PATSBURG PINS


CAD NOTE:CONNECT RBIASN FROM RBIAS RES PIN2




CAD NOTE: SATA Z COMP NET SHOULD BE <0.2 OHMS COMPI & RCOMP0 MUST HAVE DIFERENT TRACES FROM RESISTOR CONECTION



CAD NOTE: PLACE CLOSE TO PBG COMPI & RCOMP0 SHOULD BE SHORTED UNDER PACKAGE KEEP ROUTING <0.2 OHMS




CAD NOTE: PLACE CLOSE TO PBG KEEP ROUTING <0.2 OHMS



CAD NOTE: PLACE CLOSE TO PBG KEEP ROUTING < 1 OHM

CAD NOTE: CONNECT RBIASN FROM RBIASP RES PIN2 KEEP ROUTING <1 OHM AVOID LAYER CHANGES



Wed Oct 27 15:21:41 2010

ROOM INTEL_SI
ROOM SB

PATSBURG (5 OF 8)

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE
B

CODE
34649

DOCUMENT NUMBER
444359


REV
1.0

SCALE:

DO NOT SCALE DRAWING

SHEET 139 OF 303


INTEL CONFIDENTIAL



6/10

E93039-001

CAD NOTE: PLACE CLOSE TO PBG
 KEEP ROUTING < 0.2 OHMS
 AVOID ROUTING NEXT TO CLOCK PINS OR UNDER STITCHING CAPS
 SHORT RBIASP & RBIASN ON PBG VIA FIELD
 RBIASP & RBIASN CAN BE SHORTED UNDER PACKAGE



ROOM INTEL_SI
 ROOM SB


Patsburg USB2 Ports		Potter City		OC#
EHCI #1	UHCI#1	Port 0	Zepher Flash drive	0
		Port 1	Rear Connector 1 (USB 2.0)	2
	UHCI#2	Port 2	User Bay Floppy like (Int Type A USB)	1
		Port 3	iBMC USB 1.1	-
	UHCI#3	Port 4	Not connected	
EHCI #2	UHCI#4	Port 5	Rear Connector 1 (USB 2.0)	2
		Port 6	Rear Connector 2 (USB 2.0)	3
	UHCI#5	Port 7	Rear Connector 2 (USB 2.0)	3
		Port 8	Internal USB 1 to Front Panel	4
	UHCI#6	Port 9	Internal USB 1 to Front Panel	4
		Port 10	Internal USB 2 to Front Panel	5
	UHCI#7	Port 11	Internal USB 2 to Front Panel	5
		Port 12	Not connected	
		Port 13	iBMC USB 2.0	-

Wed Oct 27 15:21:41 2010

PATSBURG (6 OF 8)

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	B	34649	444359	1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 140 OF 303	

INTEL CONFIDENTIAL



7/10

8/10

E93039-001

**CAD NOTE: ALL P3V3_STBY BALLS NEED TO TIE TOGETHER IN BOARD AND SUPPLIED THROUGH THE SINGLE SOURCE OF POWER SUPPLY

PATSBURG (7 OF 8)


ROOM SB
ROOM INTEL_SI

Wed Oct 27 15:21:41 2010


DEPARTMENT DCPAE	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 141 OF 303	

INTEL CONFIDENTIAL

U2F1
IC



U2F1
IC



ROOM INTEL_SI

Wed Oct 27 15:21:41 2010

PATSBURG (8 OF 8)


DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119


SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:	DO NOT SCALE DRAWING		SHEET 142 OF 303

INTEL CONFIDENTIAL


NOTE: THESE COMPONENTS SHOULD BE DNS
WHEN INTERNAL PLL VRM IS ENABLED




DMI/PCIE PLL FILTERING




PCIE G3 PLL FILTERING




CPY PLL FILTERING



SAS SCU0 PLL FILTERING



SATA3 PLL FILTERING



SAS SCU1 PLL FILTERING

ROOM SB


Wed Oct 27 15:21:42 2010

PATSBURG FILTERING 1-2

DEPARTMENT
DCPAE

Intel Corporation
2200 MISSION COLLEGE BLVD.
P.O. BOX 58119
SANTA CLARA, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	SHEET 143 OF 303



ROOM SB
PATSBURG FILTERING 2-2

DEPARTMENT
DCPAE


Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

Wed Oct 27 15:21:42 2010


SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	SHEET 144 OF 303

INTEL CONFIDENTIAL


ROOM = SSB_DECOUPLING



CAD NOTE: PLACE 1.0UF CAP UNDERNEATH PACKAGE NEAR PIN Y9
 CAD NOTE: PLACE 1.0UF CAP UNDERNEATH PACKAGE NEAR PIN AC9
 CAD NOTE: PLACE 22UF CAP AT PACKAGE EDGE NEAR PIN W11




CAD NOTE: PLACE CAP NEAR PIN L15



CAD NOTE: PLACE ONE CAP UNDERNEATH PACKAGE NEAR PIN N24
 CAD NOTE: PLACE ONE CAP UNDERNEATH PACKAGE NEAR PIN N23

SATA G2




CAD NOTE: PLACE ONE CAP UNDERNEATH PACKAGE NEAR PIN M19
 CAD NOTE: PLACE ONE CAP UNDERNEATH PACKAGE NEAR PIN L19


SATA G3

PCIE/DMI


SATA




CAD NOTE: PLACE 1.0UF CAP UNDERNEATH PACKAGE NEAR PIN AC25
 CAD NOTE: PLACE 1.0UF CAP UNDERNEATH PACKAGE NEAR PIN U22
 CAD NOTE: PLACE 22UF CAP AT PACKAGE EDGE NEAR PIN T24



CAD NOTE: PLACE ONE 2.2UF CAP AT PACKAGE EDGE NEAR PIN Y28
 CAD NOTE: PLACE ONE 2.2UF CAP AT PACKAGE EDGE NEAR PIN Y26




CAD NOTE: PLACE 1.0UF CAP AT PACKAGE EDGE NEAR PIN U28



CAD NOTE: PLACE ONE 1.0UF CAP UNDERNEATH PACKAGE NEAR PIN W28
 CAD NOTE: PLACE ONE 1.0UF CAP AT PACKAGE EDGE NEAR PIN W26


ASW

USB




CAD NOTE: PLACE CAP AT PACKAGE EDGE NEAR PIN AJ22

PLL INT VRM




CAD NOTE: PLACE ONE CAP UNDERNEATH PACKAGE NEAR PIN N28
 CAD NOTE: PLACE ONE CAP UNDERNEATH PACKAGE NEAR PIN W25

AUDIO/GPIO



CAD NOTE: PLACE CAP UNDERNEATH PACKAGE NEAR PIN AD29



CAD NOTE: PLACE ONE CAP UNDERNEATH PACKAGE NEAR PIN AC29
 CAD NOTE: PLACE ONE CAP UNDERNEATH PACKAGE NEAR PIN AC29
 CAD NOTE: PLACE ONE CAP UNDERNEATH PACKAGE NEAR PIN AC30

PCI/GPIIO/LPC

Wed Oct 27 15:21:42 2010

PATSBURG DECOUPLING 1-2

DEPARTMENT
DCPAE


Intel Corporation
 2200 Mission College Blvd.
 P.O. BOX 58119
 Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	SHEET 145 OF 303

INTEL CONFIDENTIAL


NOTE: PBG DECOUPLING ARE PLACEHOLDERS, EDA TO PROVIDE PBG SPECIFIC INFO AFTER DR 0.6

ROOM = SSB_DECOUPLING




CAD NOTE: PLACE ONE CAP UNDERNEATH PACKAGE NEAR PIN L28
 CAD NOTE: PLACE ONE CAP AT PACKAGE EDGE NEAR PIN L28
 CAD NOTE: PLACE ONE CAP AT PACKAGE EDGE NEAR PIN L28

RTC




CAD NOTE: PLACE 22UF CAP AT PACKAGE EDGE NEAR PIN AJ15
 CAD NOTE: PLACE ONE 1.0UF CAP UNDERNEATH PACKAGE NEAR PIN AJ15
 CAD NOTE: PLACE ONE 1.0UF CAP UNDERNEATH PACKAGE NEAR PIN AJ16
 CAD NOTE: PLACE ONE 1.0UF CAP UNDERNEATH PACKAGE NEAR PIN AH15

PCIE UPLINK




CAD NOTE: PLACE ONE CAP AT PACKAGE EDGE NEAR PIN L16
 CAD NOTE: PLACE ONE CAP AT PACKAGE EDGE NEAR PIN L16
 CAD NOTE: PLACE ONE CAP AT PACKAGE EDGE NEAR PIN L16

CPU




CAD NOTE: PLACE 22UF CAP AT PACKAGE EDGE NEAR PIN AJ25
 CAD NOTE: PLACE ONE 1.0UF CAP UNDERNEATH PACKAGE NEAR PIN AJ25
 CAD NOTE: PLACE ONE 1.0UF CAP UNDERNEATH PACKAGE NEAR PIN AJ28
 CAD NOTE: PLACE ONE 1.0UF CAP UNDERNEATH PACKAGE NEAR PIN AF24
 CAD NOTE: PLACE ONE 1.0UF CAP UNDERNEATH PACKAGE NEAR PIN AE24

SAS




CAD NOTE: PLACE ONE CAP UNDERNEATH PACKAGE NEAR PIN AD16
 CAD NOTE: PLACE ONE CAP UNDERNEATH PACKAGE NEAR PIN Y16
 CAD NOTE: PLACE ONE CAP UNDERNEATH PACKAGE NEAR PIN N15
 CAD NOTE: PLACE ONE CAP UNDERNEATH PACKAGE NEAR PIN T17
 CAD NOTE: PLACE ONE CAP UNDERNEATH PACKAGE NEAR PIN Y20
 CAD NOTE: PLACE ONE CAP UNDERNEATH PACKAGE NEAR PIN T20

PATSBURG DECOUPLING 2-2



CAD NOTE: PLACE ONE CAP UNDERNEATH PACKAGE NEAR PIN AC17
 CAD NOTE: PLACE ONE CAP UNDERNEATH PACKAGE NEAR PIN N16
 CAD NOTE: PLACE ONE CAP UNDERNEATH PACKAGE NEAR PIN J15
 CAD NOTE: PLACE ONE CAP AT PACKAGE EDGE NEAR PIN J15



CAD NOTE: PLACE ONE CAP AT PACKAGE EDGE NEAR PIN T19
 CAD NOTE: PLACE ONE CAP AT PACKAGE EDGE NEAR PIN T20
 CAD NOTE: PLACE ONE CAP AT PACKAGE EDGE NEAR PIN N15

Wed Oct 27 15:21:42 2010









DEPARTMENT DCPAE	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
		SCALE:		DO NOT SCALE DRAWING	SHEET 146 OF 303

INTEL CONFIDENTIAL

PATSBURG PULL UPS

PATSBURG STRAP SETTINGS



CAD NOTE: PLACE SGPIO PULL UPS WITHIN 2'' FROM PBG



BOOT BIOS STRAPS (BBS)

GNT[1]-GSXDOUT	SATA1GP_GP19	
BBS[1]	BBS[0]	LPC
0	0	NAND
0	1	PCI
1	0	SPI
1	1	

NOTE: BALLS HAVE AN INTERNAL WEAK PULL-UP. DEFAULT DESTINATION IS SPI.



FLASH DESCRIPTOR SECURITY OVERRIDE WHEN HIGH
NOTE: MANUFACTURING JUMPER ALSO CAN BE USED TO SET THIS STRAP

PATSBURG STRAPS/PULL-UPS 1-2

NOTE: PAGE 2-2 IS IN P157



ROOM = PBG_PU_STRAPS

Wed Oct 27 15:21:42 2010

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	B	34649	444359	1.0
SCALE:	DO NOT SCALE DRAWING		SHEET 147 OF 303		



INTEL CONFIDENTIAL

RTC POWER-WELL ISOLATION




ROOM SB

PATSBURG ISOLATION/TERMINATION



ROOM ISOLATION_TERMINATION



**NOTE: PLTRST DELAY HAS BEEN ADDED BY CPLD.
**NOTE: THERMTRIP DELAY HAS BEEN ADDED BY CPLD.

Wed Oct 27 15:21:18 2010

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE
B

CODE
34649

DOCUMENT NUMBER
444359

REV
1.0

SCALE:

DO NOT SCALE DRAWING

SHEET 148 OF 303

4


3

2


1

INTEL CONFIDENTIAL


SAS/SATA RAID KEY




SAS SES




HDD ACTIVITY JUMPER



SAS SGPIO



MANUFACTURING MODE JUMPER



ROOM = PBG_HEADERS

Wed Oct 27 15:21:18 2010

PATSBURG HEADERS 1-2

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE
B

CODE
34649

DOCUMENT NUMBER
444359

REV
1.0

SCALE:

DO NOT SCALE DRAWING

SHEET 149 OF 303

4


3

2

1


INTEL CONFIDENTIAL

QPI SLOW MODE SELECT




APD DE NOTE: ADD IPN 634479-007 AS JUMPER TO BOM

BIOS RECOVERY MODE JUMPER




APD DE NOTE: ADD IPN 634479-007 AS JUMPER TO BOM

BIOS ADVANCED FUNCTIONS




APD DE NOTE: ADD IPN 634479-007 AS JUMPER TO BOM

ME FIRMWARE UPDATE




APD DE NOTE: ADD IPN 634479-007 AS JUMPER TO BOM

PASSWORD CLEAR JUMPER



APD DE NOTE: ADD IPN 634479-007 AS JUMPER TO BOM

CMOS CLEAR JUMPER



APD DE NOTE: ADD IPN 634479-007 AS JUMPER TO BOM

ROOM = PBG_HEADERS_BIOS

Wed Oct 27 15:21:42 2010

PATSBURG HEADERS 2-2



DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119



SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	SHEET 150 OF 303

INTEL CONFIDENTIAL





ROOM = SSB_GSX





GSX EXPANDER 2
 EU1E2
 74LV165A




D88985-001
 VCC=P3V3; GND=GND;



GSX EXPANDER 1
 EU2E2
 74LV165A



D88985-001
 VCC=P3V3; GND=GND;



BOARD ID SETTINGS				
PLATFORM	BOARD_ID3	BOARD_ID2	BOARD_ID1	BOARD_ID0
POTTER CITY	0	1	0	1

Wed Oct 27 15:21:43 2010

PATSBURG GSX



DEPARTMENT
 DCPAE

Intel Corporation
 2200 Mission College Blvd.
 P.O. BOX 58119
 Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	SHEET 151 OF 303

INTEL CONFIDENTIAL

ROOM MIO_BIOS_MEM



PATSBURG SPI FLASH

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	SHEET 152 OF 303

Wed Oct 27 15:21:43 2010

4

3

2

1

INTEL CONFIDENTIAL

THIS PAGE WAS INTENTIONALLY LEFT BLANK

B

B

A

A

Wed Oct 27 14:54:04 2010

BLANK PAGE

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE
B

CODE
34649

DOCUMENT NUMBER
444359

REV
1.0

SCALE:

DO NOT SCALE DRAWING

SHEET 153 OF 303

4



3

2

1

INTEL CONFIDENTIAL

----- DMI CAPS -----



NOTE: DMI PORT LANE REVERSED IN MIDBUS SIDE

ROOM: PATSBURG DMI MIDBUS

Wed Oct 27 15:21:43 2010



ESI AC BLOCKING & DMI MIDBUS 1-2

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	SHEET 154 OF 303

INTEL CONFIDENTIAL



ROOM PBG_PU_STRAPS

Wed Oct 27 15:21:43 2010


PATSBURG STRAPS/PULL-UPS 2-2

DEPARTMENT
DCPAE


Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	SHEET 155 OF 303

INTEL CONFIDENTIAL



***NOTE: ONBOARD TPM SUPPORTED: ST19NP18 ONLY



ROOM = MIO_SECURITY


Wed Oct 27 15:21:43 2010

TPM DEVICE/MODULE CONNECTOR


DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	B	34649	444359	1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 156 OF 303	

INTEL CONFIDENTIAL



ROOM = INTERNAL_USB



DE NOTE: USE P5V_AUX IF BOARD NEEDS TO SUPPORT USB WAKE FROM S3/S4




CAD NOTE: PLACE AS CLOSE AS POSSIBLE TO USB CONNECTOR



FOR INTERNAL TWO USB PORTS

FOR INTERNAL TWO USB PORTS





DE NOTE: USE P5V_AUX IF BOARD NEEDS TO SUPPORT USB WAKE FROM S3/S4

Wed Oct 27 15:21:43 2010

USB PORTS 1-3


DEPARTMENT DCPAE	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 157 OF 303	

INTEL CONFIDENTIAL



ROOM = REAR_USB

ROOM = INTERNAL_USB



CAD NOTE: PLACE AS CLOSE AS POSSIBLE TO USB CONNECTOR

Wed Oct 27 15:21:44 2010

USB PORTS 2-3


DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	SHEET 158 OF 303

INTEL CONFIDENTIAL

TYPE-A INTERNAL USB



CAD NOTE: PLACE CAP AS CLOSE AS POSSIBLE TO USB CONNECTOR

ROOM=MIO_USB

Wed Oct 27 15:21:44 2010

USB PORTS 3-3

DEPARTMENT
DCPAE

Intel Corporation

2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE
B

CODE
34649

DOCUMENT NUMBER
444359

REV
1.0

SCALE:



DO NOT SCALE DRAWING

SHEET 159 OF 303

INTEL CONFIDENTIAL


ROOM=MIO_USB

ZEPHER MODULE CONNECTOR:
LOW PROFILE CONNECTOR: C91075-007, 2MM PITCH
STANDARD CONNECTOR: C91088-001, 2.54MM PITCH





CAD NOTE: PLACE ESD CLOSE TO USB CONNECTOR (LESS THAN ONE INCH)

DE NOTE: USE P5V_AUX IF BOARD NEEDS TO SUPPORT USB WAKE FROM S3/S4





CAD NOTE: PLACE AS CLOSE AS POSSIBLE TO USB CONNECTOR

ROOM = REAR_USB



CAD NOTE: PLACE AS CLOSE AS POSSIBLE TO USB CONNECTOR



CAD NOTE: PLACE AS CLOSE AS POSSIBLE TO USB CONNECTOR

Wed Oct 27 15:21:44 2010

REAR USB 2.0 & ZEPHYR CONNECTORS

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	
			SHEET 160 OF 303

4

3




2

1




INTEL CONFIDENTIAL

REPLACE SATA CONNECTORS WITH IPN E60833-002

J1H1
CONN7_E82125007



J1G3
CONN7_E82125007



ROOM = SATA

SATA

Wed Oct 27 15:21:44 2010

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	B	34649	444359	1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 161 OF 303	

4

3

2

1

4





3

2

1

INTEL CONFIDENTIAL

ROOM = SAS



Wed Oct 27 15:21:44 2010

SAS

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	SHEET 162 OF 303


4

3

2

1

INTEL CONFIDENTIAL



COIN TYPE BATTERY

CAD NOTE:
PLACE 22UF CLOSE TO DIODE
NEAR BATTERY HOLDER

ROOM = BATTERY

BATTERY CIRCUIT

Wed Oct 27 15:21:45 2010

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	B	34649	444359	1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 163 OF 303	

4

3

2

1

INTEL CONFIDENTIAL

THIS PAGE WAS INTENTIONALLY LEFT BLANK

B

B

A

A

Wed Oct 27 14:54:08 2010

BLANK PAGE

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE
B

CODE
34649

DOCUMENT NUMBER
444359

REV
1.0

SCALE:

DO NOT SCALE DRAWING

SHEET 164 OF 303

4

3

2

1

4

3

2

1

INTEL CONFIDENTIAL

THIS PAGE WAS INTENTIONALLY LEFT BLANK

B

B

A

A

Wed Oct 27 14:54:08 2010

BLANK PAGE

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE
B

CODE
34649

DOCUMENT NUMBER
444359

REV
1.0

SCALE:

DO NOT SCALE DRAWING

SHEET 165 OF 303

4

3

2

1

4

3

2

1

INTEL CONFIDENTIAL

THIS PAGE WAS INTENTIONALLY LEFT BLANK

B

B

A

A

Wed Oct 27 14:54:09 2010

BLANK PAGE

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE
B

CODE
34649

DOCUMENT NUMBER
444359

REV
1.0

SCALE:

DO NOT SCALE DRAWING

SHEET 166 OF 303

4

3

2

1

4

3

2

1

INTEL CONFIDENTIAL

B

B

A

A

Wed Oct 27 14:54:09 2010

BLANK PAGE

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE
B

CODE
34649

DOCUMENT NUMBER
444359

REV
1.0

SCALE:

DO NOT SCALE DRAWING

SHEET 167 OF 303

4

3

2

1

4


3

2

1


INTEL CONFIDENTIAL

CAD NOTE: PLACE 33 OHMS RESISTORS CLOSE TO PATSBURG
CAD NOTE: USE 0 OHMS RESISTORS TO ISOLATE CIRCUITS OTHER THAN XDP CONNECTOR



XDP CONNECTOR MUST BE REMOVED FOR PRODUCTION


PATSBURG_XDP



NOTE: PWRGD_XDP_CO AND RST_XDP_CO_N ARE OPEN DRAIN SIGNALS
PULL UPS ARE INCLUDED ON PAGES 301 AND 302 RESPECTIVELY

CAD NOTE: PLACE TCK TERMINATION WITHIN 1'' FROM PBG

CAD NOTE: PLACE TMS AND TDI TERMINATION WITHIN 1'' FROM PBG
CAD NOTE: PLACE TDO TERMINATION WITHIN 1'' FROM XDP CONN



ROOM = DEBUG_XDP_PBG

Wed Oct 27 15:21:45 2010

PBG XDP

DEPARTMENT DCPAE	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 168 OF 303	

4


3

2


1

INTEL CONFIDENTIAL

ROOM=CPLD_NORTH



DECOUPLING CAPS FOR NORTH CPLD
 PLACE ONE 0.1UF CAP FOR EACH VCC/GND PAIR OF THE CPLD; PLACE THEM CLOSE TO PINS



Wed Oct 27 15:21:45 2010

NORTH CPLD

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	B	34649	444359	1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 170 OF 303	




4

3

2

1

INTEL CONFIDENTIAL
NO LANE REVERSAL
POLARITY INVERSION ON NETS: TX_PE1A <2:0>, RX_PE3B<3:0>



NOTE: PE WIDTH STRAPPING
ON ROMLEY, THE SANDY BRIDGE-EX AND IVY BRIDGE-EXB INTEGRATED IOM
DO NOT HAVE SUPPORT FOR THIS FEATURE

Wed Oct 27 15:21:46 2010

ROOM: SUPERSLOT
RISER CONNECTOR (1 OF 2)

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	
			SHEET 171 OF 303

4

3

2

1

4

3



2

1

INTEL CONFIDENTIAL

BOARD ID SETTINGS			
URBANNA CARDS PINS	RISER_TYPE3	RISER_TYPE2	RISER_TYPE1
POTTER CITY NAME	RISER_ID2	RISER_ID1	RISER_ID0
1U PCI-E RISER	1	0	0
2U PCI-E RISER	0	1	1

THE RISER_ID IS PULLED UP TO 3.3V ON THE BASEBOARD AND GROUNDED IF NECESSARY BY THE RISER, A RISER_ID GROUNDED BY THE RISER IS REPRESENTED BY A 0 IN THE TABLE ABOVE.



ROOM: SUPERSLOT

RISER CONNECTOR (2 OF 2)

DEPARTMENT
DCPAE

Intel Corporation

2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	SHEET 172 OF 303

Wed Oct 27 15:21:46 2010

4


3

2

1

INTEL CONFIDENTIAL

FROM ROMLEY PDG:
DECOUPLING CAP VALUE FOR PCIE GEN3 = 180NF TO 265NF



ROOM: CPU0 IOU0 RCONN
SUPERSLOT AC COUPLING

Wed Oct 27 15:21:46 2010

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	B	34649	444359	1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 173 OF 303	

4



3

2

1



INTEL CONFIDENTIAL

CAD NOTE: PLACE NEAR PATSBURG



ROOM=PBG_IBMC_PCIE

CAD NOTE: PLACE NEAR IBMC



ROOM=IBMC_PBG_PCIE

Wed Oct 27 15:21:46 2010

IBMC AND ASMI AC BLOCKING

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119


SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	SHEET 174 OF 303

4

3

2

1



Wed Oct 27 15:21:46 2010






INTEL CONFIDENTIAL

ROOM=IBMC

4 3 2 1

U1A1

PILOT_III_D



2/6

E68397-001

Wed Oct 27 15:21:47 2010

4 3 2 1

INTEL CONFIDENTIAL

ROOM=IBMC

U1A1

PILOT_III_D

ADC_AVREFP
ADC_AVREFN

SDA 7
SDC 7
SDA 6
SDC 6
SDA 5
SDC 5
SDA 4
SDC 4
SDA 3
SDC 3
SDA 2
SDC 2
SDA 1
SDC 1
SDA 0
SDC 0

SGPIO_CLK
SGPIO_DOUT
SGPIO_LD

BMC_BOOT_SPI_CLK
BMC_BOOT_SPI_CS2_N
BMC_BOOT_SPI_CS1_N
BMC_BOOT_SPI_CS0_N
BMC_BOOT_SPI_DO

SIO_HOST_SPI_CLK
SIO_HOST_SPI_CS_N
SIO_HOST_SPI_DO


SIO_PWRREQ_N
SIO_ONCTL_N
SIO_PWRBTOUT_N

ICMB_TX_EN



3/6

E68397-001












P3V3_STBY



P2V5_IBMC_AVREF



CAD NOTE: TO BE CLEAR FOR FUTURE PRODUCT REFERENCE



Wed Oct 27 15:21:47 2010

4

3

2


1

INTEL CONFIDENTIAL

ROOM=IBMC

U1A1

PILOT_III_D



4 / 6

E68397-001

Wed Oct 27 15:21:47 2010

DEPARTMENT DCPAE	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 178 OF 303	


4

3

2

1



INTEL CONFIDENTIAL



E68397-001 5/6

ROOM=IBMC

IBMC (PAGE 5 OF 6)




Wed Oct 27 15:21:47 2010

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	B	34649	444359	1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 179 OF 303	

INTEL CONFIDENTIAL


ROOM=IBMC

U1A1



FORCE IBMC UPDATE JUMPER		
JUMPER POSITION	SIGNAL STATE	OPERATION MODE
1-2	PULLED HIGH	NORMAL
2-3	PULLED DOWN	UPDATE

← DEFAULT



IBMC CONFIGURATION

Wed Oct 27 15:21:47 2010

4

3

2


1

INTEL CONFIDENTIAL

P1V0_STBY_IBMC

ROOM=IBMC_1V0


IBMC 1.0V BYPASS



ROOM=IBMC_1V5


P1V5_STBY_IBMC

IBMC 1.5V BYPASS



P3V3_STBY

IBMC 3.3V BYPASS



ROOM=IBMC_3V3

Wed Oct 27 15:21:47 2010

IBMC BYPASS CAPS

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	SHEET 181 OF 303


4

3

2

1

INTEL CONFIDENTIAL



ROOM=IBMC_VIDEO




Wed Oct 27 15:21:48 2010

IBMC VIDEO CONNECTOR

DEPARTMENT DCPAE	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 182 OF 303	

INTEL CONFIDENTIAL

IBMC STRAP OPTIONS TABLE (DEFAULT -> @)			
STRAP NUM	BALL NUM	BALL NAME	STRAP NAME FUNCTIONAL DESCRIPTION
20	A23	UART0_RTS_N	RGMI1_1_MODE_STRAP @ 0: ETHERNET PORT B IS RMII 1: ETHERNET PORT B IS RGMII
19	AC2	SIO_HOST_SPI_DO	RESERVED
18	D17	MAC0_TX_EN	RESERVED
17	C16	MAC0_TXD_1	RESERVED
16	D15	MAC0_TXD_0	(16)HSPI_SWAP_SIZE_STRAP_1 & (15)HSPI_SWAP_SIZE_STRAP_0 DETERMINE SIZE OF SPI MEMORY ON SPI HOST PORT
15	AB3	SIO_HOST_SPI_CLK	00: MEM SIZE 2 MBYTES 01: MEM SIZE 4 MBYTES @ 10: MEM SIZE 8 MBYTES 11: MEM SIZE 16 MBYTES
14	D19	UART1_DTR_N	HSPI_SWAP_EN_STRAP @ 0: USE DEFAULT SYSTEM BIOS IMAGE 1: USE ALTERNATE SYSTEM BIOS IMAGE
13	AF19	SGPIO_LD	HSPI_EN_STRAP @ 0: SIO_HOST_SPI PINS USED AS GPIOS 1: SIO_HOST_SPI INTERFACE SELECTED
12	L25	NAND_ALE	BAR_STRAP 0: LPC HOST INTERFACE ADDRESS 2EH-2FH @ 1: LPC HOST INTERFACE ADDRESS 4EH-4FH
11	M26	NAND_CLK	INT ACPI STRAP @ 0: EXTERNAL ACPI CTRL 1: INTERNAL ACPI CTRL
10	R25	NAND_WP_N	EEPROM_STRAP @ 0: OPTION ROM DISABLED 1: OPTION ROM ENABLED
09	R24	NAND_WR_N	RSTBYP_STRAP THIS IS AN INTERNAL OPTION USED DURING MANUFACTURING TEST AND SHOULD BE STRAPPED WITH A PULL- DOWN RESISTOR
08	M25	NAND_CLE	SSPJTAG_STRAP @ 0: JTAG INTERFACE CONNECTED TO ONLY ARM PROCESSOR 1: COMBINES INTERNAL JTAG CHAIN FOR MANUFACTURING TEST
07	Y4	BMC_BOOT_SPI_DO	UART4_STRAP @ 0: SDA_0 & SDC_0 ARE PORT I2C_0 1: SDA_0 & SDC_0 ARE PORT UART4
06	C22	UART0_DTR_N	SDCARD_STRAP @ 0: SD/MMC CARD INTERFACE NOT USED. THE PINS ARE GPIO 1: SD/MMC CARD INTERFACE ENABLED
05	A20	UART1_RTS_N	EXT_BUS_STRAP @ 0: NAND/EXTERNAL BUS INTERFACE NOT USED, PINS ARE GPIO 1: NAND/EXTERNAL BUS INTERFACE IS USED
04	AG19	UART3_TXD	RGMI1_0_MODE_STRAP @ 0: ETHERNET PORT A IS RMII 1: ETHERNET PORT A IS RGMII
03	A21	UART2_TXD	MAC1_STRAP CONFIGURE THE ETHERNET PORT B AS GPIO[31:24] PINS 0: THESE PINS ARE USED AS GPIO[31:24] PINS @ 1: ETHERNET PORT B INTERFACE CONFIGURED FOR RMII RGMI1_1_MODE_STRAP, MAC1_STRAP 0 0 PINS USED AS GPIOS 0 1 PINS USED AS RMII AND THE ADDITIONAL PINS ARE GPIOS 1 0 ALL MAC1 PINS AND ADDITIONAL PINS ARE USED AS RMII 1 1 ALL MAC1 PINS AND ADDITIONAL PINS ARE USED AS RGMII
02	D20	UART0_TXD	RESERVED
01	AG21	SGPIO_DOUT	ROM_BOOT_STRAP @ 0: BOOT FROM BMC BOOT SPI INTERFACE 1: BOOT FROM INTERNAL ROM (SCRATCHPAD REGISTERS)
00	B19	UART1_TXD	DDR2_STRAP @ 0: DDR3 DEVICE CONNECTED TO DDR PINS 1: DDR2 DEVICE CONNECTED TO DDR PINS



IBMC POWER ON RESET STRAP JUMPERS
PULL DOWN = 0 FOR OPTION
PULL UP = 1 FOR OPTION

ROOM=IBMC_STRAPS

Wed Oct 27 15:21:48 2010

IBMC STRAPS

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE
B

CODE
34649

DOCUMENT NUMBER

444359


REV
1.0

SCALE:

DO NOT SCALE DRAWING

SHEET 183 OF 303

INTEL CONFIDENTIAL



ROOM=IBMC_MEMORY


Wed Oct 27 15:21:48 2010

INTEL CONFIDENTIAL

RTAD

POV75_STBY_IBMC


184< 175> IN V_M_IBMC_DDR3_MA<15:0>



CAD NOTE:
PLACE RTAD RESISTORS CLOSE
TO DDR3 MEMORY, BETWEEN
100MILS AND 500MILS


ROOM=IBMC_MEMORY

DDR3 VTT 0.75V MEMORY DECOUPLING



IBMC DDR3 TERMINATORS


P1V5_STBY_IBMC



DDR3 1.5V MEMORY DECOUPLING

Wed Oct 27 15:21:48 2010

INTEL CONFIDENTIAL



CAD NOTE:
 THIS PART WILL BE IN SOCKET
 USE ALT SYMBOL ASSOCIATED WITH PART FOOTPRINT
 BOM NOTE: SOCKET IS D91187-001

ROOM=IBMC_BOOT_FLASH

Wed Oct 27 15:21:48 2010


IBMC SERIAL BOOT FLASH

DEPARTMENT
DCPAE

Intel Corporation
 2200 Mission College Blvd.
 P.O. BOX 58119
 Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	SHEET 186 OF 303

INTEL CONFIDENTIAL



ROOM=IBMC_DEBUG_HEADER

IBMC DEBUG HEADER

Wed Oct 27 15:21:49 2010

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	B	34649	444359	1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 187 OF 303	


4

3

2

1

INTEL CONFIDENTIAL



ROOM=BMC-ME_CONN

Wed Oct 27 15:21:49 2010

BMC-ME CONNECTOR

DEPARTMENT
DCPAE

Intel Corporation
 2200 Mission College Blvd.
 P.O. BOX 58119
 Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	SHEET 188 OF 303

4


3

2




1

INTEL CONFIDENTIAL

ROOM=IBMC_VIDEO



DDC SMBUS ISOLATORS



ROOM=IBMC_MISC

Wed Oct 27 15:21:49 2010

IBMC MISCELLANEOUS (1 OF 5)




DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	SHEET 189 OF 303

INTEL CONFIDENTIAL

IMPORTANT: WHEN R1J49 AND R1J50 (PAGE 231) ARE UNSTUFFED,
IT IS MANDATORY TO STUFF R8L59 AND R8L58.
WHEN R8T10 AND R1F30 (PAGE 139) ARE UNSTUFFED,
IT IS MANDATORY TO STUFF R2B18 AND R8M19.



ROOM=IBMC_MISC

Wed Oct 27 15:21:49 2010

IBMC MISCELLANEOUS (2 OF 5)

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE
B

CODE
34649

DOCUMENT NUMBER

444359

REV
1.0

SCALE:


DO NOT SCALE DRAWING

SHEET 190 OF 303


INTEL CONFIDENTIAL

ROOM=IBMC_PBG_USB

USB TERMINATIONS






SPEAKER




ROOM=IBMC_SPEAKER

ROOM=IBMC_CPUX_DISABLE




Wed Oct 27 15:21:49 2010

INTEL CONFIDENTIAL











ROOM=IBMC_LED_FAN



Wed Oct 27 15:21:49 2010

INTEL CONFIDENTIAL

ROOM=IBMC_LED_FAN




CAD NOTE:
PLACE NEAR FRONT
CONNECTOR(S)

ROOM=IBMC_FAN_CLOSE_CHASSIS

Wed Oct 27 15:21:49 2010

INTEL CONFIDENTIAL




SERIAL PORT A EXTERNAL (RJ45)

ROOM=IBMC_SPA

Wed Oct 27 15:21:50 2010

DEPARTMENT DCPAE	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 194 OF 303	

INTEL CONFIDENTIAL



ROOM=IBMC_SPB

Wed Oct 27 15:21:50 2010


IBMC SERIAL PORT (2 OF 2)

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	SHEET 195 OF 303

INTEL CONFIDENTIAL



CAD NOTE: PLACE THE R1A46 AND R1A47 RESISTORS AS CLOSE AS POSSIBLE TO THE COMMON NODE, SO THAT THE PECE BUS STUB IS AS SHORT AS POSSIBLE WHEN ANY OF THEM IS UNSTUFFED. AS WELL, THE SAME FOR R3F3 AND R3F4; ALSO, INDICATE WHICH ONE IS FOR IBMC, BMC DEBUG, AND SSB

ROOM=IBMC_PECE


Wed Oct 27 15:21:50 2010

PECE

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	B	34649	444359	1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 196 OF 303	

INTEL CONFIDENTIAL

RMM3 CONNECTOR



ROOM=IBMC_RMM3_CONN

Wed Oct 27 15:21:50 2010

RMI I

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE
B

CODE
34649

DOCUMENT NUMBER
444359

REV
1.0


SCALE:

DO NOT SCALE DRAWING


SHEET 197 OF 303

INTEL CONFIDENTIAL

ROOM=SMBUS_SOCKET0



NOTE: EXTERNAL PULL UP REQUIRED ON SIDE "A" FOR IVB-EXB COMPATIBILITY




NOTE: EXTERNAL PULL UP REQUIRED ON SIDE "A" FOR IVB-EXB COMPATIBILITY


Wed Oct 27 15:21:50 2010

INTEL CONFIDENTIAL

ROOM=SMBUS_SOCKET1



NOTE: EXTERNAL PULL UP REQUIRED ON SIDE "A" FOR IVB-EXB COMPATIBILITY




NOTE: EXTERNAL PULL UP REQUIRED ON SIDE "A" FOR IVB-EXB COMPATIBILITY


Wed Oct 27 15:21:50 2010

INTEL CONFIDENTIAL

ROOM=SMBUS_SOCKET2



NOTE: EXTERNAL PULL UP REQUIRED ON SIDE "A" FOR IVB-EXB COMPATIBILITY




NOTE: EXTERNAL PULL UP REQUIRED ON SIDE "A" FOR IVB-EXB COMPATIBILITY


Wed Oct 27 15:21:51 2010

INTEL CONFIDENTIAL

ROOM=SMBUS_SOCKET3





NOTE: EXTERNAL PULL UP REQUIRED ON SIDE "A" FOR IVB-EXB COMPATIBILITY



NOTE: EXTERNAL PULL UP REQUIRED ON SIDE "A" FOR IVB-EXB COMPATIBILITY

Wed Oct 27 15:21:51 2010

INTEL CONFIDENTIAL



ROOM=IBMC_SMBUS

Wed Oct 27 15:21:51 2010

SMBUS (5 OF 6)

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	B	34649	444359	1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 202 OF 303	


4

3

2

1

INTEL CONFIDENTIAL



ROOM=IBMC_SMBUS

Wed Oct 27 15:21:51 2010

4

3

2


1

INTEL CONFIDENTIAL

ROOM=IBMC_STATUS


LED_POSTCODE_0 = LSB
LED_POSTCODE_7 = MSB
ADD SPACE BETWEEN LED_POSTCODE_3 AND LED_POSTCODE_4

IOH=-16MA @VCC=5V
IOL= 16MA @VCC=5V



Wed Oct 27 15:21:51 2010

INTEL CONFIDENTIAL




CAD NOTE:
 PLACE LEDS NEAR
 THE CORRESPONDING
 CHANNEL/DIMM SLOT

ROOM=IBMC_STATUS

Wed Oct 27 15:21:51 2010

INTEL CONFIDENTIAL




ROOM=IBMC_STATUS

Wed Oct 27 15:21:52 2010


DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	B	34649	444359	1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 206 OF 303	

INTEL CONFIDENTIAL



Wed Oct 27 15:21:52 2010

INTEL CONFIDENTIAL




ROOM=IBMC_STATUS

Wed Oct 27 15:21:52 2010

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	B	34649	444359	1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 208 OF 303	

INTEL CONFIDENTIAL

ROOM=IBMC_STATUS




Wed Oct 27 15:21:52 2010

LEDS & STATUS (6 OF 6)


DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	B	34649	444359	1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 209 OF 303	

INTEL CONFIDENTIAL


FAN1




FAN2




FAN3







FAN4



FAN5



FAN6




ROOM=IBMC_FAN_CLOSE_CHASSIS

Wed Oct 27 15:21:52 2010

CLOSED CHASSIS FANS (1 OF 3)

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	B	34649	444359	1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 210 OF 303	

INTEL CONFIDENTIAL




ROOM=IBMC_FAN_CLOSE_CHASSIS

Wed Oct 27 15:21:53 2010

CLOSED CHASSIS FANS (2 OF 3)

DEPARTMENT DCPAE	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 211 OF 303	

INTEL CONFIDENTIAL




ROOM=IBMC_FAN_CLOSE_CHASSIS

Wed Oct 27 15:21:53 2010

CLOSED CHASSIS FANS (3 OF 3)

DEPARTMENT DCPAE	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 212 OF 303	

INTEL CONFIDENTIAL




ROOM=IBMC_FAN_CPU_HS

Wed Oct 27 15:21:53 2010

OPEN CHASSIS FANS (1 OF 2)

DEPARTMENT DCPAE	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 213 OF 303	

INTEL CONFIDENTIAL



ROOM=IBMC_FAN_OPEN_CHASSIS

Wed Oct 27 15:21:53 2010

OPEN CHASSIS FANS (2 OF 2)






DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	SHEET 214 OF 303

INTEL CONFIDENTIAL

CAD NOTE: PLACE CAPACITORS NEAR THE CORRESPONDING CHIP




ROOM=IBMC_TEMP_SENSORS

Wed Oct 27 15:21:53 2010

TEMPERATURE SENSORS

DEPARTMENT DCPAE	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 215 OF 303	

INTEL CONFIDENTIAL



ROOM=IBMC_VOLTAGE_MONITORING

Wed Oct 27 15:21:53 2010


VOLTAGE MONITORING

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	SHEET 216 OF 303

INTEL CONFIDENTIAL



ROOM=IBMC_BB_FRU_MEM

Wed Oct 27 15:21:54 2010

BASEBOARD FRU MEMORY

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	B	34649	444359	1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 217 OF 303	

4

3








2

1




INTEL CONFIDENTIAL

U3B1 IC

TWINVILLE_EXT_B




PHY1_RVSL
PHY0_RVSL



1/7

E87345-001



ROOM=NIC

Wed Oct 27 15:21:54 2010

TWINVILLE (1 OF 7)

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	SHEET 218 OF 303

4

3

2

1

INTEL CONFIDENTIAL

U3B1 IC







TWINVILLE_EXT_B

224>	176<	IN	RMIIBMC_NIC_R_TXD<1>	G3	NCSI_TXD1	NCSI_RXD1
224>	176<	IN	RMIIBMC_NIC_R_TXD<0>	H2	NCSI_TXD0	NCSI_RXD0
224>	176<	IN	RMIIBMC_NIC_TX_R_EN	G4	NCSI_TX_EN	NCSI_RX_DV
224>	32>	IN	CLK_50M_TWN	G2	NCSI_CLK_IN	
			NC_I350_RSVD1	F1	NCSI_ARB_IN	NCSI_ARB_OUT
224>		IN	SPI_NIC_EE_R_SO	K1	FLSH_SO	FLSH_SI
219<		BI	NIC_BG_REXT	D12	BG_REXT	FLSH_SCK
219<		BI	NIC_TM_REXT	C12	TM_REXT	FLSH_CE_N
219>		IN	NIC_SEC_EN	M1	SEC_EN	SMBD
219>		IN	NIC_LAN_PWR_GOOD	L24	LAN_PWR_GOOD	SMBCLK
219>		IN	NIC_AUX_PWR	P2	AUX_PWR	SMBALRT_N
219>	204<	IN	PWRGD_PCH_PWROK_LVC3	R2	MAIN_PWR_OK	
219>		IN	NIC_BYPASS_POR	H23	BYPASS_POR	
224>	219>	IN	NIC_LAN1_DIS_N	K24	LAN1_DIS_N	
219>	136>	IN	FM_SSB_LAN0_DISABLE_N	K23	LAN0_DIS_N	
219>		IN	JTAG_NIC_TDI	W22	TDI	TDO
219>		IN	JTAG_NIC_TRST_LVC2_N	W23	TRST_N	
219>		IN	JTAG_NIC_TCK	Y22	TCK	
219>		IN	JTAG_NIC_TMS	W21	TMS	
219>		IN	XTAL_I_50M_NIC	D23	XTAL_I	XTAL_O

G1	RMIIBMC_NIC_RXD<0>	OUT	176<	224>
H3	RMIIBMC_NIC_RXD<1>	OUT	176<	224>
H1	RMIIBMC_NIC_CRD_DV	OUT	176<	224>
F2	NC_I350_RSVD2			
K2	SPI_NIC_EE_SI	OUT	224<	
J1	SPI_NIC_EE_CLK	OUT	224<	
J2	SPI_NIC_EE_CE_N	OUT	224<	
L1	SMB_LAN_STBY_LVC3_DATA			
L2	SMB_LAN_STBY_LVC3_CLK			
M2	SMB_LAN_STBY_LVC3_ALRT_N			
V22	JTAG_NIC_TDO	OUT	219<	
D24	XTAL_O_50M_NIC	OUT	219<	

P3V3_STBY
 IF SM_BUS IS NOT USED
 SMB_CLK AND SMB_DAT
 ADJUSTED BY SYSTEM
 STILL NEED TO BE
 BE PULLED UP TO 3.3V
 R2B19
 1 10.0K 1%
 1/16W CHIP
 A93548-034
 2 0402LF
 PULL UPS FOR DATA
 AND CLK WERE MOVED
 TO PAGE 190

CAD NOTE: RBIAS RESISTORS FOR BOTH PORTS 0 AND 1 SHOULD BE PLACED LESS THAN 1 INCH AWAY FROM LAN SILICON.



Wed Oct 27 16:26:51 2010

ROOM=NIC

TWINVILLE (2 OF 7)

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	B	34649	444359	1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 219 OF 303	

INTEL CONFIDENTIAL

4


3

2

1

U3B1
IC

TWINVILLE_EXT_B



3/7

E87345-001

Wed Oct 27 15:21:54 2010

ROOM=NIC

TWINVILLE (3 OF 7)

DEPARTMENT
DCPAE

Intel Corporation

2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE
B

CODE
34649

DOCUMENT NUMBER

444359

REV
1.0

SCALE:

DO NOT SCALE DRAWING

SHEET 220 OF 303

4

3


2

1

INTEL CONFIDENTIAL


P0V85_TVL_P1V0_BHPC_AUX

ROOM=P0V85_TVL



P0V65_TVL_P1V0_BHPC_AUX

ROOM=P0V65_TVL



U3B1 IC

TWINVILLE_EXT_B

G13	VCC0P65<42>	VCC0P65<40>	G7
G15	VCC0P65<41>	VCC0P65<39>	G9
G17	VCC0P65<40>	VCC0P65<38>	G5
G19	VCC0P65<39>	VCC0P65<37>	H8
H14	VCC0P65<38>	VCC0P65<36>	H10
H16	VCC0P65<37>	VCC0P65<35>	J7
H18	VCC0P65<36>	VCC0P65<34>	J9
H20	VCC0P65<35>	VCC0P65<33>	J11
J15	VCC0P65<34>	VCC0P65<32>	K6
J17	VCC0P65<33>	VCC0P65<31>	K8
J19	VCC0P65<32>	VCC0P65<30>	K10
K14	VCC0P65<31>	VCC0P65<29>	K12
K16	VCC0P65<30>	VCC0P65<28>	H12
K18	VCC0P65<29>	VCC0P65<27>	L7
K20	VCC0P65<28>	VCC0P65<26>	L9
L13	VCC0P65<27>	VCC0P65<25>	L11
L15	VCC0P65<26>	VCC0P65<24>	H6
L17	VCC0P65<25>	VCC0P65<23>	M8
L19	VCC0P65<24>	VCC0P65<22>	M10
M14	VCC0P65<23>	VCC0P65<21>	J5
M16	VCC0P65<22>	VCC0P65<20>	N7
M18	VCC0P65<21>	VCC0P65<19>	N9
N15	VCC0P65<20>	VCC0P65<18>	N11
N17	VCC0P65<19>	VCC0P65<17>	P10
J13	VCC0P65<18>	VCC0P65<16>	P8
P14	VCC0P65<17>	VCC0P65<15>	P12
P16	VCC0P65<16>	VCC0P65<14>	R7
P18	VCC0P65<15>	VCC0P65<13>	R9
R13	VCC0P65<14>	VCC0P65<12>	R11
R15	VCC0P65<13>	VCC0P65<11>	T8
R17	VCC0P65<12>	VCC0P65<10>	T10
T14	VCC0P65<11>	VCC0P65<9>	T12
T16	VCC0P65<10>	VCC0P65<8>	U7
T18	VCC0P65<9>	VCC0P65<7>	U9
U13	VCC0P65<8>	VCC0P65<6>	U11
U15	VCC0P65<7>	VCC0P65<5>	V8
U17	VCC0P65<6>	VCC0P65<4>	V10
V14	VCC0P65<5>	VCC0P65<3>	V12
V16	VCC0P65<4>	VCC0P65<2>	W7
V18	VCC0P65<3>	VCC0P65<1>	W9
W13	VCC0P65<2>	VCC0P65<0>	W11
W15	VCC0P65<1>		
W17	VCC0P65<0>		

4 / 7

E87345-001

Wed Oct 27 15:21:54 2010

ROOM=NIC

TWINVILLE (4 OF 7)

DEPARTMENT
DCPAE

Intel Corporation

2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE
B

CODE
34649

DOCUMENT NUMBER
444359

REV
1.0

SCALE:

DO NOT SCALE DRAWING

SHEET 221 OF 303

INTEL CONFIDENTIAL

4

3

2

1

P1V2_TVL_P1V8_BHPC_AUX

P2V6_TVL_P3V3_BHPC_AUX

P3V3_STBY

ROOM=P3V3_AUX_TVL

P2V6_TVL_P3V3_BHPC_AUX

ROOM=P2V6_TVL

U3B1 IC

TWINVILLE_EXT_B

D4	VCC1P2<23>	VCC2P5<44>	AB5
D6	VCC1P2<22>	VCC2P5<43>	AB8
D8	VCC1P2<21>	VCC2P5<42>	A2
D10	VCC1P2<20>	VCC2P5<41>	A4
D16	VCC1P2<19>	VCC2P5<40>	A6
D18	VCC1P2<18>	VCC2P5<39>	A8
D20	VCC1P2<17>	VCC2P5<38>	A10
E3	VCC1P2<16>	VCC2P5<37>	A12
E5	VCC1P2<15>	VCC2P5<36>	A13
E7	VCC1P2<14>	VCC2P5<35>	A15
E9	VCC1P2<13>	VCC2P5<34>	A17
E11	VCC1P2<12>	VCC2P5<33>	A19
E13	VCC1P2<11>	VCC2P5<32>	A21
E15	VCC1P2<10>	VCC2P5<31>	A23
E17	VCC1P2<9>	VCC2P5<30>	C2
E19	VCC1P2<8>	VCC2P5<29>	C4
E21	VCC1P2<7>	VCC2P5<28>	C6
Y6	VCC1P2<6>	VCC2P5<27>	C8
Y8	VCC1P2<5>	VCC2P5<26>	C10
Y10	VCC1P2<4>	VCC2P5<25>	C15
Y12	VCC1P2<3>	VCC2P5<24>	C17
Y14	VCC1P2<2>	VCC2P5<23>	C19
Y16	VCC1P2<1>	VCC2P5<22>	C21
Y18	VCC1P2<0>	VCC2P5<21>	C23
N5	VCC3P3<2>	VCC2P5<20>	C24
M6	VCC3P3<1>	VCC2P5<19>	P6
L5	VCC3P3<0>	VCC2P5<18>	P20
		VCC2P5<17>	R5
		VCC2P5<16>	R19
		VCC2P5<15>	T6
		VCC2P5<14>	T20
		VCC2P5<13>	U5
		VCC2P5<12>	U19
		VCC2P5<11>	V6
		VCC2P5<10>	W5
		VCC2P5<9>	W19
		VCC2P5<8>	M20
		VCC2P5<7>	N19
		VCC2P5<6>	V20
		VCC2P5<5>	AB11
		VCC2P5<4>	AB14
		VCC2P5<3>	AB17
		VCC2P5<2>	AB20
		VCC2P5<1>	AB22
		VCC2P5<0>	AB3

5 / 7

E87345-001

222> IN NIC_P1V2_AUX_TVL_E3

222> IN NIC_P1V2_AUX_TVL_E21

P3V3_STBY










P2V6_TVL_P3V3_BHPC_AUX

222> IN NIC_P2V6_AUX_TVL_C24

P1V2_TVL_P1V8_BHPC_AUX

P2V6_TVL_P3V3_BHPC_AUX

P1V2_TVL_P1V8_BHPC_AUX



Wed Oct 27 15:21:55 2010

ROOM=NIC

TWINVILLE (5 OF 7)

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	B	34649	444359	1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 222 OF 303	

4

3

2

1

4

3


2

1

INTEL CONFIDENTIAL


U3B1
IC

TWINVILLE_EXT_B



U3B1
IC

TWINVILLE_EXT_B



ROOM=NIC

Wed Oct 27 15:21:55 2010

TWINVILLE (6 OF 7)

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	SHEET 223 OF 303



4

3

2




1

INTEL CONFIDENTIAL



TWINVILLE FLASH

P2V6_TVL_P3V3_BHPC_AUX




ROOM=NIC

Wed Oct 27 15:21:55 2010

TWINVILLE (7 OF 7)

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	B	34649	444359	1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 224 OF 303	

INTEL CONFIDENTIAL



ROOM: TWINVILLE MIDBUS
TWINVILLE AC COUPLING

DEPARTMENT	Intel Corporation
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119

SIZE	CODE	DOCUMENT NUMBER	REV
B	34649	444359	1.0
SCALE:	DO NOT SCALE DRAWING		SHEET 225 OF 303


Wed Oct 27 15:21:55 2010

INTEL CONFIDENTIAL


P2V6_TVL_P3V3_BHPC_AUX

CAD NOTE:
PLACE THESE COMPONENTS TOGETHER AND NEAR THE MAGNETICS


NOTE:
TVL:
PLACE RESISTOR R4A1
REMOVE CAP C4A1
I350:
REMOVE RESISTOR R4A1
PLACE CAP C4A1



THE FILTER SHOULD BE PLACED/ROUTED AS BALANCED DIFFERENTIALLY AS POSSIBLE AND SHOULD BE LOCATED CLOSE TO THE TWINVILLE PACKAGE



FOR I350 THIS FILTER SHOULD BE REMOVED COMPLETELY



ROOM=NIC_A

Wed Oct 27 15:21:18 2010

LOM MAGJACK A

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE
B

CODE
34649

DOCUMENT NUMBER
444359

REV
1.0

SCALE:

DO NOT SCALE DRAWING

SHEET 226 OF 303


INTEL CONFIDENTIAL

P2V6_TVL_P3V3_BHPC_AUX


CAD NOTE:
 PLACE THESE COMPONENTS TOGETHER AND NEAR THE MAGNETICS

NOTE:
 TVL:
 PLACE RESISTOR R5L5
 REMOVE CAP C5L2

I350:
 REMOVE RESISTOR R5L5
 PLACE CAP C5L2



THE FILTER SHOULD BE PLACED/ROUTED AS BALANCED DIFFERENTIALLY AS POSSIBLE AND SHOULD BE LOCATED CLOSE TO THE TWINVILLE PACKAGE




LOM MAGJACK B

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	B	34649	444359	1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 227 OF 303	

Wed Oct 27 15:21:19 2010

INTEL CONFIDENTIAL

ROOM: TWINVILLE MIDBUS



Wed Oct 27 15:21:55 2010


TWINVILLE MIDBUS

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	B	34649	444359	1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 228 OF 303	

INTEL CONFIDENTIAL

ON-BOARD POWER & RESET BUTTONS

ON-BOARD STATUS LEDES





ROOM=FPB_CONN


Wed Oct 27 15:21:56 2010

DEPARTMENT DCPAE	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 229 OF 303	


INTEL CONFIDENTIAL




ROOM=FPB_CONN



TO SUPPORT INTRUSION HDR ON VBAT, REPLACE P3V3_STBY WITH P3V3_VBAT AND 10K RESISTORS WITH 1M RESISTORS




NOTE: FOR OPEN CHASSIS DEBUG A JUMPER MUST BE POPULATED




Wed Oct 27 15:21:56 2010

DEPARTMENT DCPAE	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 230 OF 303	


INTEL CONFIDENTIAL




NOTE: REPLACE 2X12 WITH IPN A91854-020
ADD BULK AND DECOUPLING CAPS!!




FOR BOTH 95W & 130W PROCESSORS



FOR 130W PROCESSORS (OPEN-CHASSIS)



FOR 95W PROCESSORS (CLOSED-CHASSIS)



NOTE: PLACE R3D6 AND C3D19 NEAR THE
PCIE RISER CONNECTOR 3.3V PINS.

Wed Oct 27 15:21:56 2010

POWER CONNECTORS

DEPARTMENT
DCPAE


Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	SHEET 231 OF 303

INTEL CONFIDENTIAL

SPECIFICATION
 1 MV/A
 DESIRED FULL SCALE CURRENT = 3.5 A
 KELVIN RESISTOR MAX CURRENT=30 A

5V AUX SWITCH (3.5A)
 S0,S1 3.05A / S4,S5 0.32A



P12V	PWRGD_PS_BUF_LVC3	P5V_AUX
OFF	X	P5V_STBY
12V	0	P5V_STBY
12V	1	P5V

ROOM
 P5V_AUX

Wed Oct 27 15:21:56 2010

5VAUX SWITCH


DEPARTMENT
 DCPAE

Intel Corporation
 2200 Mission College Blvd.
 P.O. BOX 58119
 Santa Clara, CA 95052-8119

SIZE	CODE	DOCUMENT NUMBER	REV
B	34649	444359	1.0
SCALE:		DO NOT SCALE DRAWING	SHEET 232 OF 303

INTEL CONFIDENTIAL

VR SPECIFICATION
 VOUT=SVID, +/-15MV
 LOAD LINE = 0.8MOHMS
 RIPPLE = +/-10MV
 IOUT = 165A PEAK
 IOUT = 135A TDC
 IOUT STEP = 106A
 IOUT DI/DT=200A/US
 FREQ=489KHZ
 MINIMUM AIR FLOW=551LFM



ROOM CPU0_CORE_VR


VCCP CPU0 VR (PAGE 1 OF 4)

DEPARTMENT DCPAE	Intel Corporation 2200 Mission College Blvd. Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
		SCALE:	DO NOT SCALE DRAWING		SHEET 233 OF 303


Wed Oct 27 15:21:57 2010

INTEL CONFIDENTIAL

ROOM
CPU0_CORE_VR



Wed Oct 27 15:21:57 2010



INTEL CONFIDENTIAL

FET DATA




TOP	E75239-001	CSD1632Q5C
BOT	E75262-001	CSD1632Q5C

ROOM
CPU0_CORE_VR
VCCP CPU0 VR (PAGE 3 OF 4)



DEPARTMENT DCPAE	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
		SCALE:	DO NOT SCALE DRAWING		SHEET 235 OF 303

Wed Oct 27 15:21:57 2010

INTEL CONFIDENTIAL



CAVITY CAPS (48X HIGH TEMP X6S)



ROOM CPU0_CORE_VR

VCCP CPU0 VR (PAGE 4 OF 4)


Wed Oct 27 15:21:57 2010

DEPARTMENT DCPAE	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 236 OF 303	

INTEL CONFIDENTIAL

ROOM

CPU0_VSA_VR



Wed Oct 27 15:21:58 2010

CPU0_VSA

DEPARTMENT
DCPAE

Intel Corporation

2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE
B

CODE
34649

DOCUMENT NUMBER
444359

REV
1.0


SCALE:

DO NOT SCALE DRAWING

SHEET 237 OF 303

INTEL CONFIDENTIAL

VR SPECIFICATION
VOUT=SVID, +/-15MV
LOAD LINE = 0.8MOHMS
RIPPLE = +/-10MV
IOUT = 165A PEAK
IOUT = 135A TDC
IOUT STEP = 106A
IOUT DI/DT=200A/US
FREQ=489KHZ
MINIMUM AIR FLOW=551LFM



CAD NOTE:
PLACE NEAR CONTROLLER
VBOOT=0.9V (R=45.3K)

ROOM CPU1_CORE_VR

VCCP CPU1 VR (PAGE 1 OF 4)


DEPARTMENT DCPAE	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 238 OF 303	

Wed Oct 27 15:21:58 2010

CAD NOTE: ROUTE DIO LINE BETWEEN ALERT AND CLOCK. 20 MILS SPACING. 30 MILS SPACING TO OTHER LINES. IMPEDANCE 50 OHM. CLK, DIO LENGTH MATCHED TO LESS THAN 250 MILS. GROUND-REFERENCED


INTEL CONFIDENTIAL

ROOM
CPU1_CORE_VR



Wed Oct 27 15:21:58 2010

DEPARTMENT DCPAE	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 239 OF 303	



INTEL CONFIDENTIAL

FET DATA




TOP	E75239-001	CSD16322Q5C
BOT	E75262-001	CSD16325Q5C

ROOM
CPU1_CORE_VR
VCCP CPU1 VR (PAGE 3 OF 4)






DEPARTMENT DCPAE	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
		SCALE:	DO NOT SCALE DRAWING		SHEET 240 OF 303

Wed Oct 27 15:21:58 2010

INTEL CONFIDENTIAL



CAVITY CAPS (48X HIGH TEMP X6S)



ROOM CPU1_CORE_VR

Wed Oct 27 15:21:59 2010


INTEL CONFIDENTIAL

ROOM

CPU1_VSA_VR

FET DATA

TOP	E75239-001	CSD16322Q5C
BOT	E75262-001	CSD16325Q5C



VR SPECIFICATION
 VOUT = SVID, +/-5MV
 RIPPLE = +/-15MV
 AC TOL. = +/-32MV
 IOUT = 24A PEAK
 IOUT = 20A TDC
 IOUT STEP = 7.5A
 IOUT DI/DT = 4A/US
 FREQ = 484 KHZ
 MINIMUM AIR FLOW=55LFM

PVSA VOLTAGE SENSE

CAD NOTE: PLACE RESISTOR AT OR AS CLOSE TO SOCKET AS POSSIBLE

CAD NOTE: PLACE RESISTOR AT OR AS CLOSE TO SOCKET AS POSSIBLE

Wed Oct 27 15:21:59 2010

CPU1_VSA


DEPARTMENT
DCPAE

Intel Corporation
 2200 Mission College Blvd.
 P.O. BOX 58119
 Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	SHEET 242 OF 303

INTEL CONFIDENTIAL

VR SPECIFICATION
 VOUT=SVID, +/-15MV
 LOAD LINE = 0.8MOHMS
 RIPPLE = +/-10MV
 IOUT = 165A PEAK
 IOUT = 135A TDC
 IOUT STEP = 106A
 IOUT DI/DT=200A/US
 FREQ=489 KHZ
 MINIMUM AIR FLOW=551LFM




ROOM CPU2_CORE_VR

Wed Oct 27 15:21:59 2010

DEPARTMENT DCPAE	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 243 OF 303	


INTEL CONFIDENTIAL

ROOM
CPU2_CORE_VR



Wed Oct 27 15:21:59 2010

DEPARTMENT DCPAE	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 244 OF 303	





ROOM
CPU2_CORE_VR

VCCP CPU2 VR (PAGE 3 OF 4)



Wed Oct 27 15:22:00 2010

DEPARTMENT DCPAE	Intel Corporation 2200 MISSION COLLEGE BLVD. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 245 OF 303	

INTEL CONFIDENTIAL



CAVITY CAPS (48X HIGH TEMP X6S)




ROOM CPU2_CORE_VR

Wed Oct 27 15:22:00 2010

INTEL CONFIDENTIAL

ROOM

CPU2_VSA_VR



VR SPECIFICATION
 VOUT = SVID, +/-5MV
 RIPPLE = +/-15MV
 AC TOL. = +/-32MV
 IOUT = 24A PEAK
 IOUT = 20A TDC
 IOUT STEP = 7.5A
 IOUT DI/DT = 4A/US
 FREQ = 484 KHZ
 MINIMUM AIR FLOW=551LFM

FET DATA
 TOP E75239-001 CSD16322Q5C
 BOT E75262-001 CSD16325Q5C

CAD NOTE: PLACE RESISTOR AT QR AS CLOSE TO SOCKET AS POSSIBLE

CAD NOTE: PLACE RESISTOR AT OR AS CLOSE TO SOCKET AS POSSIBLE


Wed Oct 27 15:22:00 2010

CPU2 VSA

DEPARTMENT DCPAE	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 247 OF 303	

INTEL CONFIDENTIAL


VR SPECIFICATION
 VOUT=SVID, +/-15MV
 LOAD LINE = 0.8MOHMS
 RIPPLE = +/-10MV
 IOUT = 165A PEAK
 IOUT = 135A TDC
 IOUT STEP = 106A
 IOUT DI/DT=200A/US
 FREQ=489KHZ
 MINIMUM AIR FLOW=551LFM



ROOM CPU3_CORE_VR

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	B	34649	444359	1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 248 OF 303	

Wed Oct 27 15:22:00 2010



INTEL CONFIDENTIAL

FET DATA
 TOP E75239-001 CSD16322Q5C
 BOT E75262-001 CSD16325Q5C



ROOM
CPU3_CORE_VR

VCCP CPU3 VR (PAGE 3 OF 4)




DEPARTMENT DCPAE	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 250 OF 303	

Wed Oct 27 15:22:01 2010

INTEL CONFIDENTIAL



CAVITY CAPS (48X HIGH TEMP X6S)



ROOM CPU3_CORE_VR

Wed Oct 27 15:22:01 2010

DEPARTMENT DCPAE	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 251 OF 303	


INTEL CONFIDENTIAL

ROOM

CPU3_VSA_VR

FET DATA

TOP	E75239-001	CSD16322Q5C
BOT	E75262-001	CSD16325Q5C



VR SPECIFICATION
 VOUT = SVID,+/-5MV
 RIPPLE = +/-15MV
 AC TOL. = +/-32MV
 IOUT = 24A PEAK
 IOUT = 20A TDC
 IOUT STEP = 7.5A
 IOUT DI/DT = 4A/US
 FREQ = 484 KHZ
 MINIMUM AIR FLOW=551LFM

CAD NOTE: PLACE RESISTOR AT OR AS CLOSE TO SOCKET AS POSSIBLE


CAD NOTE: PLACE RESISTOR AT OR AS CLOSE TO SOCKET AS POSSIBLE

Wed Oct 27 15:22:01 2010

CPU3 VSA


DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	B	34649	444359	1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 252 OF 303	

INTEL CONFIDENTIAL



DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	B	34649	444359	1.0
SCALE:		DO NOT SCALE DRAWING			SHEET 253 OF 303

INTEL CONFIDENTIAL






Wed Oct 27 15:22:02 2010

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	B	34649	444359	1.0
SCALE:	DO NOT SCALE DRAWING		SHEET 254 OF 303		

INTEL CONFIDENTIAL

ROOM

VTT_DDR3_CPU0_VR



VR SPECIFICATION
 VOUT=1/2 VDDQ
 DC & AC TOL. = 1/2VDDQ +/- 39MV
 IOUT=+/-2.9A PEAK
 IOUT=+/-2.5A TDC
 IOUT STEP=0.8A
 STEP DI/DT=1A/US
 MINIMUM AIR FLOW=551LFM

Wed Oct 27 15:22:02 2010


CPU0 DDR3 VTT

DEPARTMENT
DCPAE

Intel Corporation
 2200 Mission College Blvd.
 P.O. BOX 58119
 Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	SHEET 255 OF 303

INTEL CONFIDENTIAL






CPU1 DDR3 VDDQ VR (PAGE 1 OF 2)

DEPARTMENT DCPAE	Intel Corporation 2200 MISSION COLLEGE BLVD. P.O. BOX 58119 SANTA CLARA, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 256 OF 303	

Wed Oct 27 15:22:03 2010

INTEL CONFIDENTIAL

ROOM
VTT_DDR3_CPU1_VR



VR SPECIFICATION
 VOUT=1/2 VDDQ
 DC & AC TOL. = 1/2VDDQ +/- 39mV
 IOU=+/-2.9A PEAK
 IOU=+/-2.5A TDC
 IOU STEP=0.8A
 STEP DI/DT=1A/US
 MINIMUM AIR FLOW=551LFM

Wed Oct 27 15:22:03 2010

CPU1 DDR3 VTT


DEPARTMENT
DCPAE

Intel Corporation
 2200 Mission College Blvd.
 P.O. BOX 58119
 Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	SHEET 258 OF 303

INTEL CONFIDENTIAL

ROOM = DDR3_CPU2_VDDQ_VR



Wed Oct 27 15:22:03 2010

CPU2 DDR3 VDDQ VR (PAGE 1 OF 2)

DEPARTMENT
DCPAE

Intel Corporation
2200 MISSION COLLEGE BLVD.
P.O. BOX 58119
SANTA CLARA, CA 95052-8119

SIZE
B

CODE
34649

DOCUMENT NUMBER
444359


REV
1.0

SCALE:

DO NOT SCALE DRAWING

SHEET 259 OF 303

INTEL CONFIDENTIAL



FET DATA
 TOP E75239-001 CSD16322Q5C
 BOT E75262-001 CSD16325Q5C




Wed Oct 27 15:22:04 2010

DEPARTMENT DCPAE	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 260 OF 303	

INTEL CONFIDENTIAL

ROOM

VTT_DDR3_CPU2_VR



VR SPECIFICATION
 VOUT=1/2 VDDQ
 DC & AC TOL. = 1/2VDDQ +/- 39mV
 IOUT=+/-2.9A PEAK
 IOUT=+/-2.5A TDC
 IOUT STEP=0.8A
 STEP DI/DT=1A/US
 MINIMUM AIR FLOW=551LFM

Wed Oct 27 15:22:04 2010

CPU2 DDR3 VTT

DEPARTMENT
DCPAE

Intel Corporation
 2200 Mission College Blvd.
 P.O. BOX 58119
 Santa Clara, CA 95052-8119

SIZE
B

CODE
34649

DOCUMENT NUMBER
444359


REV
1.0

SCALE:

DO NOT SCALE DRAWING

SHEET 261 OF 303

INTEL CONFIDENTIAL




CPU3 DDR3 VDDQ VR (PAGE 1 OF 2)

Wed Oct 27 15:22:04 2010

DEPARTMENT DCPAE	Intel Corporation 2200 MISSION COLLEGE BLVD. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 262 OF 303	

INTEL CONFIDENTIAL






DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	B	34649	444359	1.0
SCALE:	DO NOT SCALE DRAWING		SHEET 263 OF 303		

Wed Oct 27 15:22:04 2010

INTEL CONFIDENTIAL

ROOM
VTT_DDR3_CPU3_VR



VR SPECIFICATION
 VOUT=1/2 VDDQ
 DC & AC TOL. = 1/2VDDQ +/- 39mV
 IOU=+/-2.9A PEAK
 IOU=+/-2.5A TDC
 IOU STEP=0.8A
 STEP DI/DT=1A/US
 MINIMUM AIR FLOW=551LFM

Wed Oct 27 15:22:04 2010

CPU3 DDR3 VTT


DEPARTMENT
DCPAE

Intel Corporation
 2200 Mission College Blvd.
 P.O. BOX 58119
 Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	SHEET 264 OF 303

INTEL CONFIDENTIAL

ROOM CPU0_PLL_VR



VR SPECIFICATION
 VOUT DC = 1.8V OR 1.7V, +/-3%
 VOUT AC = 1.8V OR 1.7V, +/-1.5%
 IOUT = 2A PEAK
 IOUT = 2A TDC
 IOUT STEP SIZE = 100MA
 IOUT DI/DT = 100MA/US
 MINIMUM AIR FLOW = 551 LFM

<- 1.73 V (95.9% +/- 1.8%)
 POWER GOOD GENERATION


Wed Oct 27 15:22:05 2010

1.8V CPU0 PLL

DEPARTMENT DCPAE	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 265 OF 303	

INTEL CONFIDENTIAL

ROOM CPU1_PLL_VR



Wed Oct 27 15:22:05 2010

1.8V CPU1 PLL


DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 161.0
SCALE:		DO NOT SCALE DRAWING	SHEET 266 OF 303

INTEL CONFIDENTIAL

ROOM CPU2_PLL_VR



Wed Oct 27 15:22:05 2010

1.8V CPU2 PLL


DEPARTMENT
DCPAE

Intel Corporation
 2200 Mission College Blvd.
 P.O. BOX 58119
 Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	SHEET 267 OF 303

INTEL CONFIDENTIAL

ROOM CPU3_PLL_VR



VR SPECIFICATION
 VOUT DC = 1.8V OR 1.7V, +/-3%
 VOUT AC = 1.8V OR 1.7V, +/-1.5%
 IOUT = 2A PEAK
 IOUT = 2A TDC
 IOUT STEP SIZE = 100MA
 IOUT DI/DT = 100MA/US
 MINIMUM AIR FLOW = 551 LFM


<- 1.73 V (95.9% +/- 1.8%)
 POWER GOOD GENERATION

Wed Oct 27 15:22:05 2010

1.8V CPU3 PLL

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	B	34649	444359	1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 268 OF 303	

INTEL CONFIDENTIAL




CPU1 VTT

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	B	34649	444359	1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 270 OF 303	


Wed Oct 27 15:22:06 2010

INTEL CONFIDENTIAL



CPU2 VTT

INTEL CONFIDENTIAL




CPU3 VTT

Wed Oct 27 15:22:06 2010

DEPARTMENT DCPAE	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 272 OF 303	

INTEL CONFIDENTIAL

VR SPECIFICATION
 VOUT DC = 1.8V, +/-2.5%
 VOUT AC = 1.8V, +/-2%
 IOUT = 250MA PEAK
 IOUT = 150MA TDC
 IOUT STEP SIZE = 200MA
 IOUT DI/DT = 200MA/US
 MINIMUM AIR FLOW = 315 LFM



ROOM = P1V8_STBY_IBMC_VR

Wed Oct 27 15:22:07 2010

IBMC 1.8 STBY VR

DEPARTMENT
DCPAE

Intel Corporation
 2200 Mission College Blvd.
 P.O. BOX 58119
 Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	SHEET 274 OF 303

4

3

2

1

INTEL CONFIDENTIAL

B

B

A

A

Wed Oct 27 14:54:44 2010

BLANK PAGE

DEPARTMENT
DCPAE

Intel Corporation

2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE
B

CODE
34649

DOCUMENT NUMBER
444359

REV
1.0

SCALE:

DO NOT SCALE DRAWING

SHEET 275 OF 303

4


3

2

1

INTEL CONFIDENTIAL

VR SPECIFICATION
 VOUT DC = 1.1V, +/-1.2%
 VOUT AC = 1.1V, +/-2.8%
 RIPPLE = +/-0.5%
 IOUT = 8.3A PEAK
 IOUT = 5A TDC
 IOUT STEP SIZE = 8A
 IOUT DI/DT = 20A/US
 FREQ = 500KHZ
 MINIMUM AIR FLOW = 157.5LFM



ROOM = PBG_P1V1_MAIN_VR

Wed Oct 27 15:22:07 2010

PATSBURG 1.1V MAIN VR

DEPARTMENT DCPAE	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 276 OF 303	

4

3

2

1

INTEL CONFIDENTIAL

B

B

A

A

Wed Oct 27 14:54:44 2010

PATSBURG VR BLANK PAGE

DEPARTMENT
DCPAE

Intel Corporation

2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE
B

CODE
34649

DOCUMENT NUMBER
444359

REV
1.0

SCALE:

DO NOT SCALE DRAWING

SHEET 277 OF 303

4


3

2

1

INTEL CONFIDENTIAL


ROOM
P0V75_STBY_IBMC_VR



<- 0.73 V (97.7% +/- 1.8%)
POWER GOOD GENERATION

VR SPECIFICATION
VOUT=0.75V
DC & AC TOL. = 0.75V +/- 39mV
IOUT=323mA PEAK
IOUT=323mA TDC
IOUT STEP=100mA
STEP DI/DT=100mA/US
MINIMUM AIR FLOW=315LFM

ROOM
P1V5_MAIN_PATSBURG_VR



VR SPECIFICATION
VOUT DC = 1.5V, +/-2.5%
VOUT AC = 1.5V, +/-2%
IOUT = 420mA PEAK
IOUT = 200mA TDC
IOUT STEP SIZE = 200mA
IOUT DI/DT = 200mA/US
MINIMUM AIR FLOW = 236LFM

Wed Oct 27 15:34:28 2010

IBMC 0V75 AND PBG 1V5 VR

DEPARTMENT DCPAE	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 278 OF 303	

INTEL CONFIDENTIAL

ROOM = P3V3_STBY_VR


VR SPECIFICATION
 VOUT DC = 3.3V, +/-2%
 VOUT AC = 3.3V, +/-1.5%
 RIPPLE = +/-1%
 IOU = 4A PEAK
 IOU = 3.5A TDC
 IOU STEP SIZE = 1A
 IOU DI/DT = 1A/US
 FREQ = 500KHZ
 MINIMUM AIR FLOW = 236LFM

B

B

A

A



3.3V STBY VR

Wed Oct 27 15:22:07 2010

DEPARTMENT DCPAE	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 279 OF 303	

4

3

2

1

INTEL CONFIDENTIAL

B

B

THIS PAGE WAS INTENTIONALLY LEFT BLANK

A

A

Wed Oct 27 14:54:45 2010

BLANK PAGE

DEPARTMENT
DCPAE

Intel Corporation

2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE
B

CODE
34649

DOCUMENT NUMBER
444359

REV
1.0

SCALE:

DO NOT SCALE DRAWING

SHEET 280 OF 303

4


3

2


1

INTEL CONFIDENTIAL

ROOM
P1V5_STBY_IBMC_VR



VR SPECIFICATION
 VOUT DC = 1.5V, +/-2.5%
 VOUT AC = 1.5V, +/-2%
 IOUT = 850MA PEAK
 IOUT = 800MA TDC
 IOUT STEP SIZE = 200MA
 IOUT DI/DT = 200MA/US
 MINIMUM AIR FLOW = 315LFPM



VR SPECIFICATION
 VOUT DC = 1.0V, +/-2.2%
 VOUT AC = 1.0V, +/-2.3%
 IOUT = 840MA PEAK
 IOUT = 720MA TDC
 IOUT STEP SIZE = 500MA
 IOUT DI/DT = 1A/US
 MINIMUM AIR FLOW = 315LFPM

Wed Oct 27 15:22:07 2010


IBMC 1V5 AND 1V0 STBY VR

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	B	34649	444359	1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 281 OF 303	

INTEL CONFIDENTIAL

VR SPECIFICATION
 VOUT DC = 2.6V, +/-3%
 VOUT AC = 2.6V, +/-2%
 IOUT = 1.234A PEAK
 IOUT = 1.028A TDC
 IOUT STEP SIZE = 0.75A
 IOUT DI/DT = 1A/US
 FREQ = 1MHZ
 MINIMUM AIR FLOW = 315LFM

LAN CTRL	R2A36	R3A6	R7L16	R7L15	R7L2
TVL	EMPTY	STUFF	STUFF	STUFF	STUFF
I350	STUFF	EMPTY	EMPTY	EMPTY	EMPTY



ROOM = TWINVILLE_P2V6_AUX_VR


Wed Oct 27 15:22:08 2010

TWINVILLE 2.6V AUX VR

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	B	34649	444359	1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 282 OF 303	

INTEL CONFIDENTIAL

VR SPECIFICATION
 VOUT DC = 0.85V, +/-2%
 VOUT AC = 0.85V, +/-3%
 IOU = 7.054A PEAK
 IOU = 4.702A TDC
 IOU STEP SIZE = 4A
 IOU DI/DT = 1A/US
 FREQ = 400KHZ
 MINIMUM AIR FLOW = 315LFM



ROOM = TWINVILLE_POV85_AUX_VR

Wed Oct 27 15:22:08 2010

TWINVILLE 0.85V AUX VR

CAD NOTE: PLACE CLOSE TO CONTROLLER

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	B	34649	444359	1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 283 OF 303	

4

3

2

1

INTEL CONFIDENTIAL

B

B

A

A

Wed Oct 27 14:54:46 2010

TWINVILLE VR BLANK PAGE

DEPARTMENT

Intel Corporation

2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

DCPAE

SIZE

B

CODE

34649

DOCUMENT NUMBER

444359

REV

1.0

SCALE:

DO NOT SCALE DRAWING

SHEET 284 OF 303

4


3

2

1

INTEL CONFIDENTIAL


VR SPECIFICATION
 VOUT DC = 1.2V, +/-3%
 VOUT AC = 1.2V, +/-2%
 IOUT = 1.631A PEAK
 IOUT = 1.351A TDC
 IOUT STEP SIZE = 0.9A
 IOUT DI/DT = 1A/US
 FREQ = 1MHZ
 MINIMUM AIR FLOW = 315LFM



CAD NOTE: PLACE AT LOAD
 A93549-001
 R8L63
 0 5% 1/16W 0402LF
 A93550-001
 10 1% 0603LF
 R8L62

CAD NOTE: PLACE AT LOAD

LAN CTRL	R2A38	R2A55	R7L11
TVL	A93550-410	A93548-197	A93550-094
I350	A93550-116	A93548-064	A93550-214




ROOM = TWINVILLE_P1V2_AUX_VR

Wed Oct 27 15:22:08 2010

TWINVILLE 1.2V AUX VR

DEPARTMENT DCPAE	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 285 OF 303	

INTEL CONFIDENTIAL



TWINVILLE 0.65V AUX VR

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	B	34649	444359	1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 286 OF 303	

4

3

2

1

INTEL CONFIDENTIAL

B

B

A

A

Wed Oct 27 14:54:47 2010

TWINVILLE VR BLANK PAGE

DEPARTMENT
DCPAE

Intel Corporation

2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE
B

CODE
34649

DOCUMENT NUMBER
444359

REV
1.0

SCALE:

DO NOT SCALE DRAWING

SHEET 287 OF 303


4

3

2

1

INTEL CONFIDENTIAL



SPECIFICATION
 PHASES=4
 L=0.20 UH
 DCR=0.30 MOHM
 ACTUAL FULL SCALE CURRENT=157 A


Wed Oct 27 15:22:08 2010

CPU0 VR MONITOR (1/2)

DEPARTMENT DCPAE	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 288 OF 303	

INTEL CONFIDENTIAL


ROOM
PWR_MON_CPU0_VSA_VR



SPECIFICATION
PHASES=1
L=0.40 UH
DCR=0.47 MOHM
ACTUAL FULL SCALE CURRENT=24 A

SPECIFICATION
PHASES=2
L=0.20 UH
DCR=0.30 MOHM
ACTUAL FULL SCALE CURRENT=64 A


ROOM
PWR_MON_CPU0_VDDQ_VR



Wed Oct 27 15:22:09 2010

DEPARTMENT DCPAE	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 289 OF 303	

INTEL CONFIDENTIAL



SPECIFICATION
 PHASES=4
 L=0.20 UH
 DCR=0.30 MOHM
 ACTUAL FULL SCALE CURRENT=157 A

ROOM
 PWR_MON_CPU1_VCCP_VR


Wed Oct 27 15:22:09 2010

CPU1 VR MONITOR (1/2)

DEPARTMENT DCPAE	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 290 OF 303	

INTEL CONFIDENTIAL

ROOM PWR_MON_CPU1_VSA_VR



SPECIFICATION

PHASES=1
L=0.40 UH
DCR=0.47 MOHM


ACTUAL FULL SCALE CURRENT=24 A

SPECIFICATION

PHASES=2
L=0.20 UH
DCR=0.30 MOHM

ACTUAL FULL SCALE CURRENT=64 A


ROOM PWR_MON_CPU1_VDDQ_VR



Wed Oct 27 15:22:09 2010

DEPARTMENT DCPAE	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 291 OF 303	

INTEL CONFIDENTIAL



ROOM
PWR_MON_CPU2_VCCP_VR

Wed Oct 27 15:22:09 2010

CPU2 VR MONITOR (1/2)


DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING	SHEET 292 OF 303

INTEL CONFIDENTIAL


ROOM
PWR_MON_CPU2_VSA_VR



SPECIFICATION
 PHASES=1
 L=0.40 UH
 DCR=0.47 MOHM
 ACTUAL FULL SCALE CURRENT=24 A

SPECIFICATION
 PHASES=2
 L=0.20 UH
 DCR=0.30 MOHM
 ACTUAL FULL SCALE CURRENT=64 A


ROOM
PWR_MON_CPU2_VDDQ_VR



Wed Oct 27 15:22:09 2010

DEPARTMENT DCPAE	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 293 OF 303	

INTEL CONFIDENTIAL



SPECIFICATION
 PHASES=4
 L=0.20 UH
 DCR=0.30 MOHM
 ACTUAL FULL SCALE CURRENT=157 A

ROOM
 PWR_MON_CPU3_VCCP_VR


Wed Oct 27 15:22:10 2010

CPU3 VR MONITOR (1/2)

DEPARTMENT DCPAE	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 294 OF 303	

INTEL CONFIDENTIAL


ROOM
PWR_MON_CPU3_VSA_VR



SPECIFICATION
 PHASES=1
 L=0.40 UH
 DCR=0.47 MOHM
 ACTUAL FULL SCALE CURRENT=24 A

SPECIFICATION
 PHASES=2
 L=0.20 UH
 DCR=0.30 MOHM
 ACTUAL FULL SCALE CURRENT=64 A

ROOM
PWR_MON_CPU3_VDDQ_VR




Wed Oct 27 15:22:10 2010

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	B	34649	444359	1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 295 OF 303	


INTEL CONFIDENTIAL

ROOM PWR_MON_VTT0_VR



SPECIFICATION
 PHASES=1
 L=0.4 UH
 DCR=0.47 MOHM
 ACTUAL FULL SCALE CURRENT=20.5 A

ROOM PWR_MON_VTT1_VR



SPECIFICATION
 PHASES=1
 L=0.4 UH
 DCR=0.47 MOHM
 ACTUAL FULL SCALE CURRENT=20.5 A


Wed Oct 27 15:22:10 2010

VTT0 AND VTT1 MONITOR


DEPARTMENT DCPAE	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 296 OF 303	

INTEL CONFIDENTIAL

ROOM PWR_MON_VTT2_VR



ROOM PWR_MON_VTT3_VR




Wed Oct 27 15:22:10 2010

VTT2 AND VTT3 MONITOR


DEPARTMENT DCPAE	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 297 OF 303	

INTEL CONFIDENTIAL


P3V3_STBY




P3V3




P5V_STBY




P5V




P12V_CPU2




P12V_CPU3




P12V



P12V_CPU0



P12V_CPU1



ROOM
MISC_POWER

CAD NOTE: SPREAD CAPS OVER THE ENTIRE COPPER FILL AREA TO REDUCE NOISE CAUSED BY VR AND OTHER CIRCUITRY

Wed Oct 27 15:22:10 2010

CAPS FOR NOISE PREVENTION

DEPARTMENT

DCPAE

Intel Corporation

2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE

B

CODE

34649

DOCUMENT NUMBER

444359

REV














1.0

SCALE:


DO NOT SCALE DRAWING

SHEET 298 OF 303





INTEL CONFIDENTIAL



REGULATORY MARKINGS








TWINVILLE AND PATSBURG HEATSINK ANCHORS




Wed Oct 27 15:22:11 2010

INTEL CONFIDENTIAL



- CAD NOTES:
1. DIFF85 ROUTING
 2. LOOP BACK TOTAL 8 INCHES (NOT INCLUDED SMALL LOOP SEGMENT)
* IF SERPENTINING NEEDED, PLEASE FOLLOWING THE SPACING RULES:
20XH (U-STRIP)
10XH (STRIPLINE)
 3. 5 DEGREE ANGLE ROUTING
 4. VOID ANTI-PAD BETWEEN VIAS PAIR ON THE INNER LAYER
 5. PLACE PROBE ON TOP FOR L1/L8 TO MINIMIZE VIA STUB
 6. PLACE PROBE ON BOT FOR L3/L10 TO MINIMIZE VIA STUB
 7. ADDING MEANINGFUL SILKSCREEN (EG: L3, Z85) RIGHT NEXT TO THE LAUNCH SITES (AND ON THE APPROPRIATE SIDE PRIMARY OR SECONDARY)




Wed Oct 27 15:21:19 2010

MOUNTING HOLES/LABELS/COMPLIANCE COUPONS(2 OF 2)

DEPARTMENT	Intel Corporation	SIZE	CODE	DOCUMENT NUMBER	REV
DCPAE	2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	B	34649	444359	1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 300 OF 303	

INTEL CONFIDENTIAL


ROOM=CPLD



J2D1
CONN8_A91829028

169<>	BI	FM_CPLD_DEBUG0_LVC3	1	IO1
169<>	BI	FM_CPLD_DEBUG1_LVC3	2	IO2
169<>	BI	FM_CPLD_DEBUG2_LVC3	3	IO3
169<>	BI	FM_CPLD_DEBUG3_LVC3	4	IO4
169<>	BI	FM_CPLD_DEBUG4_LVC3	5	IO5
169<>	BI	FM_CPLD_DEBUG5_LVC3	6	IO6
169<>	BI	FM_CPLD_DEBUG6_LVC3	7	IO7
169<>	BI	FM_CPLD_DEBUG7_LVC3	8	IO8

A91829-028



Wed Oct 27 15:22:11 2010

CPLD DEBUG HOOKS

DEPARTMENT DCPAE	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
SCALE:		DO NOT SCALE DRAWING		SHEET 301 OF 303	

4




3

2


1

INTEL CONFIDENTIAL

XDP POWER CYCLE MODE.



X24 PCIE RESET SOURCE



ROOM=PWRRST_SEQ

Wed Oct 27 15:22:12 2010

SYSTEM PWR/RESET SEQUENCE

DEPARTMENT
DCPAE

Intel Corporation
2200 Mission College Blvd.
P.O. BOX 58119
Santa Clara, CA 95052-8119

SIZE
B

CODE
34649

DOCUMENT NUMBER
444359

REV
1.0

SCALE:

DO NOT SCALE DRAWING

SHEET 302 OF 303

4


3

2


1

INTEL CONFIDENTIAL

EMERGENCY/KILL POWER HEADER



ROOM=PWRSUPPLY



Wed Oct 27 15:22:12 2010

POWER-SUPPLY POWER-ON SEQUENCE

DEPARTMENT DCPAE	Intel Corporation 2200 Mission College Blvd. P.O. BOX 58119 Santa Clara, CA 95052-8119	SIZE B	CODE 34649	DOCUMENT NUMBER 444359	REV 1.0
		SCALE:	DO NOT SCALE DRAWING		SHEET 303 OF 303