

ApolloLake Platforms – Silicon Initialize CodeRVP/CRB BIOS Release Notes

Release Notes

ApolloLake Entry Desktop/Notebook platform based on Broxton-P SoC

May 2019 (WW18)

Intel Confidential

Contents

Table and Figures

No table of figures entries found.

Revision History

Document Number	Revision Number	Description	Revision Date
	1.0.0	• Initial Release version	Oct.2017
	1.1.0	• APL MR6 version	Dec.2018
	1.1.1	• APL MR7 version	May.2019

1 Release Note

1.1 Revision 1.0.0

Initial Release

1.2 Revision 1.1.0

- Update swizzle calculator spreadsheet. Changed the swizzle value calculation back to fixed offset basis
- Fix HPET UPD in FSP is not work
- InitializeJedec_DDR3_Nom60_Wr0 should be only be called for DramType == TypeDdr3L
- Fix system is unstable and causing stress. idle test fail ,os installation fail and reboot automatically
- Correct UPD description of PortUsb20PerPortRXISet
- Enable the PWM Fan Control in APL FSP MR6
- Fix Intermittent reboot for power management S3 to S0 in Yocto
- APL fails to resume after S3 for >500 cycles
- Locking TCO Base after programming TCO Control register with Base address and enabling it
- Update Support for F1 stepping
- Correct ApolloLake BroxtonSiPkg issue – SmmSmbusProtocol
- Fix QH-MGU_Start-up problem with negative temperatures – Set Rdcmd2diffampen to 1, Diffampenlenbl4 to 0x3f
- Fix MRC hang at A8 - Save the value of BGF_RUN (BGF_RUN_SAVE) before DunitFreqChangePart1 is executed, and to restore this value after the execution of DunitFreqChangePart3
- Fix ECC boot hangs at MRC checkpoint 30 - Move dllcomp_reset setting from modmem_init_lpddrgrp5p5m_seq to modmem_init_lpddrgrp7_seq, Toggle dllcomp_reset from 1->0->1 instead of direct set to 1 - SampleWait_Max (5->8) - nWR (samsung use nWR to calculate memory frequency)

1.3 Revision 1.1.1

- Fix unable to wake up from S3 by Keyboard and Mouse
- Fix PWM Enumeration Cannot Be Found on Yocto
- Reduce SMI latency cause by UEFI GetVariable / SetVariable during OS Run-Time
- Incorporate tuned HCNT, LCNT & Hold values in the BIOS release to meet Hold data rise/fall spec for F1 stepping

- Sensitive Data in MBP Must Not be Exposed to Untrusted Code

2 Known Issue

NA

3 Note

Please note the ClientSiliconPkg folder will not update in each milestone release