


CONTROL: Permits operation by means of front panel switches, when on LOCAL; or under the control of an external system when REMOTE is selected. REMOTE has no effect in the absence of an Interface Unit. (Note 1).

μ V OFFSET: Facility for offsetting the effects of externally generated emfs. Applicable on DC and Ω .

RATIO: Disconnects internal reference and connects external reference applied to the rear input terminals.



DC, AC (RMS), Ω : Used for selection of measurement mode.

TEST: Initiates a series of self-check operations.
STEP: Progresses the test routine step-by-step.

REP: Display is repeatedly updated at a rate set by the selected Integration Time.

SINGLE: Display retains last commanded reading. Update occurs each time button is pressed (Note 2).

POWER: Push-on/push-off. Applies mains power to the instrument. No remote control facility.

INTEGRATION TIME: Choice of 5 scale lengths by selecting one of 5 integration periods. The longer scale lengths give greater resolution.


NOTES

1. An external command from the Interface Unit, FRONT PANEL LOCKOUT, can be used to inhibit all front panel controls (except POWER).
2. When in SINGLE operation, changes of FUNCTION or INTEGRATION TIME will not be implemented until the SINGLE button is again pressed.

CONNECTOR SOCKET SK1 for use with Systems Interface Unit or data processing options.


EXTERNAL REFERENCE terminals used only for RATIO measurement.

POWER INLET SOCKET. No voltage tappings are required over the stated range.




REAR INPUT SOCKET wired in parallel with normal front input.


SUPPLY FUSE: 800mA value for both 115V and 230V supply voltage.



Diag 5.0



Block Schematic Diag. 6.1



PCB 5 Notations

DC INPUT (Diag 6.2)

The purpose of these circuits is to provide initial conditioning of the input signal and to protect the Input Amplifier (Diag 6.3) against voltage overloads.

INPUT ATTENUATOR

The instrument can accept inputs up to 14V without attenuation, this circuit providing the necessary attenuation on the top two ranges. For inputs below 14V RLB is energised, relay drive being derived from pcb 6. The signal path is thus via R8 only. Above 14V RLB is de-energised providing 1:100 attenuation of the input signal, adjusted by RV1. C2, R7 and R9 are spark suppression components. The output from this stage can be monitored at Test Point 1.

INPUT PROTECTION

Despite the use of an Input Attenuator, large input swings could still occur, sufficient to overdrive the Input Amplifier. The Input Protection circuit provides an extra safeguard, limiting the signal line excursions to approximately 17V on the 10V and 1000V ranges.

On all other ranges the output from this circuit is limited to approximately 1.7V, Zeners D1, D2 being shunted by TR3, TR4.

LED's D3, D4 are used as normal diodes in this circuit. However they can provide a useful clue to an engineer if a persistent overload indication is being investigated.

AC AND Ω


This circuit provides partial conditioning for the output from the AC/DC Converter, via RLE contacts, Input Protection being identical to that described above.

The Ohms Converter inputs are also to be found within this section of circuit, RLF providing the necessary switching.


BOOTSTRAP

Note the guard afforded to much of this circuit by the Bootstrap line. The output of a voltage follower (BOOTSTRAP AMPLIFIER, Diag. 6.4) provides local voltage 'guard', supplementing the effect of the main instrument Guard. Bootstrap potential is always that of the input to the main Input Amplifier.


← PCB 5 Notations



DC Input Diag. 6.2 (sheet 1)



DC Ranging Diag. 6.4 pcb 5 (sheet 2)




V to I Converter Diag 6-5 pcb 5 (sheet 4)

FET DRIVERS (Diag 6.6)

The circuit illustrated, though forming part of the reference switching arrangement on Diag 6.5, is carried on a separate plug-in card, pcb 12. Interconnection with board 5 is via Berg-type horizontal sockets, the mating pins being mounted vertically on board 5.

The FET Drivers provide fast switching of the reference potentials and 0V, the circuit configuration ensuring rapid transition from one switch state to the other. TR3, TR5 perform a 'latching' function for the ON state of their associate switches. In the case of the 0V switch both ON and OFF states are latched by the inputs on pins B7, B8. Pins B6, B9 are not used.




PCB 12 Notations


GLUG

Within this manual the reader will find many signal annotations which include the word "Glug". The word may be abbreviated to the letter 'G', as in FG (*forced glug*), FFG (*forced forced glug*) etc. The term is used as a convenient alternative to the cumbersome title "Quantum of Charge" (i.e. $V \times t$) and should be treated merely as an identifier label, facilitating circuit tracing.

← PCB 12 Notations




Fet Drivers Diag. 6.6 pcb 12




AVOID STATIC M.O.S.

AC Conversion Diag. 6.7 pcb 5 (sheet 6)



PCB 10 Circuit Diagram



PCB 10 Notations

RESISTANCE (Diag 6.8)

Resistance measurement with the 7075 is accomplished by measuring the voltage developed across the unknown resistor by virtue of a known current passing through it. The major function of the section of Board 6 illustrated is that of generating the necessary current. The circuit is "area" coded 6.

CURRENT GENERATORS

The instrument's negative reference is utilised to determine a current which, in its turn, produces a reference potential relative to the +30V rail — divided down across R602, R604 (a matched set). This potential defines the Hi Current, the value of which depends on the position of reed switches as follows:

RLH 1 closed	1 mA	(10Ω to 10kΩ)
RLG 1 closed	10μA	(100kΩ to 1MΩ)
Both reeds open	1μA	(10MΩ)

The Lo Current generator provides the necessary current sink to give effective 4 - terminal measurement, potentials arising from lead resistances being nullified. The second contacts of reeds RLG, RLH perform a similar function to those outlined for RLG1, HI above.

Link A across R603 is set as required during factory calibration. IC's 601 to 603, unity gain amplifiers are used in this configuration as voltage followers. High voltage (up to 300V) protection is given by D606, R610 and TR's 605 and 606.

Note that the Hi Current circuits are guarded relative to the potential developed across R604, Bootstrap providing the remaining guard potential.


SELF CHECK

The 1 mA current through R608 in parallel with the input resistance of the Integrator produces 10V for the nominal Self Check 10kΩ display. Control is via RLD.

CHOPPER DRIVE

Also illustrated in Diag 6.8 is the 220Hz Generator (area code 4) which produces the chopping waveform used in the Input Amplifier circuit (Diag 6.3). Outputs are taken via Berg pins 5 and 7 to the LED's forming part of the opto-electronic Chopper Modulator (Diag 6.3). A further output feeds the Demodulator in the same circuit area of pcb 5. A link is provided across R454 to permit a small adjustment of the nominal 220Hz, if the oscillator frequency is found to be a harmonic of the supply frequency.

← PCB 10 Notations and Circuit Diagram



Resistance Diag. 6.8 pcb 6 (sheet 1)